
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.50000000000000000000;
1.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:43  195138.9      0.86     365.7   11893.6                          
    0:00:43  195138.9      0.86     365.7   11893.6                          
    0:00:43  195474.1      0.86     365.7   11893.6                          
    0:00:43  195801.3      0.86     365.7   11893.6                          
    0:00:43  196128.4      0.86     365.7   11893.6                          
    0:00:43  196455.6      0.86     365.7   11893.6                          
    0:00:44  196782.8      0.86     365.7   11893.6                          
    0:01:02  190864.0      0.44     118.2    2945.4                          
    0:01:03  190864.0      0.44     118.2    2945.4                          
    0:01:03  190864.0      0.44     118.2    2945.4                          
    0:01:03  190861.4      0.44     118.1    2945.4                          
    0:01:04  190861.4      0.44     118.1    2945.4                          
    0:01:24  152615.1      0.43      59.0       0.0                          
    0:01:28  152483.7      0.43      57.9       0.0                          
    0:01:32  152488.2      0.43      57.1       0.0                          
    0:01:33  152489.6      0.41      56.9       0.0                          
    0:01:36  152494.6      0.41      55.2       0.0                          
    0:01:37  152513.2      0.41      54.5       0.0                          
    0:01:38  152516.4      0.40      53.5       0.0                          
    0:01:39  152528.1      0.40      52.5       0.0                          
    0:01:40  152530.5      0.39      51.3       0.0                          
    0:01:41  152534.2      0.38      49.9       0.0                          
    0:01:42  152544.6      0.37      47.6       0.0                          
    0:01:42  152374.1      0.37      47.6       0.0                          
    0:01:42  152374.1      0.37      47.6       0.0                          
    0:01:43  152374.1      0.37      47.6       0.0                          
    0:01:43  152374.1      0.37      47.6       0.0                          
    0:01:43  152374.1      0.37      47.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:43  152374.1      0.37      47.6       0.0                          
    0:01:43  152402.3      0.35      46.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152427.6      0.32      45.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152441.1      0.31      44.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:43  152455.2      0.31      44.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152472.8      0.30      43.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152487.2      0.30      42.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:44  152521.5      0.29      41.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152538.0      0.28      41.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152553.4      0.28      41.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152579.2      0.27      41.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152593.0      0.27      40.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152615.9      0.27      40.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152643.0      0.27      40.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152656.6      0.26      40.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:45  152669.6      0.26      40.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152696.5      0.26      39.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152703.4      0.26      39.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152725.2      0.26      39.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152740.9      0.26      39.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152752.1      0.25      39.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152771.2      0.25      38.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152784.8      0.25      37.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152798.4      0.25      36.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152825.2      0.25      35.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152837.5      0.25      35.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152848.9      0.25      35.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152862.0      0.25      34.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152884.0      0.25      33.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152901.1      0.25      32.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152918.1      0.25      32.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152921.3      0.24      31.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152933.5      0.24      31.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152943.9      0.24      31.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152958.2      0.24      31.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152963.3      0.23      31.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152969.9      0.23      31.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152974.5      0.23      31.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152981.7      0.23      31.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:47  152987.2      0.23      30.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152996.3      0.23      30.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153007.5      0.22      30.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153014.9      0.22      30.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153020.8      0.22      30.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153034.1      0.22      30.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153050.8      0.22      29.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153060.7      0.22      29.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153078.5      0.22      29.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153088.6      0.22      29.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153094.2      0.22      29.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153106.7      0.21      29.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153115.7      0.21      29.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153130.9      0.21      29.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153140.2      0.21      29.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153152.4      0.21      28.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153159.3      0.21      28.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153166.3      0.21      28.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153186.5      0.21      28.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153189.7      0.21      28.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153218.7      0.21      27.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153228.8      0.20      27.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153238.3      0.20      27.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153244.5      0.20      27.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153250.3      0.20      27.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153260.4      0.20      27.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153267.1      0.20      26.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153283.6      0.20      26.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153288.9      0.20      26.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153291.0      0.20      26.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153297.1      0.20      26.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153306.2      0.20      26.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153321.3      0.20      25.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153334.1      0.20      25.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153340.8      0.20      25.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153347.4      0.20      25.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153365.2      0.19      24.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153374.5      0.19      24.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153380.7      0.19      24.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153394.5      0.19      24.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153413.6      0.19      23.9      15.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153419.2      0.19      23.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153429.6      0.19      23.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153440.0      0.19      22.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153449.0      0.19      22.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153453.8      0.19      22.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153463.1      0.19      22.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153474.8      0.19      21.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153478.3      0.19      21.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153491.6      0.19      21.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153499.6      0.19      21.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153509.7      0.18      21.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153513.1      0.18      21.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153525.9      0.18      21.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:52  153532.8      0.18      21.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153542.9      0.18      20.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153553.6      0.18      20.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153558.1      0.18      20.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153565.0      0.18      20.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153571.6      0.18      20.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153574.8      0.18      20.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153580.4      0.18      20.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153580.7      0.17      20.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153583.9      0.17      20.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153588.4      0.17      19.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153607.3      0.17      19.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153613.9      0.17      19.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153617.1      0.17      19.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:54  153625.1      0.17      19.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153629.9      0.17      18.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153637.1      0.17      18.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  153642.7      0.17      18.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153644.3      0.17      18.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153653.3      0.17      18.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153656.5      0.17      18.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153667.1      0.16      18.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153674.3      0.16      18.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153682.6      0.16      18.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153686.3      0.16      18.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153695.3      0.16      18.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153699.3      0.16      18.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153705.4      0.16      18.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153711.0      0.16      18.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153715.5      0.16      18.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153726.2      0.16      18.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153728.8      0.16      18.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153730.4      0.16      17.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153734.2      0.16      17.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153745.1      0.16      17.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153753.6      0.16      17.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153759.2      0.16      17.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153768.7      0.16      17.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153770.1      0.16      17.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153777.0      0.15      17.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153778.9      0.15      17.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153795.1      0.15      17.3      15.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153795.6      0.15      17.3      15.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:56  153798.3      0.15      17.3      15.7 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153801.2      0.15      17.3      15.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153802.5      0.15      17.3      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153807.0      0.15      17.2      15.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153818.5      0.15      17.2      31.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153821.9      0.15      17.2      31.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153828.9      0.15      17.2      31.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153834.7      0.15      17.0      31.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153844.3      0.15      17.0      31.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153847.7      0.15      16.9      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153852.5      0.15      16.9      31.3 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153863.4      0.15      16.9      31.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153865.0      0.15      16.8      31.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153880.7      0.15      16.7      31.3 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153889.0      0.15      16.7      31.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153895.4      0.15      16.6      31.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153902.8      0.15      16.6      31.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153908.7      0.15      16.5      31.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153914.5      0.15      16.5      31.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153916.4      0.15      16.4      31.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153923.6      0.15      16.4      31.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153943.0      0.15      16.3      47.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153947.5      0.14      16.3      47.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153951.5      0.14      16.1      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153957.1      0.14      16.0      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153958.9      0.14      16.0      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153966.1      0.14      16.0      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153973.8      0.14      16.0      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153977.3      0.14      15.9      47.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  153978.9      0.14      15.9      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153978.6      0.14      15.9      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153982.9      0.14      15.8      47.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  153998.3      0.14      15.5      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153998.8      0.14      15.5      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:59  154006.8      0.14      15.4      47.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:59  154015.3      0.14      15.3      47.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:59  154021.7      0.14      15.3      47.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:59  154025.7      0.14      15.1      47.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:00  154037.7      0.14      15.0      47.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154044.9      0.14      15.0      47.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154052.0      0.14      15.0      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154060.3      0.14      14.9      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:00  154063.5      0.14      14.9      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154066.7      0.14      14.8      47.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  154072.8      0.13      14.6      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:00  154078.9      0.13      14.5      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154083.7      0.13      14.4      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:00  154090.3      0.13      14.4      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:00  154097.5      0.13      14.3      47.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154099.6      0.13      14.3      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154107.1      0.13      14.3      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154112.7      0.13      14.2      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154116.4      0.13      14.2      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154120.1      0.13      14.2      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154124.4      0.13      14.2      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154126.0      0.13      14.2      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154130.2      0.13      14.2      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154133.7      0.13      14.1      47.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154143.8      0.13      14.1      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154158.4      0.13      14.0      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154164.6      0.13      14.0      47.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154168.0      0.13      13.9      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:02  154174.9      0.13      13.9      47.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:02  154181.3      0.13      13.9      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:02  154183.7      0.13      13.8      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:02  154188.2      0.13      13.8      47.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154194.1      0.13      13.7      47.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  154198.6      0.13      13.7      47.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:02  154204.2      0.13      13.6      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154209.2      0.13      13.6      47.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154216.7      0.13      13.5      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:02  154222.0      0.13      13.5      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154223.9      0.13      13.5      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154235.0      0.13      13.4      71.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:03  154241.7      0.12      13.4      71.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154244.6      0.12      13.3      71.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154250.7      0.12      13.2      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154255.5      0.12      13.1      71.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:03  154263.5      0.12      12.9      71.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  154268.0      0.12      12.8      71.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154272.8      0.12      12.8      71.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  154277.6      0.12      12.8      71.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154281.9      0.12      12.7      71.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:03  154285.6      0.12      12.7      71.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154292.2      0.12      12.6      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154299.9      0.12      12.5      71.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:03  154309.5      0.12      12.5      71.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154317.5      0.12      12.4      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:04  154319.6      0.12      12.4      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:04  154322.8      0.12      12.4      71.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:04  154327.6      0.12      12.3      71.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:04  154335.6      0.12      12.3      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154341.4      0.12      12.3      71.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  154345.4      0.12      12.3      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154354.2      0.12      12.2      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:04  154361.7      0.12      12.2      71.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:04  154366.4      0.12      12.2      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154369.9      0.12      12.2      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154378.7      0.12      12.1      71.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:04  154387.2      0.12      12.0      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154392.8      0.11      12.0      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:05  154398.4      0.11      12.0      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154402.1      0.11      12.0      71.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154404.5      0.11      12.0      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:05  154409.5      0.11      11.8      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:05  154416.5      0.11      11.8      71.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154417.5      0.11      11.8      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:05  154418.8      0.11      11.8      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:05  154426.6      0.11      11.7      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154428.2      0.11      11.7      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154432.1      0.11      11.6      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154435.1      0.11      11.6      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154441.7      0.11      11.6      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154454.2      0.11      11.4      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:06  154463.3      0.11      11.3      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:06  154469.4      0.11      11.3      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:06  154469.1      0.11      11.2      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154473.4      0.11      11.2      71.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:06  154475.8      0.11      11.2      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154481.6      0.11      11.2      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154486.7      0.11      11.2      71.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154491.7      0.11      11.2      71.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154497.1      0.11      11.2      71.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154502.6      0.11      11.2      71.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154505.8      0.11      11.1      71.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:06  154509.6      0.11      11.1      71.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154513.0      0.11      11.1      71.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154516.2      0.11      11.1      71.2                          
    0:02:09  151087.5      0.11      11.1      71.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:09  151087.5      0.11      11.1      71.2                          
    0:02:09  151056.9      0.11      11.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151055.8      0.11      11.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151065.4      0.11      10.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151066.7      0.11      10.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151078.4      0.11      10.9      15.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151086.7      0.11      10.9      15.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151099.7      0.11      10.8      15.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151102.6      0.11      10.8      15.7 path/path/path/genblk1.add_in_reg[31]/D
    0:02:10  151103.4      0.11      10.7      15.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151097.0      0.11      10.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151097.8      0.11      10.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151099.7      0.11      10.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151104.0      0.11      10.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151108.7      0.11      10.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151110.9      0.11      10.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151113.3      0.11      10.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151114.1      0.11      10.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151117.8      0.11      10.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151119.7      0.11      10.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151128.2      0.11      10.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151134.5      0.11      10.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151139.9      0.11      10.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151148.6      0.10      10.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151149.7      0.10      10.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151156.1      0.10      10.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151157.4      0.10      10.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151159.8      0.10      10.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151161.1      0.10      10.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151163.3      0.10      10.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151164.1      0.10      10.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151178.4      0.10      10.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151184.3      0.10      10.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151185.9      0.10      10.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151188.3      0.10      10.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151191.2      0.10      10.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  151192.5      0.10      10.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151196.3      0.10      10.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151198.9      0.10      10.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151203.4      0.10      10.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151205.8      0.10      10.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151208.0      0.10      10.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151213.0      0.10      10.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151215.1      0.10      10.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:13  151219.1      0.10       9.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151233.8      0.10       9.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151235.1      0.10       9.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:13  151236.4      0.10       9.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151251.9      0.10       9.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151254.8      0.10       9.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151256.6      0.10       9.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151258.8      0.10       9.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151259.8      0.10       9.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151263.6      0.10       9.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151268.6      0.10       9.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151273.1      0.10       9.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151275.5      0.10       9.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151278.7      0.10       9.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151283.2      0.10       9.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151285.6      0.10       9.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151287.5      0.10       9.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151291.2      0.10       9.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151292.0      0.10       9.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151300.0      0.10       9.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151306.9      0.10       9.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151312.2      0.10       9.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151313.0      0.10       9.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  151317.6      0.10       9.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151319.7      0.10       9.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151325.3      0.10       9.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:15  151330.6      0.10       9.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151337.5      0.10       9.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151344.2      0.10       9.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151348.4      0.10       9.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151350.0      0.10       9.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151351.9      0.09       9.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151355.6      0.09       9.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151359.6      0.09       9.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151365.2      0.09       9.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:16  151373.1      0.09       9.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151375.3      0.09       9.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:16  151377.1      0.09       9.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  151381.1      0.09       9.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  151384.6      0.09       9.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:16  151386.7      0.09       9.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:16  151389.1      0.09       9.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151390.7      0.09       9.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:17  151391.8      0.09       8.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  151393.1      0.09       8.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151394.7      0.09       8.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151396.6      0.09       8.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151399.5      0.09       8.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151402.7      0.09       8.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151406.1      0.09       8.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151412.8      0.09       8.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151417.8      0.09       8.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  151423.2      0.09       8.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151429.5      0.09       8.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:17  151435.7      0.09       8.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:18  151437.5      0.09       8.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151439.9      0.09       8.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:18  151442.6      0.09       8.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151445.0      0.09       8.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151447.1      0.09       8.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151450.6      0.09       8.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  151452.9      0.09       8.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151456.7      0.09       8.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:18  151458.3      0.09       8.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  151461.2      0.09       8.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151467.0      0.09       8.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  151471.0      0.09       8.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151475.3      0.09       8.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151480.3      0.09       8.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151485.1      0.09       8.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151489.7      0.09       8.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151495.8      0.09       8.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151499.5      0.09       8.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151502.2      0.09       8.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151503.8      0.09       8.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151505.9      0.09       8.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151509.1      0.09       8.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151512.5      0.09       8.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151518.1      0.09       8.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151521.3      0.09       8.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151524.8      0.08       8.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151526.6      0.08       8.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151532.2      0.08       8.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151537.8      0.08       8.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151539.9      0.08       8.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151543.7      0.08       8.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151546.3      0.08       8.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:20  151547.9      0.08       8.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:20  151550.0      0.08       8.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151554.8      0.08       8.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:20  151558.8      0.08       8.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:20  151557.8      0.08       8.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151563.1      0.08       8.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:20  151563.1      0.08       8.0       0.0                          
    0:02:21  151563.1      0.08       8.0       0.0                          
    0:02:26  149102.8      0.08       8.0       0.0                          
    0:02:28  147663.8      0.08       8.0       0.0                          
    0:02:28  147634.5      0.08       8.0       0.0                          
    0:02:29  147632.9      0.08       8.0       0.0                          
    0:02:29  147631.3      0.08       8.0       0.0                          
    0:02:29  147631.3      0.08       8.0       0.0                          
    0:02:30  147631.3      0.08       8.0       0.0                          
    0:02:31  147346.2      0.09       8.4       0.0                          
    0:02:31  147328.1      0.09       8.4       0.0                          
    0:02:32  147328.1      0.09       8.4       0.0                          
    0:02:32  147328.1      0.09       8.4       0.0                          
    0:02:32  147328.1      0.09       8.4       0.0                          
    0:02:32  147328.1      0.09       8.4       0.0                          
    0:02:32  147328.1      0.09       8.4       0.0                          
    0:02:32  147330.5      0.09       8.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147334.5      0.09       8.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:33  147369.8      0.09       8.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  147402.0      0.08       8.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:33  147402.8      0.08       8.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147405.2      0.08       8.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147406.8      0.08       8.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:33  147416.7      0.08       7.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:33  147422.8      0.08       7.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147427.6      0.08       7.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:33  147430.2      0.08       7.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147433.4      0.08       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147437.4      0.08       7.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  147440.6      0.08       7.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147443.5      0.08       7.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:34  147448.1      0.08       7.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147457.1      0.08       7.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147467.7      0.08       7.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147474.9      0.08       7.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:34  147482.4      0.08       7.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  147487.2      0.08       7.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:34  147494.9      0.08       7.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147500.5      0.08       7.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147503.4      0.08       7.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147510.0      0.08       7.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147512.7      0.08       7.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147515.9      0.08       7.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  147518.3      0.08       7.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  147520.9      0.08       7.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:35  147526.3      0.08       6.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147527.3      0.08       6.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:35  147530.0      0.08       6.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147532.6      0.08       6.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147536.9      0.08       6.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:36  147544.6      0.08       6.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147548.1      0.08       6.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147552.6      0.08       6.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147555.5      0.08       6.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147555.5      0.08       6.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147557.6      0.08       6.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:36  147559.2      0.08       6.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147560.3      0.08       6.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:36  147561.1      0.08       6.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  147571.2      0.08       6.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147579.5      0.08       6.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  147579.5      0.08       6.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147584.0      0.08       6.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147590.4      0.08       6.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147591.7      0.08       6.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147593.0      0.07       6.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147594.6      0.07       6.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:37  147597.0      0.07       6.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147597.0      0.07       6.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:37  147600.7      0.07       6.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147604.2      0.07       6.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147610.6      0.07       6.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147611.6      0.07       6.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147617.8      0.07       6.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147623.9      0.07       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:38  147626.5      0.07       6.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147627.9      0.07       6.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147628.1      0.07       6.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:38  147639.3      0.07       6.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:38  147643.8      0.07       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147647.0      0.07       6.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147651.0      0.07       5.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147655.0      0.07       5.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147656.9      0.07       5.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147658.5      0.07       5.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:39  147660.3      0.07       5.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147661.7      0.07       5.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:39  147665.4      0.07       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147665.9      0.07       5.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147666.4      0.07       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:39  147666.4      0.07       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:39  147670.4      0.07       5.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147672.0      0.07       5.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147675.0      0.07       5.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147675.0      0.07       5.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147683.2      0.07       5.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147685.6      0.07       5.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147689.8      0.07       5.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147694.1      0.07       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:40  147700.0      0.07       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:40  147701.6      0.07       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:40  147700.5      0.07       5.7       0.0                          
    0:02:44  147678.4      0.07       5.7       0.0                          
    0:02:44  147670.4      0.07       5.7       0.0                          
    0:02:44  147665.1      0.07       5.7       0.0                          
    0:02:44  147659.8      0.07       5.7       0.0                          
    0:02:44  147654.7      0.07       5.7       0.0                          
    0:02:44  147648.4      0.07       5.7       0.0                          
    0:02:44  147638.2      0.07       5.7       0.0                          
    0:02:44  147636.6      0.07       5.7       0.0                          
    0:02:44  147630.3      0.07       5.7       0.0                          
    0:02:44  147626.5      0.07       5.7       0.0                          
    0:02:45  147506.8      0.07       5.7       0.0                          
    0:02:45  147353.6      0.07       5.7       0.0                          
    0:02:46  147201.2      0.07       5.7       0.0                          
    0:02:46  147048.8      0.07       5.7       0.0                          
    0:02:46  146895.6      0.07       5.7       0.0                          
    0:02:47  146743.2      0.07       5.7       0.0                          
    0:02:47  146590.7      0.07       5.7       0.0                          
    0:02:47  146485.7      0.07       5.7       0.0                          
    0:02:48  146464.9      0.07       5.7       0.0                          
    0:02:48  146443.9      0.07       5.7       0.0                          
    0:02:50  146412.0      0.07       5.7       0.0                          
    0:02:50  146408.0      0.07       5.7       0.0                          
    0:02:50  146406.1      0.07       5.7       0.0                          
    0:02:50  146402.9      0.07       5.7       0.0                          
    0:02:51  146402.7      0.07       5.7       0.0                          
    0:02:51  146398.4      0.07       5.7       0.0                          
    0:02:53  146394.7      0.07       5.7       0.0                          
    0:02:54  146344.7      0.08       6.0       0.0                          
    0:02:54  146344.2      0.08       6.0       0.0                          
    0:02:54  146344.2      0.08       6.0       0.0                          
    0:02:54  146344.2      0.08       6.0       0.0                          
    0:02:54  146344.2      0.08       6.0       0.0                          
    0:02:54  146344.2      0.08       6.0       0.0                          
    0:02:54  146344.2      0.08       6.0       0.0                          
    0:02:54  146354.8      0.07       5.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146393.6      0.07       5.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146397.1      0.07       5.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146404.8      0.07       5.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146405.3      0.07       5.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:55  146408.0      0.07       5.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146414.6      0.07       5.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:02:55  146416.8      0.07       5.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146423.2      0.07       5.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146429.8      0.07       5.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146435.7      0.07       5.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146442.8      0.07       5.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146442.8      0.07       5.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146448.4      0.07       5.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146448.4      0.07       5.5       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1472 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:34:34 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63309.596476
Buf/Inv area:                     3931.746012
Noncombinational area:           83138.829125
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146448.425601
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:34:42 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  64.2446 mW   (93%)
  Net Switching Power  =   4.9441 mW    (7%)
                         ---------
Total Dynamic Power    =  69.1887 mW  (100%)

Cell Leakage Power     =   3.0966 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.2297e+04          740.3461        1.4020e+06        6.4444e+04  (  89.15%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.9447e+03        4.2037e+03        1.6945e+06        7.8429e+03  (  10.85%)
--------------------------------------------------------------------------------------------------
Total          6.4242e+04 uW     4.9441e+03 uW     3.0966e+06 nW     7.2287e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:34:42 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[12].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri[11]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out[11] (memory_b16_SIZE20_LOGSIZE5_16)
                                                          0.00       0.22 f
  path/genblk1[12].path/Mat_a_Mem/data_out[11] (seqMemory_b16_SIZE20_16)
                                                          0.00       0.22 f
  path/genblk1[12].path/path/in0[11] (mac_b16_g1_8)       0.00       0.22 f
  path/genblk1[12].path/path/mult_21/a[11] (mac_b16_g1_8_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[12].path/path/mult_21/U957/Z (XOR2_X1)     0.09       0.30 f
  path/genblk1[12].path/path/mult_21/U879/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[12].path/path/mult_21/U855/Z (BUF_X2)      0.06       0.40 r
  path/genblk1[12].path/path/mult_21/U1362/ZN (OAI22_X1)
                                                          0.05       0.44 f
  path/genblk1[12].path/path/mult_21/U817/Z (XOR2_X1)     0.08       0.52 f
  path/genblk1[12].path/path/mult_21/U353/CO (FA_X1)      0.09       0.61 f
  path/genblk1[12].path/path/mult_21/U347/CO (FA_X1)      0.09       0.71 f
  path/genblk1[12].path/path/mult_21/U844/ZN (XNOR2_X1)
                                                          0.06       0.77 f
  path/genblk1[12].path/path/mult_21/U843/ZN (XNOR2_X1)
                                                          0.06       0.82 f
  path/genblk1[12].path/path/mult_21/U1023/ZN (OR2_X1)
                                                          0.07       0.89 f
  path/genblk1[12].path/path/mult_21/U987/ZN (AOI21_X1)
                                                          0.05       0.94 r
  path/genblk1[12].path/path/mult_21/U1369/ZN (OAI21_X1)
                                                          0.03       0.97 f
  path/genblk1[12].path/path/mult_21/U1209/ZN (AOI21_X1)
                                                          0.06       1.03 r
  path/genblk1[12].path/path/mult_21/U1368/ZN (OAI21_X1)
                                                          0.03       1.06 f
  path/genblk1[12].path/path/mult_21/U914/ZN (AOI21_X1)
                                                          0.04       1.10 r
  path/genblk1[12].path/path/mult_21/U1431/ZN (OAI21_X1)
                                                          0.03       1.14 f
  path/genblk1[12].path/path/mult_21/U1430/ZN (AOI21_X1)
                                                          0.04       1.18 r
  path/genblk1[12].path/path/mult_21/U1057/ZN (INV_X1)
                                                          0.03       1.21 f
  path/genblk1[12].path/path/mult_21/U849/CO (FA_X1)      0.09       1.30 f
  path/genblk1[12].path/path/mult_21/U934/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[12].path/path/mult_21/U820/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[12].path/path/mult_21/U943/ZN (NAND2_X1)
                                                          0.03       1.41 r
  path/genblk1[12].path/path/mult_21/U945/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[12].path/path/mult_21/U949/ZN (NAND2_X1)
                                                          0.03       1.48 r
  path/genblk1[12].path/path/mult_21/U924/ZN (AND3_X1)
                                                          0.05       1.53 r
  path/genblk1[12].path/path/mult_21/product[31] (mac_b16_g1_8_DW_mult_tc_1)
                                                          0.00       1.53 r
  path/genblk1[12].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  path/genblk1[12].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
