// Seed: 4059564682
module module_0 (
    input wor id_0,
    input tri id_1
);
  wire id_3;
  id_4(
      id_1
  );
  tri1 id_5;
  assign id_4 = 1;
  assign id_5 = 1 == id_5 ** id_0;
  always #1 id_4 <= 1;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    input tri id_9
);
  assign id_4 = id_5 == 1'b0;
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
