<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>Verilog语法总结--持续更新 - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="Verilog语法总结--持续更新" />
<meta property="og:description" content="文章目录 1、整数 integer2、函数：关键字 function-----endfunction3、任务：关键字 task-----endtask4、编译指令--形式：`keyword(1)`timescale(2)`define(3) `include(4) `ifdef--条件编译 5、系统任务--形式：$keyword（1）$display（2）$stop（3）$finish 1、整数 integer 整数（正数 0 负数）是一种通用的寄存器数据类型，用于对数量进行操作，整数的默认位宽为宿主机的字的位数，与具体实现有关，最小为32位。reg和integer：reg的寄存器类型变量为无符号数
integer的寄存器类型变量为有符号数举例： integer counter； //作为计数器定义 initial counter = -1； //将-1存储到计数器中 //说明：counter[8] 和 counter[16:2]是非法的 2、函数：关键字 function-----endfunction 使用函数的前提条件：
子程序内不含有延迟、时序或者控制结构子程序只有一个返回值至少有一个输入变量没有输出或者双向变量不含有非阻塞赋值语句 说明：
举例:
module fun ( input integer i_in, output [8:0] o_out ); //定义一个计算二进制位宽的函数---可以用来计算模块中地址总线的宽度 function [8:0] clogb2; input bit_depth ; integer bit_depth ; begin for(clogb2 = 0; bit_depth &gt; 0; clogb2 = clogb2 &#43; 1) bit_depth = bit_depth &gt;&gt; 1; end endfunction assign o_out = clogb2(i_in); //函数的调用:指明函数名clogb2（）和输入变量 i_in endmodule 3、任务：关键字 task-----endtask 4、编译指令–形式：`keyword (1)`timescale 用法： `timescale &lt;reference_time_unit&gt;/&lt;time_precision&gt;" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/c2205a0d8c0871bf1713501e653ec7ba/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-04-12T23:40:58+08:00" />
<meta property="article:modified_time" content="2023-04-12T23:40:58+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">Verilog语法总结--持续更新</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="markdown_views prism-atom-one-dark">
                    <svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
                        <path stroke-linecap="round" d="M5,0 0,2.5 5,5z" id="raphael-marker-block" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);"></path>
                    </svg>
                    <p></p> 
<div class="toc"> 
 <h4>文章目录</h4> 
 <ul><li><a href="#1_integer_1" rel="nofollow">1、整数 integer</a></li><li><a href="#2_functionendfunction_14" rel="nofollow">2、函数：关键字 function-----endfunction</a></li><li><a href="#3_taskendtask_44" rel="nofollow">3、任务：关键字 task-----endtask</a></li><li><a href="#4keyword_46" rel="nofollow">4、编译指令--形式：`keyword</a></li><li><ul><li><a href="#1timescale_47" rel="nofollow">(1)`timescale</a></li><li><a href="#2define_60" rel="nofollow">(2)`define</a></li><li><a href="#3_include_70" rel="nofollow">(3) `include</a></li><li><a href="#4_ifdef_88" rel="nofollow">(4) `ifdef--条件编译</a></li></ul> 
  </li><li><a href="#5keyword_156" rel="nofollow">5、系统任务--形式：$keyword</a></li><li><ul><li><a href="#1display_157" rel="nofollow">（1）$display</a></li><li><a href="#2stop_194" rel="nofollow">（2）$stop</a></li><li><a href="#3finish_199" rel="nofollow">（3）$finish</a></li></ul> 
 </li></ul> 
</div> 
<p></p> 
<h2><a id="1_integer_1"></a>1、整数 integer</h2> 
<ul><li>整数（正数 0 负数）是一种通用的寄存器数据类型，用于对数量进行操作，整数的默认位宽为宿主机的字的位数，与具体实现有关，最小为32位。</li><li><strong>reg和integer</strong>：reg的寄存器类型变量为无符号数<br>        integer的寄存器类型变量为有符号数</li><li><strong>举例</strong>：</li></ul> 
<pre><code>    
     integer counter； //作为计数器定义
      initial
        counter = -1；  //将-1存储到计数器中
     //说明：counter[8] 和 counter[16:2]是非法的
</code></pre> 
<h2><a id="2_functionendfunction_14"></a>2、函数：关键字 function-----endfunction</h2> 
<p><strong>使用函数的前提条件：</strong></p> 
<ul><li>子程序内不含有延迟、时序或者控制结构</li><li>子程序只有一个返回值</li><li>至少有一个输入变量</li><li>没有输出或者双向变量</li><li>不含有非阻塞赋值语句</li></ul> 
<p><strong>说明：</strong></p> 
<p><strong>举例:</strong></p> 
<pre><code>module fun (
    input  integer i_in,
    output [8:0]   o_out
);
//定义一个计算二进制位宽的函数---可以用来计算模块中地址总线的宽度  
function [8:0] clogb2;     
   input    bit_depth ; 
   integer  bit_depth ;         
begin                                                           
  for(clogb2 = 0; bit_depth &gt; 0; clogb2 = clogb2 + 1)                   
        bit_depth = bit_depth &gt;&gt; 1;                                 
  end                                                           
endfunction 

  assign o_out = clogb2(i_in);  //函数的调用:指明函数名clogb2（）和输入变量 i_in

endmodule
</code></pre> 
<h2><a id="3_taskendtask_44"></a>3、任务：关键字 task-----endtask</h2> 
<h2><a id="4keyword_46"></a>4、编译指令–形式：`keyword</h2> 
<h3><a id="1timescale_47"></a>(1)`timescale</h3> 
<p><strong>用法：</strong> `timescale &lt;reference_time_unit&gt;/&lt;time_precision&gt;</p> 
<p><strong>说明：</strong> &lt;reference_time_unit&gt; （参考时间单位）：指定时间和延迟的测量单位。<br>    &lt;time_precision&gt;（时间精度）：指定仿真过程中延迟值进位取整的精度。<br>    只有1，10，100才是合法的说明时间单位和时间精度的整数。</p> 
<p><strong>举例</strong>：<br> <strong>`timescale 1ns / 1ps</strong><br> #10      表示延迟10ns<br> #6.231678   因为精度为1ps，在6.232时赋值语句生效</p> 
<h3><a id="2define_60"></a>(2)`define</h3> 
<p><strong>说明：</strong> 定义Verilog中的文本宏，类似C语言中的#define</p> 
<p><strong>举例：</strong></p> 
<pre><code>a. 规定子长的文本宏： `define WORD_SIZE 32            //代码中用`WORD_SIZE表示
b. 定义别名：        `define S $stop                 //代码中用`S来代替$stop
c.定义字符串：       `define WORD_REG reg [31:0]     //用`WORD_REG reg 32来定义一个32位的寄存器变量
</code></pre> 
<h3><a id="3_include_70"></a>(3) `include</h3> 
<p><strong>说明：</strong> 可以在编译期间将一个Verilog源文件包含在另一个Verilog文件中，作用类似于C语言中的#include结构</p> 
<p><strong>举例</strong>：<br> 可以提前将VGA数据，比如颜色的数据存放在一个源文件中(起名为VGA_Para.v或者VGA_Para.h)在VGA的driver和display模块可以直接调用这个文件VGA_Para.v</p> 
<pre><code>`include "VGA_Para.v"    

module VGA_Dispaly(
    port1,
  port2
    );

endmodule
</code></pre> 
<h3><a id="4_ifdef_88"></a>(4) `ifdef–条件编译</h3> 
<p><strong>说明：</strong> 条件编译指令可以根据指定条件来生成对应的电路，可以减少电路面积并提高代码的复用性。</p> 
<p><strong>用法：</strong> 在Verilog文件中，条件编译标志可以用`define语句设置。</p> 
<p><strong>举例一：有条件的编译模块</strong></p> 
<pre><code>`ifdef XOR            //若设置NOR标志，则编译design_xor模块  
module design_xor;
······
endmodule  
`elsif AND           //若设置AND标志，则编译design_and模块
module design_and;
······
endmodule     
`else                //默认执行design_or模块
module design_or;
······
endmodule         
`endif
 
</code></pre> 
<p><strong>举例二：有条件的编译语句</strong></p> 
<pre><code>`define    XOR                //执行该语句
//`define    AND             
//`define    OR  
 
module test(
    input        i_data_a,
    input        i_data_b,
    output    o_data_result    
);
 
`ifdef XOR
    assign o_data_result = i_data_a ^ i_data_b;    
`elsif AND
    assign o_data_result = i_data_a &amp; i_data_b;    
`else 
    assign o_data_result = i_data_a | i_data_b;        
`endif
 
endmodule
</code></pre> 
<p><strong>举例三：`ifndef的用法</strong></p> 
<p>它的作用和`ifdef 是相反的----当其后的标识符未被定义时，则编译后续的代码段</p> 
<pre><code>//`define    XOR       //注释掉，相当于标识符未被定义
 
module test(
    input        i_data_a,
    input        i_data_b,
    output    o_data_result    
);
 
`ifndef XOR                                       
    assign o_data_result = i_data_a ^ i_data_b;       //XOR未被定义，执行该语句
`else 
    assign o_data_result = i_data_a | i_data_b;        
`endif
 
endmodule
</code></pre> 
<h2><a id="5keyword_156"></a>5、系统任务–形式：$keyword</h2> 
<h3><a id="1display_157"></a>（1）$display</h3> 
<p><strong>用法：</strong> $display（P1,P2,P3,…,Pn）;</p> 
<p><strong>说明：</strong> P1,P2,P3,…,Pn是双引号括起来的 <strong>字符串</strong>，<strong>变量</strong>或者<strong>表达式</strong>；同时$display会自动在字符串的结尾处插入一个换行符。</p> 
<p><strong>举例：</strong></p> 
<pre><code>$display("Hello Verilog"); //显示小括号中的字符串

$display($time); //显示当前仿真时间

reg[0:40] virtual_addr;//在时间为200的时刻，显示41位虚拟地址1fe0000001c
$display("At time %d virtual address is %h", $time, virtual_addr);
---显示为：At time 200 virtual address is 1fe0000001c

$display("ID of the port is %d", port_id); //二进制数显示port_id 5
---显示为：ID of the port is 00101
</code></pre> 
<p><strong>字符串格式说明：</strong></p> 
<table><thead><tr><th align="center">格式</th><th align="center">显示</th></tr></thead><tbody><tr><td align="center">%d或%D</td><td align="center">用十进制显示变量</td></tr><tr><td align="center">%b或%B</td><td align="center">用二进制显示变量</td></tr><tr><td align="center">%s或%S</td><td align="center">显示字符串</td></tr><tr><td align="center">%h或%H</td><td align="center">用十六进制显示变量</td></tr><tr><td align="center">%c或%C</td><td align="center">显示ASCII字符</td></tr><tr><td align="center">%m或%M</td><td align="center">显示层次名</td></tr><tr><td align="center">%v或%V</td><td align="center">显示强度</td></tr><tr><td align="center">%o或%O</td><td align="center">用八进制显示变量</td></tr><tr><td align="center">%t或%T</td><td align="center">显示当前时间格式</td></tr><tr><td align="center">%e或%E</td><td align="center">用科学计数法格式显示实数（如3e10）</td></tr><tr><td align="center">%f或%F</td><td align="center">用十进制浮点数格式显示实数</td></tr><tr><td align="center">%g或%G</td><td align="center">用科学计数法或十进制格式显示实数，显示较短的格式</td></tr></tbody></table> 
<h3><a id="2stop_194"></a>（2）$stop</h3> 
<p><strong>用法：</strong> $stop;</p> 
<p><strong>说明：</strong>$stop <strong>暂停仿真</strong>，使仿真进入一种交互模式，设计者可以在此模式下对设计进行调试</p> 
<h3><a id="3finish_199"></a>（3）$finish</h3> 
<p><strong>用法：</strong> $finish;</p> 
<p><strong>说明：</strong>$finish <strong>结束仿真</strong>，会直接将仿真界面关闭</p> 
<hr> 
<p><strong>该博客为博主记录学习所用，如有错误，请评判指正。博客内容大多来自《Verilog HDL数字设计与综合（第二版）》 -夏宇闻译</strong></p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/627c43eec278c0161a7312040607830a/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">Verilog-实现脉冲边缘检测电路</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/2359f4a90088bcaa3f7f004274817e49/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">datasheet中的电路知识</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>