# Loading project CPU
# Compile of ctrl_unit.v failed with 1 errors.
# Compile of ctrl_unit.v was successful.
# Compile of ctrl_unit.v was successful.
vsim work.CPU
# vsim work.CPU 
# Start time: 20:35:56 on Nov 16,2021
# Loading work.CPU
# Loading work.mux_alu_src_A
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading work.mux_alu_src_B
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'shift_left_2'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (26) does not match connection size (32) for port 'entrada'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 213
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(213): [TFMPC] - Missing connection for port 'saida_conc'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'mux_b'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/mux_b File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 218
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'AluSrcB'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_B.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/mux_b File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 218
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(218): [TFMPC] - Missing connection for port 'b_out'.
add wave -position insertpoint  \
sim:/CPU/clk \
sim:/CPU/reset
force -freeze sim:/CPU/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/CPU/reset 1 0
add wave -position insertpoint  \
sim:/CPU/PC/Saida
