
Discarded input sections

 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0xc /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0xc /tmp/ccilFIE6.o
 .group         0x00000000        0xc /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0xc /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0xc /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0xc /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/ccilFIE6.o
 .group         0x00000000        0xc /tmp/ccilFIE6.o
 .group         0x00000000        0x8 /tmp/cch6oB6G.o
 .group         0x00000000        0x8 /tmp/cch6oB6G.o

Memory Configuration

Name             Origin             Length             Attributes
IMEM             0x00000000         0x00008000         xr!w
DMEM             0x10000000         0x00008000         rw!x
*default*        0x00000000         0xffffffff

Linker script and memory map

                0x00000400                        _HEAP_SIZE = 0x400
                0x00000200                        _STACK_SIZE = 0x200
                0x00000000                        . = ORIGIN (IMEM)

.text           0x00000000      0xd74
                0x00000000                        _text_start = .
 *(.text .text.*)
 .text          0x00000000       0x70 /tmp/ccmFAl01.o
                0x00000000                _boot_crt
 .text          0x00000070      0x1a8 /tmp/ccilFIE6.o
                0x00000070                malloc(int)
                0x000000c4                operator new(unsigned int)
                0x000000f4                operator delete(void*)
                0x00000108                delay(unsigned long)
                0x00000148                main
 .text._ZN33csr__cpu_fifo__rx__data_31_0_vp_tC2EPm
                0x00000218       0x24 /tmp/ccilFIE6.o
                0x00000218                csr__cpu_fifo__rx__data_31_0_vp_t::csr__cpu_fifo__rx__data_31_0_vp_t(unsigned long*)
                0x00000218                csr__cpu_fifo__rx__data_31_0_vp_t::csr__cpu_fifo__rx__data_31_0_vp_t(unsigned long*)
 .text._ZN34csr__cpu_fifo__rx__data_63_32_vp_tC2EPm
                0x0000023c       0x24 /tmp/ccilFIE6.o
                0x0000023c                csr__cpu_fifo__rx__data_63_32_vp_t::csr__cpu_fifo__rx__data_63_32_vp_t(unsigned long*)
                0x0000023c                csr__cpu_fifo__rx__data_63_32_vp_t::csr__cpu_fifo__rx__data_63_32_vp_t(unsigned long*)
 .text._ZN34csr__cpu_fifo__rx__data_95_64_vp_tC2EPm
                0x00000260       0x24 /tmp/ccilFIE6.o
                0x00000260                csr__cpu_fifo__rx__data_95_64_vp_t::csr__cpu_fifo__rx__data_95_64_vp_t(unsigned long*)
                0x00000260                csr__cpu_fifo__rx__data_95_64_vp_t::csr__cpu_fifo__rx__data_95_64_vp_t(unsigned long*)
 .text._ZN35csr__cpu_fifo__rx__data_127_96_vp_tC2EPm
                0x00000284       0x24 /tmp/ccilFIE6.o
                0x00000284                csr__cpu_fifo__rx__data_127_96_vp_t::csr__cpu_fifo__rx__data_127_96_vp_t(unsigned long*)
                0x00000284                csr__cpu_fifo__rx__data_127_96_vp_t::csr__cpu_fifo__rx__data_127_96_vp_t(unsigned long*)
 .text._ZN31csr__cpu_fifo__rx__control_vp_tC2EPm
                0x000002a8       0x24 /tmp/ccilFIE6.o
                0x000002a8                csr__cpu_fifo__rx__control_vp_t::csr__cpu_fifo__rx__control_vp_t(unsigned long*)
                0x000002a8                csr__cpu_fifo__rx__control_vp_t::csr__cpu_fifo__rx__control_vp_t(unsigned long*)
 .text._ZN31csr__cpu_fifo__rx__trigger_vp_tC2EPm
                0x000002cc       0x24 /tmp/ccilFIE6.o
                0x000002cc                csr__cpu_fifo__rx__trigger_vp_t::csr__cpu_fifo__rx__trigger_vp_t(unsigned long*)
                0x000002cc                csr__cpu_fifo__rx__trigger_vp_t::csr__cpu_fifo__rx__trigger_vp_t(unsigned long*)
 .text._ZN30csr__cpu_fifo__rx__status_vp_tC2EPm
                0x000002f0       0x24 /tmp/ccilFIE6.o
                0x000002f0                csr__cpu_fifo__rx__status_vp_t::csr__cpu_fifo__rx__status_vp_t(unsigned long*)
                0x000002f0                csr__cpu_fifo__rx__status_vp_t::csr__cpu_fifo__rx__status_vp_t(unsigned long*)
 .text._ZN22csr__cpu_fifo__rx_vp_tC2EPm
                0x00000314      0x154 /tmp/ccilFIE6.o
                0x00000314                csr__cpu_fifo__rx_vp_t::csr__cpu_fifo__rx_vp_t(unsigned long*)
                0x00000314                csr__cpu_fifo__rx_vp_t::csr__cpu_fifo__rx_vp_t(unsigned long*)
 .text._ZN33csr__cpu_fifo__tx__data_31_0_vp_tC2EPm
                0x00000468       0x24 /tmp/ccilFIE6.o
                0x00000468                csr__cpu_fifo__tx__data_31_0_vp_t::csr__cpu_fifo__tx__data_31_0_vp_t(unsigned long*)
                0x00000468                csr__cpu_fifo__tx__data_31_0_vp_t::csr__cpu_fifo__tx__data_31_0_vp_t(unsigned long*)
 .text._ZN34csr__cpu_fifo__tx__data_63_32_vp_tC2EPm
                0x0000048c       0x24 /tmp/ccilFIE6.o
                0x0000048c                csr__cpu_fifo__tx__data_63_32_vp_t::csr__cpu_fifo__tx__data_63_32_vp_t(unsigned long*)
                0x0000048c                csr__cpu_fifo__tx__data_63_32_vp_t::csr__cpu_fifo__tx__data_63_32_vp_t(unsigned long*)
 .text._ZN34csr__cpu_fifo__tx__data_95_64_vp_tC2EPm
                0x000004b0       0x24 /tmp/ccilFIE6.o
                0x000004b0                csr__cpu_fifo__tx__data_95_64_vp_t::csr__cpu_fifo__tx__data_95_64_vp_t(unsigned long*)
                0x000004b0                csr__cpu_fifo__tx__data_95_64_vp_t::csr__cpu_fifo__tx__data_95_64_vp_t(unsigned long*)
 .text._ZN35csr__cpu_fifo__tx__data_127_96_vp_tC2EPm
                0x000004d4       0x24 /tmp/ccilFIE6.o
                0x000004d4                csr__cpu_fifo__tx__data_127_96_vp_t::csr__cpu_fifo__tx__data_127_96_vp_t(unsigned long*)
                0x000004d4                csr__cpu_fifo__tx__data_127_96_vp_t::csr__cpu_fifo__tx__data_127_96_vp_t(unsigned long*)
 .text._ZN31csr__cpu_fifo__tx__control_vp_tC2EPm
                0x000004f8       0x24 /tmp/ccilFIE6.o
                0x000004f8                csr__cpu_fifo__tx__control_vp_t::csr__cpu_fifo__tx__control_vp_t(unsigned long*)
                0x000004f8                csr__cpu_fifo__tx__control_vp_t::csr__cpu_fifo__tx__control_vp_t(unsigned long*)
 .text._ZN31csr__cpu_fifo__tx__trigger_vp_tC2EPm
                0x0000051c       0x24 /tmp/ccilFIE6.o
                0x0000051c                csr__cpu_fifo__tx__trigger_vp_t::csr__cpu_fifo__tx__trigger_vp_t(unsigned long*)
                0x0000051c                csr__cpu_fifo__tx__trigger_vp_t::csr__cpu_fifo__tx__trigger_vp_t(unsigned long*)
 .text._ZN30csr__cpu_fifo__tx__status_vp_tC2EPm
                0x00000540       0x24 /tmp/ccilFIE6.o
                0x00000540                csr__cpu_fifo__tx__status_vp_t::csr__cpu_fifo__tx__status_vp_t(unsigned long*)
                0x00000540                csr__cpu_fifo__tx__status_vp_t::csr__cpu_fifo__tx__status_vp_t(unsigned long*)
 .text._ZN22csr__cpu_fifo__tx_vp_tC2EPm
                0x00000564      0x154 /tmp/ccilFIE6.o
                0x00000564                csr__cpu_fifo__tx_vp_t::csr__cpu_fifo__tx_vp_t(unsigned long*)
                0x00000564                csr__cpu_fifo__tx_vp_t::csr__cpu_fifo__tx_vp_t(unsigned long*)
 .text._ZN18csr__cpu_fifo_vp_tC2EPm
                0x000006b8       0x78 /tmp/ccilFIE6.o
                0x000006b8                csr__cpu_fifo_vp_t::csr__cpu_fifo_vp_t(unsigned long*)
                0x000006b8                csr__cpu_fifo_vp_t::csr__cpu_fifo_vp_t(unsigned long*)
 .text._ZN18csr__uart__rx_vp_tC2EPm
                0x00000730       0x24 /tmp/ccilFIE6.o
                0x00000730                csr__uart__rx_vp_t::csr__uart__rx_vp_t(unsigned long*)
                0x00000730                csr__uart__rx_vp_t::csr__uart__rx_vp_t(unsigned long*)
 .text._ZN40csr__uart__rx_trigger_read_2925067f_vp_tC2EPm
                0x00000754       0x24 /tmp/ccilFIE6.o
                0x00000754                csr__uart__rx_trigger_read_2925067f_vp_t::csr__uart__rx_trigger_read_2925067f_vp_t(unsigned long*)
                0x00000754                csr__uart__rx_trigger_read_2925067f_vp_t::csr__uart__rx_trigger_read_2925067f_vp_t(unsigned long*)
 .text._ZN18csr__uart__tx_vp_tC2EPm
                0x00000778       0x24 /tmp/ccilFIE6.o
                0x00000778                csr__uart__tx_vp_t::csr__uart__tx_vp_t(unsigned long*)
                0x00000778                csr__uart__tx_vp_t::csr__uart__tx_vp_t(unsigned long*)
 .text._ZN41csr__uart__tx_trigger_write_d2a2fe0e_vp_tC2EPm
                0x0000079c       0x24 /tmp/ccilFIE6.o
                0x0000079c                csr__uart__tx_trigger_write_d2a2fe0e_vp_t::csr__uart__tx_trigger_write_d2a2fe0e_vp_t(unsigned long*)
                0x0000079c                csr__uart__tx_trigger_write_d2a2fe0e_vp_t::csr__uart__tx_trigger_write_d2a2fe0e_vp_t(unsigned long*)
 .text._ZN14csr__uart_vp_tC2EPm
                0x000007c0       0xd0 /tmp/ccilFIE6.o
                0x000007c0                csr__uart_vp_t::csr__uart_vp_t(unsigned long*)
                0x000007c0                csr__uart_vp_t::csr__uart_vp_t(unsigned long*)
 .text._ZN14csr__gpio_vp_tC2EPm
                0x00000890       0x24 /tmp/ccilFIE6.o
                0x00000890                csr__gpio_vp_t::csr__gpio_vp_t(unsigned long*)
                0x00000890                csr__gpio_vp_t::csr__gpio_vp_t(unsigned long*)
 .text._ZN14csr__gpio_vp_t4key1Ev
                0x000008b4       0x28 /tmp/ccilFIE6.o
                0x000008b4                csr__gpio_vp_t::key1()
 .text._ZN14csr__gpio_vp_t4led1Em
                0x000008dc       0x44 /tmp/ccilFIE6.o
                0x000008dc                csr__gpio_vp_t::led1(unsigned long)
 .text._ZN14csr__gpio_vp_t4led2Em
                0x00000920       0x44 /tmp/ccilFIE6.o
                0x00000920                csr__gpio_vp_t::led2(unsigned long)
 .text._ZN26csr__ethernet__status_vp_tC2EPm
                0x00000964       0x24 /tmp/ccilFIE6.o
                0x00000964                csr__ethernet__status_vp_t::csr__ethernet__status_vp_t(unsigned long*)
                0x00000964                csr__ethernet__status_vp_t::csr__ethernet__status_vp_t(unsigned long*)
 .text._ZN18csr__ethernet_vp_tC2EPm
                0x00000988       0x4c /tmp/ccilFIE6.o
                0x00000988                csr__ethernet_vp_t::csr__ethernet_vp_t(unsigned long*)
                0x00000988                csr__ethernet_vp_t::csr__ethernet_vp_t(unsigned long*)
 .text._ZN18csr__dpe__fcr_vp_tC2EPm
                0x000009d4       0x24 /tmp/ccilFIE6.o
                0x000009d4                csr__dpe__fcr_vp_t::csr__dpe__fcr_vp_t(unsigned long*)
                0x000009d4                csr__dpe__fcr_vp_t::csr__dpe__fcr_vp_t(unsigned long*)
 .text._ZN13csr__dpe_vp_tC2EPm
                0x000009f8       0x4c /tmp/ccilFIE6.o
                0x000009f8                csr__dpe_vp_t::csr__dpe_vp_t(unsigned long*)
                0x000009f8                csr__dpe_vp_t::csr__dpe_vp_t(unsigned long*)
 .text._ZN14csr__hwid_vp_tC2EPm
                0x00000a44       0x24 /tmp/ccilFIE6.o
                0x00000a44                csr__hwid_vp_t::csr__hwid_vp_t(unsigned long*)
                0x00000a44                csr__hwid_vp_t::csr__hwid_vp_t(unsigned long*)
 .text._ZN8csr_vp_tC2EPm
                0x00000a68      0x160 /tmp/ccilFIE6.o
                0x00000a68                csr_vp_t::csr_vp_t(unsigned long*)
                0x00000a68                csr_vp_t::csr_vp_t(unsigned long*)
 .text          0x00000bc8      0x134 /tmp/cch6oB6G.o
                0x00000bc8                uart_send_char
                0x00000c30                uart_send_hex
                0x00000cac                uart_send
 .text._ZN18csr__uart__tx_vp_t4dataEm
                0x00000cfc       0x2c /tmp/cch6oB6G.o
                0x00000cfc                csr__uart__tx_vp_t::data(unsigned long)
 .text._ZN18csr__uart__tx_vp_t4busyEv
                0x00000d28       0x28 /tmp/cch6oB6G.o
                0x00000d28                csr__uart__tx_vp_t::busy()
 *(.rodata .rodata.*)
 .rodata        0x00000d50        0xf /tmp/ccilFIE6.o
 *fill*         0x00000d5f        0x1 
 .rodata        0x00000d60       0x11 /tmp/cch6oB6G.o
 *(.srodata .srodata.*)
                0x00000d74                        . = ALIGN (0x4)
 *fill*         0x00000d71        0x3 
                0x00000d74                        _text_end = .
                0x00000d74                        _idata_start = _text_end

.rela.dyn       0x00000000        0x0
 .rela.text     0x00000000        0x0 /tmp/ccmFAl01.o

.data           0x10000000        0x0 load address 0x00000d74
                0x10000000                        _data_start = .
 *(.data .data.*)
 .data          0x10000000        0x0 /tmp/ccmFAl01.o
 .data          0x10000000        0x0 /tmp/ccilFIE6.o
 .data          0x10000000        0x0 /tmp/cch6oB6G.o
                0x10000000                        . = ALIGN (0x8)
                0x10000800                        PROVIDE (__global_pointer$ = (. + 0x800))
 *(.sdata .sdata.*)
                0x10000000                        . = ALIGN (0x4)
                0x10000000                        _data_end = .

.bss            0x10000000      0x804 load address 0x00000d74
                0x10000000                        _bss_start = .
 *(.bss .bss.*)
 .bss           0x10000000        0x0 /tmp/ccmFAl01.o
 .bss           0x10000000      0x804 /tmp/ccilFIE6.o
 .bss           0x10000804        0x0 /tmp/cch6oB6G.o
 *(.sbss .sbss.*)
 *(COMMON)
                0x10000804                        . = ALIGN (0x4)
                0x10000804                        _bss_end = .
                0x10000810                        . = ALIGN (0x10)

.heap           0x10000804      0x40c load address 0x00001578
                0x10000804                        _heap_start = .
                0x10000c04                        . = (. + _HEAP_SIZE)
 *fill*         0x10000804      0x400 
                0x10000c10                        . = ALIGN (0x10)
 *fill*         0x10000c04        0xc 
                0x10000c10                        _heap_end = .
                0x10000c10                        . = ALIGN (0x8)
                [!provide]                        PROVIDE (_end = .)
                [!provide]                        PROVIDE (end = .)
                0x10008000                        PROVIDE (_stack_start = (ORIGIN (DMEM) + LENGTH (DMEM)))

.stack          0x10007e00      0x200
                0x10008000                        . = (. + _STACK_SIZE)
 *fill*         0x10007e00      0x200 
                0x10007e00                        _stack_end = (_stack_start - SIZEOF (.stack))
LOAD /tmp/ccmFAl01.o
LOAD /tmp/ccilFIE6.o
LOAD /tmp/cch6oB6G.o
OUTPUT(/mnt/e/GoogleDrive/Projekti/ChiliChips/wireguard-fpga/2.sw/app/csr_uart_test/main.elf elf32-littleriscv)

.riscv.attributes
                0x00000000       0x2a
 .riscv.attributes
                0x00000000       0x28 /tmp/ccmFAl01.o
 .riscv.attributes
                0x00000028       0x2a /tmp/ccilFIE6.o
 .riscv.attributes
                0x00000052       0x2a /tmp/cch6oB6G.o

.comment        0x00000000       0x22
 .comment       0x00000000       0x22 /tmp/ccilFIE6.o
                                 0x23 (size before relaxing)
 .comment       0x00000022       0x23 /tmp/cch6oB6G.o
