171e502c6a1f ("clk: at91: clk-master: add support for parent_hw")
8e842f02af7e ("clk: at91: clk-master: remove dead code")
facb87ad7560 ("clk: at91: sama7g5: remove prescaler part of master clock")
7029db09b202 ("clk: at91: clk-master: add notifier for divider")
a27748adeaca ("clk: at91: clk-master: mask mckr against layout->mask")
c2910c00fee4 ("clk: at91: clk-master: check if div or pres is zero")
36971566ea7a ("clk: at91: re-factor clocks suspend/resume")
c405f5c15e9f ("clk: at91: check pmc node status before registering syscore ops")
91f3bf0d5315 ("clk: at91: sama7g5: register cpu clock")
7a110b9107ed ("clk: at91: clk-master: re-factor master clock")
8dc4af8bef12 ("clk: at91: clk-sam9x60-pll: allow runtime changes for pll")
83d002877365 ("clk: at91: sama7g5: allow SYS and CPU PLLs to be exported and referenced in DT")
3d86ee17d467 ("dt-bindings: clock: at91: add sama7g5 pll defines")
cb783bbbcf54 ("clk: at91: sama7g5: add clock support for sama7g5")
ef396df99251 ("clk: at91: clk-utmi: add utmi support for sama7g5")
43b1bb4a9b3e ("clk: at91: clk-sam9x60-pll: re-factor to support plls with multiple outputs")
b4c115c76184 ("clk: at91: clk-peripheral: add support for changeable parent rate")
75c88143f3b8 ("clk: at91: clk-master: add master clock support for SAMA7G5")
64c9247b9e87 ("clk: at91: clk-generated: pass the id of changeable parent at registration")
42324d953b38 ("clk: at91: replace conditional operator with double logical not")
