#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Oct 17 17:50:46 2021
# Process ID: 11525
# Current directory: /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1
# Command line: vivado -log DAC_Array_Tester.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DAC_Array_Tester.tcl
# Log file: /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/DAC_Array_Tester.vds
# Journal file: /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DAC_Array_Tester.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.ip_user_files'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top DAC_Array_Tester -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11653
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.793 ; gain = 0.000 ; free physical = 8813 ; free virtual = 15908
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAC_Array_Tester' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Address_Counter' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/imports/new/Address_Counter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Address_Counter' (2#1) [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/imports/new/Address_Counter.v:24]
INFO: [Synth 8-6157] synthesizing module 'Sine_ROM' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/Sine_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Sine_ROM' (3#1) [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/Sine_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Saw_ROM' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/Saw_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Saw_ROM' (4#1) [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/Saw_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Triangle_ROM' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/Triangle_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Triangle_ROM' (5#1) [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/Triangle_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dirac_ROM' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/Dirac_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Dirac_ROM' (6#1) [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/Dirac_ROM_stub.v:6]
INFO: [Synth 8-226] default block is never used [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:83]
WARNING: [Synth 8-567] referenced signal 'Sig_Sel' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:82]
WARNING: [Synth 8-567] referenced signal 'Sine_Data' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:82]
WARNING: [Synth 8-567] referenced signal 'Saw_Data' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:82]
WARNING: [Synth 8-567] referenced signal 'Triangle_Data' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:82]
WARNING: [Synth 8-567] referenced signal 'Dirac_Data' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:82]
INFO: [Synth 8-6157] synthesizing module 'Signal_Buffer' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/new/Sigal_Buffer.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Signal_Buffer' (7#1) [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/new/Sigal_Buffer.v:24]
INFO: [Synth 8-6157] synthesizing module 'PCM_Transmitter_16_0' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/PCM_Transmitter_16_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PCM_Transmitter_16_0' (8#1) [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/.Xil/Vivado-11525-cameron-xps/realtime/PCM_Transmitter_16_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Tx_C_L' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_C_R' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_D_L' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_D_R' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_E_L' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_E_R' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_F_L' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_F_R' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_G_L' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_G_R' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_H_L' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'Tx_H_R' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'SD_C' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'SD_D' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'SD_E' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'SD_F' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'SD_G' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7071] port 'SD_H' of module 'PCM_Transmitter_16_0' is unconnected for instance 'PCM_TX' [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
WARNING: [Synth 8-7023] instance 'PCM_TX' of module 'PCM_Transmitter_16_0' has 29 connections declared, but only 11 given [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:131]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66298]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (9#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66298]
INFO: [Synth 8-6155] done synthesizing module 'DAC_Array_Tester' (10#1) [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2501.793 ; gain = 0.000 ; free physical = 8099 ; free virtual = 15195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2501.793 ; gain = 0.000 ; free physical = 8095 ; free virtual = 15191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2501.793 ; gain = 0.000 ; free physical = 8095 ; free virtual = 15191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2501.793 ; gain = 0.000 ; free physical = 8865 ; free virtual = 15961
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Triangle_ROM/Triangle_ROM/Triangle_ROM_in_context.xdc] for cell 'TriangleROM'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Triangle_ROM/Triangle_ROM/Triangle_ROM_in_context.xdc] for cell 'TriangleROM'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Saw_ROM/Saw_ROM/Saw_ROM_in_context.xdc] for cell 'SawROM'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Saw_ROM/Saw_ROM/Saw_ROM_in_context.xdc] for cell 'SawROM'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Sine_ROM/Sine_ROM/Sine_ROM_in_context.xdc] for cell 'SineROM'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Sine_ROM/Sine_ROM/Sine_ROM_in_context.xdc] for cell 'SineROM'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clock_Wizard'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clock_Wizard'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/PCM_Transmitter_16_0/PCM_Transmitter_16_0/PCM_Transmitter_16_0_in_context.xdc] for cell 'PCM_TX'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/PCM_Transmitter_16_0/PCM_Transmitter_16_0/PCM_Transmitter_16_0_in_context.xdc] for cell 'PCM_TX'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Dirac_ROM/Dirac_ROM/Dirac_ROM_in_context.xdc] for cell 'DiracROM'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Dirac_ROM/Dirac_ROM/Dirac_ROM_in_context.xdc] for cell 'DiracROM'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAC_Array_Tester_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAC_Array_Tester_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.590 ; gain = 0.000 ; free physical = 8821 ; free virtual = 15916
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2565.590 ; gain = 0.000 ; free physical = 8821 ; free virtual = 15916
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8909 ; free virtual = 16005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8909 ; free virtual = 16005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SCK. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SCK. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for TriangleROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SawROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SineROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Clock_Wizard. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PCM_TX. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DiracROM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8912 ; free virtual = 16007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8898 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 257   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8885 ; free virtual = 15987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8761 ; free virtual = 15863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8760 ; free virtual = 15863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8757 ; free virtual = 15860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_L[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_C_R[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_L[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_D_R[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_E_L[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_E_L[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_E_L[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module PCM_TX has unconnected pin Tx_E_L[20]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8753 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8753 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8753 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8753 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8753 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8753 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DAC_Array_Tester | SigBuff/BUFFER_D_reg[24][23] | 25     | 24    | YES          | NO                 | YES               | 0      | 24      | 
+-----------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |clk_wiz_0            |         1|
|2     |Sine_ROM             |         1|
|3     |Saw_ROM              |         1|
|4     |Triangle_ROM         |         1|
|5     |Dirac_ROM            |         1|
|6     |PCM_Transmitter_16_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |Dirac_ROM          |     1|
|2     |PCM_Transmitter_16 |     1|
|3     |Saw_ROM            |     1|
|4     |Sine_ROM           |     1|
|5     |Triangle_ROM       |     1|
|6     |clk_wiz            |     1|
|7     |CARRY4             |     8|
|8     |LUT2               |    72|
|9     |LUT4               |     4|
|10    |LUT5               |    36|
|11    |LUT6               |    24|
|12    |SRLC32E            |    24|
|13    |FDCE               |    32|
|14    |FDRE               |    96|
|15    |IBUF               |     5|
|16    |OBUF               |    11|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8753 ; free virtual = 15855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 288 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2565.590 ; gain = 0.000 ; free physical = 8808 ; free virtual = 15911
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.590 ; gain = 63.797 ; free physical = 8808 ; free virtual = 15910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.590 ; gain = 0.000 ; free physical = 8801 ; free virtual = 15904
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.590 ; gain = 0.000 ; free physical = 8831 ; free virtual = 15934
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d25a80f7
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 25 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2565.590 ; gain = 64.031 ; free physical = 8977 ; free virtual = 16080
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/synth_1/DAC_Array_Tester.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DAC_Array_Tester_utilization_synth.rpt -pb DAC_Array_Tester_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 17:51:17 2021...
