<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>FPGA Infrastructure Processing Unit (IPU)​</title>
    <!-- nav header -->
    <link rel="stylesheet" href="/css/dk_nav_header.css">
    <link rel="stylesheet" href="/css/dk_developer_edge_iot_&_5G_foundational_developer_kits_learn_more.css">
    <link rel="stylesheet" href="/css/developers_learn/dk_essentials_of_SYCL.css">
    <link rel="stylesheet" href="/css/dk_products_software_explore_intel_tiber_edge_palatform.css">
    <!-- header footer -->
    <!-- <link rel="stylesheet" href='/css/yatri.css'> -->

    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" rel="stylesheet">
</head>

<style>
    @media(max-width: 991px){
        .dk_ipu_advanced_none{
            display: none !important;
        }
        .dk_ipu_advanced_block{
            display: block !important;
            margin-top: 1.5rem !important;
        }
    }
    @media(min-width: 992px){
        .dk_ipu_advanced_none{
            display: block !important;
        }
        .dk_ipu_advanced_block{
            display: none !important;
            margin-top: 1.5rem !important;
        }
    }
    a{
        text-decoration: none !important;
    }
    .dk_platform_table{
        border: 1px solid #e9e9e9;
        width: 100%;
    }
    .dk_platform_table thead tr th{
        width: 8.5rem;
        background-color: #e9e9e9;
        border-right: 1px solid #fff;
        padding: 8px;
        text-align: center;
        vertical-align: top;
        color: #262626;
        font-size: .875rem;
        font-weight: 700;
        line-height: 1.25;
    }
    .dk_platform_table tbody tr td{
        background-color: #fff;
        border-right: 1px solid #e9e9e9;
        border-top: 1px solid #e9e9e9;
        white-space: normal !important;
        padding: 16px;
        overflow: hidden;
        font-size: .875rem;
        line-height: 1.42857143;
        vertical-align: top;
    }
    .dk_platform_table tbody tr:nth-child(even) td{
        background-color: #f7f7f7;
    }
</style>

<body>
     <!-- header -->
     <div id="navbar"></div>
     <!-- --------------------------------------------------------------------- -->
     <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/Product/B13_acceleration_broad.html">Altera® FPGA Acceleration Platforms and SoMs</a></li>
                    <li><p class="mb-0">FPGA Infrastructure Processing Unit (IPU)</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

      <!-- FPGA Infrastructure Processing Unit (IPU) -->
      <section>
        <div style="padding: 2rem 0rem; background-color: #00285a;">
            <div class="container">
                <div class="row">
                    <div class="col-lg-9">
                        <h1 style="color: #fff; font-weight: 300;">FPGA Infrastructure Processing Unit (IPU)</h1>
                        <p class="dk_ipu_advanced_none" style="color: #fff;">IPUs are advanced infrastructure acceleration platforms based on Altera FPGAs and Intel® Xeon® D Processors.</p>
                    </div>
                    <div class="col-lg-3">
                        <img class="w-100" src="/img/darshit_image/smartmics-ipus-graphic.jpg.rendition.intel.web.480.270.jpg" alt="">
                    </div>
                    <p class="dk_ipu_advanced_block" style="color: #fff;">IPUs are advanced infrastructure acceleration platforms based on Altera FPGAs and Intel® Xeon® D Processors.</p>
                </div>
            </div>
        </div>
      </section>
    
    <!-- IPUs Accelerate -->
    <section>
    <div style="padding: 3rem 0rem; text-align: center;">
        <div class="container">
            <h2 style="font-weight: 300;">IPUs Accelerate Cloud Infrastructure Workloads</h2>
            <p>Altera IPUs are networking devices that pair the powerful Intel® Xeon® D processor alongside a high-performance, tightly coupled Altera FPGA. These IPUs are an evolution of the SmartNIC product line, designed with an FPGA to securely accelerate and manage infrastructure workloads with flexible hardware and software programmability.  Altera offers IPU development platforms, and Altera partners offer production-ready solutions available for purchase.</p>
        </div>
    </div>
    </section>
    
    <!-- "Classic" Enterprise Data Center vs. IPU Data Center -->
    <section>
        <div style="padding: 3rem 0rem;">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <div class="align-content-center">
                            <div class="dk_diagarm_stack">
                                <!-- Convenient Software Model -->
                                <div class="mv_industry_download" data-bs-toggle="modal"
                                    data-bs-target="#mv_convenient_software_model">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100"
                                    src="/img/darshit_image/classic-enterprise-vs-ipu-data-center-diagram_1920-1080.webp"
                                    alt="">
                            </div>
                        </div>

                        <!-- Convenient Software Model -->
                        <div class="modal" id="mv_convenient_software_model" tabindex="-1">
                            <div class="modal-dialog mv_industry_dialog">
                                <div class="modal-content mv_industry_model_content">
                                    <div class="modal-body mv_industry_body">
                                        <button type="button" data-bs-dismiss="modal" aria-label="Close">
                                            <span><i class="fa-solid fa-xmark"></i></span>
                                        </button>
                                        <div class="mv_enlarged-image">
                                            <img src="/img/darshit_image/classic-enterprise-vs-ipu-data-center-diagram_1920-1080.webp" alt="">
                                        </div>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h2 style="font-weight: 300;">"Classic" Enterprise Data Center vs. IPU Data Center</h2>
                        <p>	
                            "Classic" Enterprise Data Center vs. IPU Data Center
                            Unlike the classic Enterprise Data Center Approach, IPUs are designed to offload the entire networking and storage stack from the host processor, accelerating compute-intensive cloud infrastructure workloads while providing an extra layer of security built into the hardware. FPGA IPUs typically accelerate infrastructure functions like network virtualization, storage virtualization, security isolation, and providing root-of-trust. </p>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section>
        <div style="padding: 2.5rem 0rem;">
            <div class="container">
                <h2 style="font-weight:400; text-align: center;">Products</h2>
                <p style="text-align: center;">Altera FPGA IPU Platforms are targeted for workloads, such as Artificial Intelligence (AI), Open vSwitch (OVS), NVMe over Fabrics (NVMeoF), RDMA over Converged Ethernet v2 (RoCEv2), and Security (TLS, TCP, RoT).</p>
                <div class="row justify-content-center">
                    <div class="col-sm-5">
                        <a href="/Product/B3_3_IPU_Platform_F2000X-PL.html"><img class="w-100" src="/img/darshit_image/ipu-f2000x-pl-platform-top-board.png.rendition.intel.web.720.405.png" alt=""></a>
                        <h4><a class="b_special_a2" href="/Product/B3_3_IPU_Platform_F2000X-PL.html">IPU Platform F2000X-PL</a></h4>
                        <ul style="padding-left: 1rem;">
                            <li>2 x 100 GbE connectivity</li>
                            <li>Agilex™ 7 FPGA F-Series</li>
                            <li>Intel® Xeon® D-1736 SoC</li>
                            <li>PCIe 4.0 x 16</li>
                        </ul>
                        <p class="mb-0"><a href="" class="b_special_a1">Product Brief ›</a></p>
                        <p><a href="" class="b_special_a1">OFS Reference Shell Designs ›</a></p>
                    </div>
                    <div class="col-sm-5">
                        <a href="/Product/B3_4_IPU_Platform_C5000X-PL.html"><img class="w-100" src="/img/darshit_image/a1136035-inventec-fpga-smartnic-c5000x-perspective-rwd.png.rendition.intel.web.720.405.png" alt=""></a>
                        <h4><a class="b_special_a2" href="/darshit/dk_product/intel_infrastructure_processing_unit_Platform_C5000X_PL.html">IPU Platform C5000X-PL</a></h4>
                        <ul style="padding-left: 1rem;">
                            <li> 2 x 25 GbE connectivity</li>
                            <li>Stratix® 10 DX FPGA</li>
                            <li>Intel® Xeon® D Processor</li>
                            <li> PCIe 4.0 x 8</li>
                        </ul>
                        <p class="mb-0"><a class="b_special_a1" href="">Solution Brief: IPUs Improve Network Latency in Microservices-Based Applications</a></p>
                        <p class="mb-0"><a class="b_special_a1" href="">Solution Brief: Accelerate Your Data Center with Intel® FPGAs</a></p>
                        <p><a class="b_special_a1" href="">Solution Brief: IPU-Based Cloud Infrastructure: The Fulcrum for Digital Business</a></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    
    <!-- Platform Selector Guide -->
    <section>
        <div style="padding: 2rem 0rem;">
            <div class="container">
                <h3 style="font-weight: 300; margin-bottom: 2rem;">Platform Selector Guide</h3>
                <table class="w-100 dk_platform_table">
                    <thead>
                        <tr>
                            <th>Features</th>
                            <th>IPU Platform F2000X-PL</th>
                            <th>IPU Platform C5000X-PL</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td colspan="3"><b>Platform Category</b></td>
                        </tr>
                        <tr>
                            <td>Target Market</td>
                            <td>IPU for CSP</td>
                            <td>IPU for CSP</td>
                        </tr>
                        <tr>
                            <td>Type</td>
                            <td>Altera FPGA IPU</td>
                            <td>Altera FPGA IPU</td>
                        </tr>
                        <tr>
                            <td colspan="3">FPGA Resources</td>
                        </tr>
                        <tr>
                            <td>FPGA</td>
                            <td>Agilex™ 7 FPGA F-Series</td>
                            <td>Stratix® 10 DX</td>
                        </tr>
                        <tr>
                            <td>Logic Elements</td>
                            <td>2,300K</td>
                            <td>1,325K</td>
                        </tr>
                        <tr>
                            <td>On-Chip Memory</td>
                            <td>222 Mb</td>
                            <td>114 Mb</td>
                        </tr>
                        <tr>
                            <td>DSP Blocks</td>
                            <td>3,200</td>
                            <td>5,184</td>
                        </tr>
                        <tr>
                            <td colspan="3"><b>Processor</b></td>
                        </tr>
                        <tr>
                            <td>Type</td>
                            <td>8-core Intel® Xeon® D Processor</td>
                            <td>Intel® Xeon® D-1612 Processor</td>
                        </tr>
                        <tr>
                            <td colspan="3"><b>Memory</b></td>
                        </tr>
                        <tr>
                            <td>DDR4</td>
                            <td>16 GB FPGA, 16 GB SoC</td>
                            <td>20 GB FPGA</td>
                        </tr>
                        <tr>
                            <td>SRAM</td>
                            <td>-</td>
                            <td>-</td>
                        </tr>
                        <tr>
                            <td>HBM</td>
                            <td>-</td>
                            <td>-</td>
                        </tr>
                        <tr>
                            <td>Flash</td>
                            <td>2 Gb</td>
                            <td>1.25 Gb</td>
                        </tr>
                        <tr>
                            <td colspan="3"><b>Interfaces and Modules</b></td>
                        </tr>
                        <tr>
                            <td>PCI Express</td>
                            <td>4.0 x 16</td>
                            <td>3.0 x 8, 4.0 x 8 (Option)</td>
                        </tr>
                        <tr>
                            <td>QSFP Interface</td>
                            <td>2x QSFP with up to 2x100 GbE configuration</td>
                            <td>-</td>
                        </tr>
                        <tr>
                            <td>Network Interface</td>
                            <td>2x 100 Gbps</td>
                            <td>2x 25 Gbps</td>
                        </tr>
                        <tr>
                            <td>MAX® 10 FPGA Baseboard Management Controller (BMC)</td>
                            <td>Option for MAX® 10 BMC</td>
                            <td>Option for MAX® 10 BMC</td>
                        </tr>
                        <tr>
                            <td colspan="3"><b>Mechanical, Thermal, and Power</b></td>
                        </tr>
                        <tr>
                            <td>Form Factor</td>
                            <td>Full Height, ¾ Length Single Slot <br>
                                Optional: Full Height, 1/2 Length Dual Slot</td>
                            <td>Full Height, 1/2 Length</td>
                        </tr>
                        <tr>
                            <td>Width</td>
                            <td>Single or Dual Slot</td>
                            <td>Single Slot</td>
                        </tr>
                        <tr>
                            <td>Maximum Power Consumption (TDP)</td>
                            <td>150 W</td>
                            <td>36 W (FPGA) + 22/30 W (Intel Xeon D processor 4C/8C)</td>
                        </tr>
                        <tr>
                            <td colspan="3"><b>Tools Support</b></td>
                        </tr>
                        <tr>
                            <td>Open FPGA Stack (OFS)</td>
                            <td>Yes</td>
                            <td>No </td>
                        </tr>
                        <tr>
                            <td>Quartus® Prime Software</td>
                            <td>Yes</td>
                            <td>Yes </td>
                        </tr>
                        <tr>
                            <td>Data Plane Development Kit (DPDK)</td>
                            <td>Yes</td>
                            <td>Yes </td>
                        </tr>
                        <tr>
                            <td>Infrastructure Programmer Development Kit (IPDK)</td>
                            <td>Yes</td>
                            <td>No </td>
                        </tr>
                        <tr>
                            <td>Storage Performance Development Kit (SPDK)</td>
                            <td>Yes</td>
                            <td>Yes </td>
                        </tr>
                        <tr>
                            <td>P4 Programmable</td>
                            <td>Yes</td>
                            <td>No </td>
                        </tr>
                        <tr>
                            <td colspan="3"><b>How to Buy</b></td>
                        </tr>
                        <tr>
                            <td>Contact</td>
                            <td><p><a class="b_special_a1" href="">Napatech IPU Adapter F2070X</a></p></td>
                            <td>
                                <p><a class="b_special_a1" href="">Inventec IPU Adapter C5020X</a></p> 
                                <p><a class="b_special_a1" href="">Silicom IPU Adapter C5010X</a></p>
                            </td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>
    </section>
       
    <!-- Frequently Asked Questions -->
    <section>
        <div class="mv_frequently_padd">
            <div class="container">
                <div class="mv_frequently">
                    <h3>Frequently Asked Questions</h3>
                </div>
                <div class="accordion accordion-flush mv_fre_accordion_flush" id="accordionFlushExample">
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseOne" aria-expanded="false" aria-controls="flush-collapseOne">
                                Can I purchase an IPU Development Platform from Intel or Altera?
                            </button>
                        </h2>
                        <div id="flush-collapseOne" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body">Altera delivers and supports the reference platform hardware and software, while our partners bring these platforms to production and provide solution support. You can purchase a production-ready solution from one of our partners.</div>
                        </div>
                    </div>
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseTwo" aria-expanded="false" aria-controls="flush-collapseTwo">
                                How is the IPU architecture different from the SmartNIC?
                            </button>
                        </h2>
                        <div id="flush-collapseTwo" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body">Unlike the SmartNIC, IPUs include an Intel® Xeon® D processor complex that enables the entire networking and storage stack to be offloaded from the host processor onto the IPU. By offloading both the control and data planes from the host onto the IPU, service providers also gain an extra layer of security and control, enforced in hardware by the IPU.</div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Partner Offerings -->
    <section>
        <div style="background: #0068b5; padding: 3rem 0rem;">
            <div class="container">
                <h2 style="color: #fff; font-weight: 300;">Partner Offerings</h2>
                <p style="color: #fff;">Discover Altera-based partner offerings for FPGA board solutions in the Intel Partner Showcase.</p>
                <a style="text-align: center;" class="dk_learn" href="">Browse our partner offerings</a>
            </div>
        </div>
    </section>

     <!-- footer -->
     <div id="footer"></div>

     <!-- script header and footer -->
     <script>
         // navbar include  
         fetch('/y_index/y_navbar.html')
             .then(response => response.text())
             .then(data => {
                 document.getElementById('navbar').innerHTML = data;
             });
         // footer include 
         fetch('/y_index/y_footer.html')
             .then(response => response.text())
             .then(data => {
                 document.getElementById('footer').innerHTML = data;
             });
     </script>
  <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>
</body>
</html>

