Benchmark	Ind_Core_10_Peak_Dynamic	Ind_Core_10_Subthreshold_Leakage	Ind_Core_10_Gate_Leakage	Ind_Core_10_Runtime_Dynamic	Ind_Instruction_Fetch_Unit_Subthreshold_Leakage	Ind_Instruction_Fetch_Unit_Gate_Leakage	Ind_Instruction_Fetch_Unit_Runtime_Dynamic	Ind_Load_Store_Unit_Peak_Dynamic	Ind_Load_Store_Unit_Subthreshold_Leakage	Ind_Load_Store_Unit_Gate_Leakage	Ind_Load_Store_Unit_Runtime_Dynamic	Ind_Execution_Unit_Peak_Dynamic	Ind_Execution_Unit_Subthreshold_Leakage	Ind_Execution_Unit_Runtime_Dynamic	Ind_L2_Peak_Dynamic	Ind_L2_Subthreshold_Leakage	Ind_L2_Gate_Leakage	Ind_L2_Runtime_Dynamic	Ind_system_core_tech_node	Ind_system_target_core_clockrate	Ind_system_clock_rate	Ind_system_number_hardware_threads	Ind_system_ALU_per_core	Ind_system_rf_banks	Ind_system_simd_width	Ind_system_collector_units	Ind_system_warp_size	Ind_system_phy_Regs_IRF_size	Ind_system_store_buffer_size	Ind_system_load_buffer_size	Ind_system_simulation_duartion	Ind_system_total_cycles	Ind_system_idle_cycles	Ind_system_busy_cycles	Ind_core0	Ind_core0_total_instructions	Ind_core0_int_instructions	Ind_core0_fp_instructions	Ind_core0_branch_instructions	Ind_core0_load_instructions	Ind_core0_store_instructions	Ind_core0_committed_instructions	Ind_core0_committed_int_instructions	Ind_core0_committed_fp_instructions	Ind_core0_int_regfile_reads	Ind_core0_float_regfile_reads	Ind_core0_int_regfile_writes	Ind_core0_float_regfile_writes	Ind_core0_ialu_accesses	Ind_core0_fpu_accesses	Ind_icache_read_accesses	Ind_icache_read_misses	Ind_icache_conflicts	Ind_dcache_read_accesses	Ind_dcache_write_accesses	Ind_dcache_read_misses	Ind_dcache_write_misses	Ind_dcache_conflicts	Ind_L2_read_accesses	Ind_L2_write_accesses	Ind_L2_read_misses	Ind_L2_totalPower	
KMEANS	2.27608	0.949643	0.221497	nan	0.18378	0.0543877	nan	0.762298	0.259123	0.0569463	nan	0.952518	0.144282	nan	25.1129	5.39718	0.551588	nan	65	600	599	64	1	1	1	1	1	1	1	1	stats.sim_seconds	stats.system.simd_xx.numCycles	stats.system.simd_xx.status_durations_idle/1000 + stats.sim_ticks/1000 - stats.system.simd_xx.numCycles	stats.system.simd_xx.numCycles - stats.system.simd_xx.status_durations_idle/1000 - stats.sim_ticks/1000 + stats.system.simd_xx.numCycles	SM_Leakage_Power	stats.system.simd_xx.num_insts * 10	stats.system.simd_xx.num_integer_ops * 10	stats.system.simd_xx.num_floating_ops * 10	stats.system.simd_xx.num_controls * 10	stats.system.simd_xx.num_loads * 10	stats.system.simd_xx.num_stores * 10	stats.system.simd_xx.pinnedInsts * 10	stats.system.simd_xx.pinnedInsts * stats.system.simd_xx.num_integer_ops * 10/stats.system.simd_xx.num_insts	stats.system.simd_xx.pinnedInsts * stats.system.simd_xx.num_floating_ops * 10/stats.system.simd_xx.num_insts	stats.system.simd_xx.num_localloads * stats.system.simd_xx.num_integer_ops * 10/stats.system.simd_xx.num_insts	stats.system.simd_xx.num_localloads * stats.system.simd_xx.num_floating_ops * 10/stats.system.simd_xx.num_insts 	stats.system.simd_xx.num_localstores * stats.system.simd_xx.num_integer_ops * 10/stats.system.simd_xx.num_insts	stats.system.simd_xx.num_localstores * stats.system.simd_xx.num_floating_ops * 10/stats.system.simd_xx.num_insts	stats.system.simd_xx.ialu_access * 10	stats.system.simd_xx.falu_access * 10	stats.system.simd_xx.icache.ReadReq_accesses * 10	stats.system.simd_xx.icache.ReadReq_misses * 10	stats.system.simd_xx.icache.block_transit_cancels * 10	stats.system.simd_xx.dcache.ReadReq_accesses * 10	stats.system.simd_xx.dcache.WriteReq_accesses * 10	stats.system.simd_xx.dcache.ReadReq_misses * 10	stats.system.simd_xx.dcache.WriteReq_misses * 10	stats.system.simd_xx.dcache.block_transit_cancels * 10	0	0	0	stats.system.l2.totalEnergy * 4 / stats.sim_seconds + 4.76348 	
