16:29:36 INFO  : Registering command handlers for SDK TCF services
16:29:38 INFO  : Launching XSCT server: xsct.bat -interactive G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.sdk\temp_xsdb_launch_script.tcl
16:29:47 INFO  : XSCT server has started successfully.
16:30:03 INFO  : Successfully done setting XSCT server connection channel  
16:30:03 INFO  : Successfully done setting SDK workspace  
16:30:03 INFO  : Processing command line option -hwspec G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper.hdf.
17:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586553" && level==0} -index 1' command is executed.
17:21:38 INFO  : 'fpga -state' command is executed.
17:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:38 INFO  : Jtag cable 'Digilent Zed 210248586553' is selected.
17:21:38 INFO  : 'jtag frequency' command is executed.
17:21:38 INFO  : Sourcing of 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:38 INFO  : Context for 'APU' is selected.
17:21:38 INFO  : Hardware design information is loaded from 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf'.
17:21:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:38 INFO  : Context for 'APU' is selected.
17:21:38 INFO  : 'stop' command is executed.
17:21:39 INFO  : 'ps7_init' command is executed.
17:21:39 INFO  : 'ps7_post_config' command is executed.
17:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:39 INFO  : The application 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/ocr_c/Debug/ocr_c.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
loadhw -hw G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
dow G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/ocr_c/Debug/ocr_c.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:40 INFO  : Memory regions updated for context APU
17:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:40 INFO  : 'con' command is executed.
17:21:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
con
----------------End of Script----------------

17:21:40 INFO  : Launch script is exported to file 'G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ocr_c.elf_on_local.tcl'
17:34:18 INFO  : Disconnected from the channel tcfchan#1.
15:53:19 INFO  : Registering command handlers for SDK TCF services
15:53:20 INFO  : Launching XSCT server: xsct.bat -interactive G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.sdk\temp_xsdb_launch_script.tcl
15:53:34 INFO  : XSCT server has started successfully.
15:54:01 INFO  : Successfully done setting XSCT server connection channel  
15:54:01 INFO  : Successfully done setting SDK workspace  
15:54:01 INFO  : Processing command line option -hwspec G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper.hdf.
15:54:02 INFO  : Checking for hwspec changes in the project design_ocr_wrapper_hw_platform_0.
15:54:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1598536216139,  Project:1598019518472
15:54:02 INFO  : The hardware specification for project 'design_ocr_wrapper_hw_platform_0' is different from G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper.hdf.
15:54:03 INFO  : Copied contents of G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper.hdf into \design_ocr_wrapper_hw_platform_0\system.hdf.
15:54:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:54:24 INFO  : 
15:54:25 INFO  : Updating hardware inferred compiler options for ocr_c.
15:54:25 INFO  : Clearing existing target manager status.
15:54:26 WARN  : Given IPC port value is invalid. Using default port 2350
15:54:26 WARN  : Given XMD timeout value is invalid. Using default value of 50000
15:54:39 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
16:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586553" && level==0} -index 1' command is executed.
16:06:14 INFO  : FPGA configured successfully with bitstream "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/design_ocr_wrapper.bit"
16:06:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586553" && level==0} -index 1' command is executed.
16:06:30 INFO  : 'fpga -state' command is executed.
16:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:30 INFO  : Jtag cable 'Digilent Zed 210248586553' is selected.
16:06:30 INFO  : 'jtag frequency' command is executed.
16:06:30 INFO  : Sourcing of 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:30 INFO  : Context for 'APU' is selected.
16:06:30 INFO  : Hardware design information is loaded from 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf'.
16:06:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:30 INFO  : Context for 'APU' is selected.
16:06:30 INFO  : 'stop' command is executed.
16:06:31 INFO  : 'ps7_init' command is executed.
16:06:31 INFO  : 'ps7_post_config' command is executed.
16:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:31 INFO  : The application 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
loadhw -hw G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
dow G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:31 INFO  : Memory regions updated for context APU
16:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:32 INFO  : 'con' command is executed.
16:06:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
con
----------------End of Script----------------

16:06:32 INFO  : Launch script is exported to file 'G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_neural_test.elf_on_local.tcl'
16:07:26 INFO  : Disconnected from the channel tcfchan#1.
16:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586553" && level==0} -index 1' command is executed.
16:07:27 INFO  : 'fpga -state' command is executed.
16:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:28 INFO  : Jtag cable 'Digilent Zed 210248586553' is selected.
16:07:28 INFO  : 'jtag frequency' command is executed.
16:07:28 INFO  : Sourcing of 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:28 INFO  : Context for 'APU' is selected.
16:07:31 INFO  : Hardware design information is loaded from 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf'.
16:07:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:31 INFO  : Context for 'APU' is selected.
16:07:31 INFO  : 'stop' command is executed.
16:07:32 INFO  : 'ps7_init' command is executed.
16:07:32 INFO  : 'ps7_post_config' command is executed.
16:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:32 INFO  : The application 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
loadhw -hw G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
dow G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:33 INFO  : Memory regions updated for context APU
16:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:33 INFO  : 'con' command is executed.
16:07:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
con
----------------End of Script----------------

16:07:33 INFO  : Launch script is exported to file 'G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_neural_test.elf_on_local.tcl'
16:08:03 INFO  : Disconnected from the channel tcfchan#2.
16:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586553" && level==0} -index 1' command is executed.
16:08:05 INFO  : 'fpga -state' command is executed.
16:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:05 INFO  : Jtag cable 'Digilent Zed 210248586553' is selected.
16:08:05 INFO  : 'jtag frequency' command is executed.
16:08:05 INFO  : Sourcing of 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:05 INFO  : Context for 'APU' is selected.
16:08:05 INFO  : Hardware design information is loaded from 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf'.
16:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:05 INFO  : Context for 'APU' is selected.
16:08:05 INFO  : 'stop' command is executed.
16:08:06 INFO  : 'ps7_init' command is executed.
16:08:06 INFO  : 'ps7_post_config' command is executed.
16:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:06 INFO  : The application 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
loadhw -hw G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
dow G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:06 INFO  : Memory regions updated for context APU
16:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:06 INFO  : 'con' command is executed.
16:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
con
----------------End of Script----------------

16:08:06 INFO  : Launch script is exported to file 'G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_neural_test.elf_on_local.tcl'
18:58:15 INFO  : Disconnected from the channel tcfchan#3.
18:58:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:00:39 INFO  : Registering command handlers for SDK TCF services
19:00:42 INFO  : Launching XSCT server: xsct.bat -interactive G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.sdk\temp_xsdb_launch_script.tcl
19:00:53 INFO  : XSCT server has started successfully.
19:01:10 INFO  : Successfully done setting XSCT server connection channel  
19:01:10 INFO  : Successfully done setting SDK workspace  
19:01:10 INFO  : Processing command line option -hwspec G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper.hdf.
19:01:10 INFO  : Checking for hwspec changes in the project design_ocr_wrapper_hw_platform_0.
20:03:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1598549468068,  Project:1598536216139
20:03:29 INFO  : Project design_ocr_wrapper_hw_platform_0's source hardware specification located at G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:03:40 INFO  : Copied contents of G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper.hdf into \design_ocr_wrapper_hw_platform_0\system.hdf.
20:03:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:03:58 INFO  : 
20:03:59 INFO  : Updating hardware inferred compiler options for neural_test.
20:03:59 INFO  : Clearing existing target manager status.
20:03:59 WARN  : Given IPC port value is invalid. Using default port 2350
20:04:00 WARN  : Given XMD timeout value is invalid. Using default value of 50000
20:04:06 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
15:00:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586553" && level==0} -index 1' command is executed.
15:00:51 INFO  : FPGA configured successfully with bitstream "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/design_ocr_wrapper.bit"
15:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586553" && level==0} -index 1' command is executed.
15:05:07 INFO  : 'fpga -state' command is executed.
15:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:07 INFO  : Jtag cable 'Digilent Zed 210248586553' is selected.
15:05:07 INFO  : 'jtag frequency' command is executed.
15:05:07 INFO  : Sourcing of 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:07 INFO  : Context for 'APU' is selected.
15:05:07 INFO  : Hardware design information is loaded from 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf'.
15:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:07 INFO  : Context for 'APU' is selected.
15:05:07 INFO  : 'stop' command is executed.
15:05:08 INFO  : 'ps7_init' command is executed.
15:05:08 INFO  : 'ps7_post_config' command is executed.
15:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:08 INFO  : The application 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
loadhw -hw G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
dow G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:09 INFO  : Memory regions updated for context APU
15:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:09 INFO  : 'con' command is executed.
15:05:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
con
----------------End of Script----------------

15:05:09 INFO  : Launch script is exported to file 'G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_neural_test.elf_on_local.tcl'
16:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586553" && level==0} -index 1' command is executed.
16:48:22 INFO  : FPGA configured successfully with bitstream "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/design_ocr_wrapper.bit"
16:48:50 INFO  : Disconnected from the channel tcfchan#1.
16:48:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586553" && level==0} -index 1' command is executed.
16:48:52 INFO  : 'fpga -state' command is executed.
16:48:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:52 INFO  : Jtag cable 'Digilent Zed 210248586553' is selected.
16:48:52 INFO  : 'jtag frequency' command is executed.
16:48:52 INFO  : Sourcing of 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:52 INFO  : Context for 'APU' is selected.
16:48:58 INFO  : Hardware design information is loaded from 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf'.
16:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:58 INFO  : Context for 'APU' is selected.
16:48:58 INFO  : 'stop' command is executed.
16:48:59 INFO  : 'ps7_init' command is executed.
16:48:59 INFO  : 'ps7_post_config' command is executed.
16:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:00 INFO  : The application 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
loadhw -hw G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
dow G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/neural_test/Debug/neural_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:00 INFO  : Memory regions updated for context APU
16:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:00 INFO  : 'con' command is executed.
16:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248586553"} -index 0
con
----------------End of Script----------------

16:49:00 INFO  : Launch script is exported to file 'G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_neural_test.elf_on_local.tcl'
16:49:15 INFO  : Disconnected from the channel tcfchan#2.
16:49:20 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
