FREQUENCY NET "RMII_REFCLK_c" 50.000000 MHz ;
FREQUENCY NET "AUDIO_MCLK_c" 12.244898 MHz ;
FREQUENCY NET "start_clock" 2.400000 MHz ;
FREQUENCY NET "HUB_CLOCK_c" 24.000000 MHz ;
FREQUENCY PORT "ULPI_CLOCK" 60.000000 MHz CLOCK_JITTER 0.200000 ns ;
FREQUENCY PORT "CLOCK_50" 50.000000 MHz CLOCK_JITTER 0.100000 ns ;
FREQUENCY NET "half_clock" 100.000000 MHz PAR_ADJ 15.000000 HOLD_MARGIN 0.100000 ns CLOCK_JITTER 0.100000 ns ;
FREQUENCY NET "mem_clock" 200.000000 MHz HOLD_MARGIN 0.100000 ns CLOCK_JITTER 0.100000 ns ;
FREQUENCY NET "sys_clock" 50.000000 MHz PAR_ADJ 3.000000 HOLD_MARGIN 0.100000 ns CLOCK_JITTER 0.100000 ns ;
FREQUENCY NET "i_jtag.tck" 25.000000 MHz HOLD_MARGIN 0.100000 ns ;
BLOCK ASYNCPATHS ;
RVL_ALIAS "sys_clock" "sys_clock"; 
BLOCK RESETPATHS ;
INPUT_SETUP PORT "ULPI_NXT" 11.500000 ns HOLD 1.500000 ns CLKPORT "ULPI_CLOCK" ;
INPUT_SETUP PORT "ULPI_DIR" 11.500000 ns HOLD 1.500000 ns CLKPORT "ULPI_CLOCK" ;
INPUT_SETUP PORT "ULPI_DATA*" 11.500000 ns HOLD 1.500000 ns CLKPORT "ULPI_CLOCK" ;
CLOCK_TO_OUT PORT "ULPI_STP" 11.000000 ns CLKPORT "ULPI_CLOCK" ;
CLOCK_TO_OUT PORT "ULPI_DATA*" 11.000000 ns CLKPORT "ULPI_CLOCK" ;
INPUT_SETUP PORT "RMII_RX*" 6.500000 ns HOLD 6.500000 ns CLKPORT "RMII_REFCLK" ;
CLOCK_TO_OUT PORT "RMII_TX*" 15.000000 ns CLKPORT "RMII_REFCLK" ;
DEFINE PORT GROUP "SDRAM_C" "SDRAM_A[13]" 
"SDRAM_A[12]" 
"SDRAM_A[11]" 
"SDRAM_A[10]" 
"SDRAM_A[9]" 
"SDRAM_A[8]" 
"SDRAM_A[7]" 
"SDRAM_A[6]" 
"SDRAM_A[5]" 
"SDRAM_A[4]" 
"SDRAM_A[3]" 
"SDRAM_A[2]" 
"SDRAM_A[1]" 
"SDRAM_A[0]" 
"SDRAM_BA[2]" 
"SDRAM_BA[1]" 
"SDRAM_BA[0]" 
"SDRAM_CSn" 
"SDRAM_RASn" 
"SDRAM_CASn" 
"SDRAM_WEn" 
"SDRAM_CKE" 
"SDRAM_CLK" 
"SDRAM_CLKn" 
"SDRAM_ODT" ;
DEFINE PORT GROUP "SDRAM_D" "SDRAM_DQ[7]" 
"SDRAM_DQ[6]" 
"SDRAM_DQ[5]" 
"SDRAM_DQ[4]" 
"SDRAM_DQ[3]" 
"SDRAM_DQ[2]" 
"SDRAM_DQ[1]" 
"SDRAM_DQ[0]" 
"SDRAM_DM" 
"SDRAM_DQS" ;
DEFINE PORT GROUP "SLOT" "SLOT_PHI2" 
"SLOT_BA" 
"SLOT_ROMHn" 
"SLOT_ROMLn" 
"SLOT_IO1n" 
"SLOT_IO2n" 
"SLOT_VCC" 
"SLOT_DMAn" 
"SLOT_IRQn" 
"SLOT_DRV_RST" 
"SLOT_RSTn" 
"SLOT_ADDR[15]" 
"SLOT_ADDR[14]" 
"SLOT_ADDR[13]" 
"SLOT_ADDR[12]" 
"SLOT_ADDR[11]" 
"SLOT_ADDR[10]" 
"SLOT_ADDR[9]" 
"SLOT_ADDR[8]" 
"SLOT_ADDR[7]" 
"SLOT_ADDR[6]" 
"SLOT_ADDR[5]" 
"SLOT_ADDR[4]" 
"SLOT_ADDR[3]" 
"SLOT_ADDR[2]" 
"SLOT_ADDR[1]" 
"SLOT_ADDR[0]" 
"SLOT_DATA[7]" 
"SLOT_DATA[6]" 
"SLOT_DATA[5]" 
"SLOT_DATA[4]" 
"SLOT_DATA[3]" 
"SLOT_DATA[2]" 
"SLOT_DATA[1]" 
"SLOT_DATA[0]" 
"SLOT_RWn" 
"SLOT_EXROMn" 
"SLOT_GAMEn" 
"SLOT_NMIn" 
"SLOT_ADDR_OEn" 
"SLOT_ADDR_DIR" 
"SLOT_BUFFER_EN" 
"SLOT_DOTCLK" ;
DEFINE PORT GROUP "Misc3V3" "FLASH_MISO" 
"CAS_MOTOR" 
"SPEAKER_DATA" 
"SPEAKER_ENABLE" 
"I2C_SDA" 
"I2C_SCL" 
"CAS_SENSE" 
"CAS_READ" 
"CAS_WRITE" 
"UART_TXD" 
"FLASH_CSn" 
"FLASH_MOSI" 
"HUB_CLOCK" 
"IEC_ATN_I" 
"IEC_DATA_I" 
"IEC_CLOCK_I" 
"IEC_RESET_I" 
"IEC_SRQ_I" 
"IEC_ATN_O" 
"IEC_DATA_O" 
"IEC_CLOCK_O" 
"IEC_RESET_O" 
"IEC_SRQ_O" 
"UART_RXD" ;
DEFINE PORT GROUP "Misc1V8" "AUDIO_SDI" 
"LED_DISKn" 
"LED_CARTn" 
"LED_SDACTn" 
"LED_MOTORn" 
"HUB_RESETn" 
"ETH_IRQn" 
"RMII_CRS_DV" 
"RMII_RX_DATA[1]" 
"RMII_RX_DATA[0]" 
"AUDIO_MCLK" 
"AUDIO_BCLK" 
"AUDIO_LRCLK" 
"AUDIO_SDO" 
"ETH_RESETn" 
"RMII_TX_DATA[1]" 
"RMII_TX_DATA[0]" 
"RMII_TX_EN" 
"MDIO_CLK" 
"MDIO_DATA" 
"I2C_SDA_18" 
"I2C_SCL_18" 
"RMII_RX_ER" 
"UNUSED_H3" 
"UNUSED_F4" 
"UNUSED_G12" 
"DEBUG_SPARE" 
"DEBUG_TDO" ;
DEFINE PORT GROUP "Ulpi" "ULPI_NXT" 
"ULPI_DIR" 
"ULPI_RESET" 
"ULPI_REFCLK" 
"ULPI_STP" 
"ULPI_DATA[7]" 
"ULPI_DATA[6]" 
"ULPI_DATA[5]" 
"ULPI_DATA[4]" 
"ULPI_DATA[3]" 
"ULPI_DATA[2]" 
"ULPI_DATA[1]" 
"ULPI_DATA[0]" ;
DEFINE PORT GROUP "Undecided" "BOARD_REVn[4]" 
"BOARD_REVn[3]" 
"BOARD_REVn[2]" 
"BOARD_REVn[1]" 
"BOARD_REVn[0]" 
"BUTTON[2]" 
"BUTTON[1]" 
"BUTTON[0]" ;
DEFINE CELL GROUP "TigSrcUsb" "i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/wr_head_gray_tig_src[0]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/wr_head_gray_tig_src[1]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/wr_head_gray_tig_src[2]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/rd_tail_gray_tig_src[0]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/rd_tail_gray_tig_src[1]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/rd_tail_gray_tig_src[2]" ;
DEFINE CELL GROUP "TigSrcRmii" "i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[0]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[1]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[2]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[3]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[4]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[5]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[6]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[7]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[8]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_head_gray_tig_src[9]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[0]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[1]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[2]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[3]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[4]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[5]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[6]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[7]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[8]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_tail_gray_tig_src[9]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_head_gray_tig_src[0]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_head_gray_tig_src[1]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_head_gray_tig_src[2]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_head_gray_tig_src[3]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_head_gray_tig_src[4]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_head_gray_tig_src[5]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_head_gray_tig_src[6]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_head_gray_tig_src[7]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_head_gray_tig_src[8]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_tail_gray_tig_src[0]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_tail_gray_tig_src[1]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_tail_gray_tig_src[2]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_tail_gray_tig_src[3]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_tail_gray_tig_src[4]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_tail_gray_tig_src[5]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_tail_gray_tig_src[6]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_tail_gray_tig_src[7]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_tail_gray_tig_src[8]" ;
DEFINE CELL GROUP "TigSrcMemIo" "i_memctrl/i_bridge/i_terug/tx_tig_src" 
"i_memctrl/i_bridge/i_terug/tx_data_tig_src[0]" 
"i_memctrl/i_bridge/i_terug/tx_data_tig_src[1]" 
"i_memctrl/i_bridge/i_terug/tx_data_tig_src[2]" 
"i_memctrl/i_bridge/i_terug/tx_data_tig_src[3]" 
"i_memctrl/i_bridge/i_terug/tx_data_tig_src[4]" 
"i_memctrl/i_bridge/i_terug/tx_data_tig_src[5]" 
"i_memctrl/i_bridge/i_terug/tx_data_tig_src[6]" 
"i_memctrl/i_bridge/i_terug/rx_tig_src" 
"i_memctrl/i_bridge/i_heen/tx_tig_src" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[0]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[1]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[2]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[3]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[4]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[5]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[6]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[7]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[8]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[9]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[10]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[11]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[12]" 
"i_memctrl/i_bridge/i_heen/tx_data_tig_src[13]" 
"i_memctrl/i_bridge/i_heen/rx_tig_src" ;
DEFINE CELL GROUP "TigDstUsb" "i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/wr_tail_gray_tig_dst[0]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/wr_tail_gray_tig_dst[1]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/wr_tail_gray_tig_dst[2]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/rd_head_gray_tig_dst[0]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/rd_head_gray_tig_dst[1]" 
"i_basic_io/i_usb2/i_bridge_to_mem_ctrl/i_cmd_fifo/rd_head_gray_tig_dst[2]" ;
DEFINE CELL GROUP "TigDstRmii" "i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[0]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[1]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[2]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[3]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[4]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[5]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[6]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[7]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[8]" 
"i_basic_io/i_rmii/i_tx/i_fifo/wr_tail_gray_tig_dst[9]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[0]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[1]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[2]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[3]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[4]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[5]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[6]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[7]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[8]" 
"i_basic_io/i_rmii/i_tx/i_fifo/rd_head_gray_tig_dst[9]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_tail_gray_tig_dst[0]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_tail_gray_tig_dst[1]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_tail_gray_tig_dst[2]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_tail_gray_tig_dst[3]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_tail_gray_tig_dst[4]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_tail_gray_tig_dst[5]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_tail_gray_tig_dst[6]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_tail_gray_tig_dst[7]" 
"i_basic_io/i_rmii/i_rx/i_fifo/wr_tail_gray_tig_dst[8]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_head_gray_tig_dst[0]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_head_gray_tig_dst[1]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_head_gray_tig_dst[2]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_head_gray_tig_dst[3]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_head_gray_tig_dst[4]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_head_gray_tig_dst[5]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_head_gray_tig_dst[6]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_head_gray_tig_dst[7]" 
"i_basic_io/i_rmii/i_rx/i_fifo/rd_head_gray_tig_dst[8]" ;
DEFINE CELL GROUP "TigDstMemIo" "i_memctrl/i_bridge/i_terug/tx_tig_dst" 
"i_memctrl/i_bridge/i_terug/rx_tig_dst" 
"i_memctrl/i_bridge/i_terug/rx_data_tig_dst[0]" 
"i_memctrl/i_bridge/i_terug/rx_data_tig_dst[1]" 
"i_memctrl/i_bridge/i_terug/rx_data_tig_dst[2]" 
"i_memctrl/i_bridge/i_terug/rx_data_tig_dst[3]" 
"i_memctrl/i_bridge/i_terug/rx_data_tig_dst[4]" 
"i_memctrl/i_bridge/i_terug/rx_data_tig_dst[5]" 
"i_memctrl/i_bridge/i_terug/rx_data_tig_dst[6]" 
"i_memctrl/i_bridge/i_heen/tx_tig_dst" 
"i_memctrl/i_bridge/i_heen/rx_tig_dst" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[0]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[1]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[2]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[3]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[4]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[5]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[6]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[7]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[8]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[9]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[10]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[11]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[12]" 
"i_memctrl/i_bridge/i_heen/rx_data_tig_dst[13]" ;
BLOCK PATH FROM GROUP "TigSrcUsb" TO GROUP "TigDstUsb" ;
BLOCK PATH FROM GROUP "TigSrcRmii" TO GROUP "TigDstRmii" ;
BLOCK PATH FROM GROUP "TigSrcMemIo" TO GROUP "TigDstMemIo" ;
BLOCK PATH FROM ASIC "i_memctrl/i_phy/i_sclk" PIN "CDIVX" TO CELL "i_memctrl/b_phase_measurement.testclk1_c" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_basic_io/i_rmii/i_rx/i_fifo/aclr_wr[1]" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_basic_io/i_rmii/i_rx/i_fifo/aclr_wr[2]" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_basic_io/i_rmii/i_tx/i_fifo/aclr_rd[1]" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_basic_io/i_rmii/i_tx/i_fifo/aclr_rd[2]" ;
BLOCK PATH FROM CELL "i_basic_io/i_rmii/i_rx/rx_enable" TO CELL "i_basic_io/i_rmii/i_rx/i_fifo/aclr_wr[1]" ;
BLOCK PATH FROM CELL "i_basic_io/i_rmii/i_rx/rx_enable" TO CELL "i_basic_io/i_rmii/i_rx/i_fifo/aclr_wr[2]" ;
BLOCK PATH FROM CELL "i_basic_io/i_rmii/i_rx/rx_enable" TO CELL "i_basic_io/i_rmii/i_rx/i_sync_enable/sync1" ;
BLOCK PATH FROM CELL "i_basic_io/i_rmii/i_tx/i_sync/in_toggle" TO CELL "i_basic_io/i_rmii/i_tx/i_sync/sync1" ;
BLOCK PATH FROM CELL "i_startup/i_reset_sync/in_toggle" TO CELL "i_startup/i_reset_sync/sync1" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_startup/i_audio_reset/sync1" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_startup/i_eth_reset/sync1" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_startup/ctrl_reset_c" ;
BLOCK PATH FROM CELL "i_memctrl/i_update_sync/in_toggle" TO CELL "i_memctrl/i_update_sync/sync1" ;
BLOCK PATH FROM CELL "i_memctrl/i_reset_sync/in_toggle" TO CELL "i_memctrl/i_reset_sync/sync1" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_audio_dma/i_in/aclr_wr[1]" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_audio_dma/i_in/aclr_wr[2]" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_audio_dma/i_out/aclr_rd[1]" ;
BLOCK PATH FROM CELL "i_startup/i_sys_reset_sync/sync2" TO CELL "i_audio_dma/i_out/aclr_rd[2]" ;
BLOCK PATH FROM CELL "i_audio_dma/in_enable" TO CELL "i_audio_dma/i_in/aclr_wr[1]" ;
BLOCK PATH FROM CELL "i_audio_dma/in_enable" TO CELL "i_audio_dma/i_in/aclr_wr[2]" ;
INPUT_SETUP PORT "RMII_CRS_DV" 6.500000 ns HOLD 6.500000 ns CLKPORT "RMII_REFCLK" ;
