Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd'.||EvalBoardSandbox.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/57||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/58||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/63||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/65||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/104||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/106||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/108||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/110||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/112||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/114||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/118||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/150||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/152||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/154||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/156||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/158||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/160||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/164||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/181||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/277||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/320||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/321||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/322||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/323||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/324||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/325||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/326||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/327||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/328||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/329||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/330||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/331||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/332||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/333||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/334||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/335||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/336||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/337||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/338||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/339||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/340||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/341||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/342||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/343||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/344||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/345||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/346||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/347||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/348||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/349||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/350||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/366||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/367||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/368||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/369||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/370||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module RegisterSpacePorts from library homebrew||EvalBoardSandbox.srr(391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/391||EvalBoardSandbox.v(260);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/260
Implementation;Synthesis||CG794||@N: Using module SpiDacPorts from library homebrew||EvalBoardSandbox.srr(392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/392||EvalBoardSandbox.v(322);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/322
Implementation;Synthesis||CG794||@N: Using module UartRxFifoExtClk from library includes||EvalBoardSandbox.srr(393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/393||EvalBoardSandbox.v(338);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/338
Implementation;Synthesis||CG794||@N: Using module UartTxFifoExtClk from library includes||EvalBoardSandbox.srr(394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/394||EvalBoardSandbox.v(356);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/356
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/412||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/423||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/424||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/425||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/426||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/427||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/434||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/441||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/448||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/455||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/465||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/466||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/467||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/468||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/469||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/470||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/471||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/472||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/473||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/474||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/475||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/476||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/477||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/478||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/479||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/480||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/481||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/482||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||EvalBoardSandbox.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/483||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||EvalBoardSandbox.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/484||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||EvalBoardSandbox.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/485||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||EvalBoardSandbox.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/486||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||EvalBoardSandbox.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/487||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||EvalBoardSandbox.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/488||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||EvalBoardSandbox.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/489||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||EvalBoardSandbox.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/490||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||EvalBoardSandbox.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/491||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||EvalBoardSandbox.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/492||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||EvalBoardSandbox.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/493||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||EvalBoardSandbox.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/494||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||EvalBoardSandbox.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/495||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||EvalBoardSandbox.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/496||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||EvalBoardSandbox.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/497||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/500||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/501||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/502||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||EvalBoardSandbox.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/503||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||EvalBoardSandbox.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/504||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||EvalBoardSandbox.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/505||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||EvalBoardSandbox.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/506||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||EvalBoardSandbox.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/507||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||EvalBoardSandbox.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/508||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/509||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/510||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/511||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/512||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/513||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/514||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/515||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/516||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/517||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||EvalBoardSandbox.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/518||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||EvalBoardSandbox.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/519||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||EvalBoardSandbox.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/520||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||EvalBoardSandbox.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/521||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||EvalBoardSandbox.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/522||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||EvalBoardSandbox.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/523||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/524||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/525||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/526||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/527||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/528||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/529||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/530||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/531||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/532||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||EvalBoardSandbox.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/533||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||EvalBoardSandbox.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/534||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||EvalBoardSandbox.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/535||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||EvalBoardSandbox.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/536||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||EvalBoardSandbox.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/537||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||EvalBoardSandbox.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/538||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/539||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/540||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/541||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/542||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/543||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/544||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/545||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/546||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/547||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/580||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd'.||EvalBoardSandbox.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/581||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/582||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/583||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/584||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/585||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/586||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/587||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/588||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/589||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/590||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/592||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing includes.uarttxfifoextclk.implementation.||EvalBoardSandbox.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/593||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||EvalBoardSandbox.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/594||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/595||UartTxFifoExtClk.vhd(273);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/273
Implementation;Synthesis||CD630||@N: Synthesizing includes.ibufp2ports.ibufp2.||EvalBoardSandbox.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/596||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing includes.uarttx.behaviour.||EvalBoardSandbox.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/600||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD610||@W:Index value 0 to 15 could be out of prefix range 7 downto 0. ||EvalBoardSandbox.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/601||UartTx.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/96
Implementation;Synthesis||CD630||@N: Synthesizing includes.gated_fifo.rtl.||EvalBoardSandbox.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/605||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing includes.fifo.rtl.||EvalBoardSandbox.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/606||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||EvalBoardSandbox.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/609||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing includes.uartrxfifoextclk.implementation.||EvalBoardSandbox.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/619||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing includes.uartrxextclk.implementation.||EvalBoardSandbox.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/620||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing includes.uartrxraw.behaviour.||EvalBoardSandbox.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/621||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing homebrew.spidacports.spidac.||EvalBoardSandbox.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/633||SpiDac.vhd(21);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/21
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||EvalBoardSandbox.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/634||SpiDac.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/83
Implementation;Synthesis||CG290||@W:Referenced variable cpol is not in sensitivity list.||EvalBoardSandbox.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/635||SpiDac.vhd(89);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/89
Implementation;Synthesis||CD638||@W:Signal dacnum_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/636||SpiDac.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/59
Implementation;Synthesis||CD638||@W:Signal cpol is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/637||SpiDac.vhd(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/67
Implementation;Synthesis||CD638||@W:Signal cpha is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/638||SpiDac.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/68
Implementation;Synthesis||CL111||@W:All reachable assignments to nCs(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/641||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CL111||@W:All reachable assignments to nCs(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/642||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CL111||@W:All reachable assignments to nCs(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/643||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CL111||@W:All reachable assignments to nCs(3) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/644||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CL111||@W:All reachable assignments to DataToMosiLatched are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/645||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CD630||@N: Synthesizing homebrew.registerspaceports.registerspace.||EvalBoardSandbox.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/647||RegisterSpace.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/13
Implementation;Synthesis||CD638||@W:Signal uart1clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/648||RegisterSpace.vhd(234);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/234
Implementation;Synthesis||CD638||@W:Signal uart2clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/649||RegisterSpace.vhd(236);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/236
Implementation;Synthesis||CD638||@W:Signal uart3clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/650||RegisterSpace.vhd(237);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/651||RegisterSpace.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/241
Implementation;Synthesis||CD638||@W:Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/652||RegisterSpace.vhd(242);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/242
Implementation;Synthesis||CD638||@W:Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/653||RegisterSpace.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/260
Implementation;Synthesis||CL240||@W:Signal DacFBdSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/656||RegisterSpace.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/57
Implementation;Synthesis||CL240||@W:Signal DacEBdSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/657||RegisterSpace.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/56
Implementation;Synthesis||CL240||@W:Signal DacDBdSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/658||RegisterSpace.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/55
Implementation;Synthesis||CL240||@W:Signal DacCBdSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/659||RegisterSpace.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/54
Implementation;Synthesis||CL240||@W:Signal DacBBdSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/660||RegisterSpace.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/53
Implementation;Synthesis||CL240||@W:Signal DacABdSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/661||RegisterSpace.vhd(52);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/52
Implementation;Synthesis||CL169||@W:Pruning unused register DacDSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/662||RegisterSpace.vhd(317);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register DacCSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/663||RegisterSpace.vhd(317);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register DacBSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/664||RegisterSpace.vhd(317);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register DacASetpoint_i_5(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/665||RegisterSpace.vhd(317);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/317
Implementation;Synthesis||CL246||@W:Input port bits 31 to 10 of address(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/684||RegisterSpace.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/23
Implementation;Synthesis||CL246||@W:Input port bits 31 to 27 of datain(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/685||RegisterSpace.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/24
Implementation;Synthesis||CL247||@W:Input port bit 23 of datain(31 downto 0) is unused ||EvalBoardSandbox.srr(686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/686||RegisterSpace.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/24
Implementation;Synthesis||CL247||@W:Input port bit 21 of datain(31 downto 0) is unused ||EvalBoardSandbox.srr(687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/687||RegisterSpace.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 19 to 17 of datain(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/688||RegisterSpace.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/24
Implementation;Synthesis||CL159||@N: Input DbusAddr is unused.||EvalBoardSandbox.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/689||RegisterSpace.vhd(38);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/38
Implementation;Synthesis||CL159||@N: Input DEnable is unused.||EvalBoardSandbox.srr(690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/690||RegisterSpace.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/39
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteB is unused.||EvalBoardSandbox.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/691||RegisterSpace.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteC is unused.||EvalBoardSandbox.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/692||RegisterSpace.vhd(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteD is unused.||EvalBoardSandbox.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/693||RegisterSpace.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteE is unused.||EvalBoardSandbox.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/694||RegisterSpace.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteF is unused.||EvalBoardSandbox.srr(695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/695||RegisterSpace.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||EvalBoardSandbox.srr(696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/696||RegisterSpace.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input WriteDac is unused.||EvalBoardSandbox.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/699||SpiDac.vhd(40);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/40
Implementation;Synthesis||CL159||@N: Input clk is unused.||EvalBoardSandbox.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/704||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/861||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/862||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/863||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/864||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/865||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/866||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/867||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.we_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/868||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.re_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/869||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.Last_wone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/870||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.Last_rone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/871||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/872||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxUart.LastGo is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/873||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.CurrentState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(874);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/874||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UartTxFifoExtClk_0.NextState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/875||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.WriteDacs_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/876||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/877||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.nHVEn1_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/878||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.Ux1SelJmp_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/879||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.Uart0OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/880||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.PowernEn_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/881||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.PowernEnHV_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/882||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.HVDis2_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/883||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.LastWriteReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/884||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance RegisterSpacePorts_0.LastReadReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/885||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/892||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/893||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/894||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/895||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/896||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.LastReadReq is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/897||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.LastWriteReq is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/898||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.WriteDacs_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/899||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance SpiDacPorts_0.Sck_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/900||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance SpiDacPorts_0.XferComplete_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/901||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartTxFifoExtClk_0.ReadStrobe is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/902||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||MO129||@W:Sequential instance UartTxFifoExtClk_0.StartTx is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/903||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/904||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/905||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/906||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/907||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.PPSCountReset is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/908||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.ReadAck is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/909||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.ReadUart0 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/910||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.Uart0FifoReset is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/911||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.WriteAck is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/912||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.WriteClkDac is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/913||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.WriteUart0 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/914||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance SpiDacPorts_0.Mosi_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/915||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartRxFifoExtClk_0.UartFifo.Last_rone_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/916||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartRxFifoExtClk_0.UartFifo.Last_wone_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/917||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartRxFifoExtClk_0.UartFifo.r_ack is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/918||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartRxFifoExtClk_0.UartFifo.re_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/919||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartRxFifoExtClk_0.UartFifo.we_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/920||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartTxFifoExtClk_0.UartTxFifo.Last_rone_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/921||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartTxFifoExtClk_0.UartTxFifo.Last_wone_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/922||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartTxFifoExtClk_0.UartTxFifo.r_ack is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/923||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartTxFifoExtClk_0.UartTxFifo.re_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/924||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance UartTxFifoExtClk_0.UartTxFifo.we_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/925||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/926||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance UartRxFifoExtClk_0.UartFifo.fifo_i.empty_r is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/927||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO129||@W:Sequential instance UartRxFifoExtClk_0.UartFifo.fifo_i.full_r is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/928||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO129||@W:Sequential instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.empty_r is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/929||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO129||@W:Sequential instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.full_r is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/930||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/931||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/932||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/933||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/934||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.HVDis2_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/935||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.PowernEnHV_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/936||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.PowernEn_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/937||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.Uart0OE_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/938||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.Ux1SelJmp_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/939||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance RegisterSpacePorts_0.nHVEn1_i is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/940||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/941||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/942||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/943||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/944||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/945||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO156||@W:RAM ram[7:0] removed due to constant propagation. ||EvalBoardSandbox.srr(946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/946||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO156||@W:RAM ram[7:0] removed due to constant propagation. ||EvalBoardSandbox.srr(947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/947||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO129||@W:Sequential instance SpiDacPorts_0.DataFromMiso_1[31] is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/948||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/949||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance counter_r[10:0] (in view: includes.fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/956||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance fifo_i (in view: includes.gated_fifo_8_10_0(rtl)) because it does not drive other instances.||EvalBoardSandbox.srr(957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/957||gated_fifo.vhd(63);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/63
Implementation;Synthesis||BN115||@N: Removing instance IBufStartTx (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/958||UartTxFifoExtClk.vhd(162);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/162
Implementation;Synthesis||BN115||@N: Removing instance UartTxFifo (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/959||UartTxFifoExtClk.vhd(138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/138
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/960||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufTxInProgress_i (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/961||UartTxFifoExtClk.vhd(182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncRxd (in view: includes.UartRxExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/962||UartRxExtClk.vhd(79);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance Uart (in view: includes.UartRxExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/963||UartRxExtClk.vhd(88);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/88
Implementation;Synthesis||BN362||@N: Removing sequential instance counter_r[10:0] (in view: includes.fifo_8_10_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/964||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance fifo_i (in view: includes.gated_fifo_8_10_1(rtl)) because it does not drive other instances.||EvalBoardSandbox.srr(965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/965||gated_fifo.vhd(63);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/63
Implementation;Synthesis||BN115||@N: Removing instance Uart (in view: includes.UartRxFifoExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/966||UartRxFifoExtClk.vhd(133);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/133
Implementation;Synthesis||BN115||@N: Removing instance UartFifo (in view: includes.UartRxFifoExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/967||UartRxFifoExtClk.vhd(156);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncWrite (in view: includes.UartRxFifoExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/968||UartRxFifoExtClk.vhd(147);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/147
Implementation;Synthesis||BN115||@N: Removing instance UartRxFifoExtClk_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/969||EvalBoardSandbox.v(338);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/338
Implementation;Synthesis||BN115||@N: Removing instance UartTxFifoExtClk_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/970||EvalBoardSandbox.v(356);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/356
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/971||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/972||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/973||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/974||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/975||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/976||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/977||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/978||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/979||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/980||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/981||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/982||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance Uart0TxFifoData[7:0] (in view: homebrew.RegisterSpacePorts(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/983||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: homebrew.RegisterSpacePorts(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/984||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||BN115||@N: Removing instance UartTxUart (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/985||UartTxFifoExtClk.vhd(170);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/986||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/987||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/988||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/989||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/990||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/991||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/992||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/993||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/994||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/995||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/996||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/997||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/998||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 86 sequential elements including SpiDacPorts_0.DataFromMiso_1[30:0]. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1040||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/SpiDac.vhd'/linenumber/86
Implementation;Synthesis||MT530||@W:Found inferred clock EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1041||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/565
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1043||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1117||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1118||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1119||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1120||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1121||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1122||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1123||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1124||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1125||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance RegisterSpacePorts_0.DataOut[31:0] (in view: work.EvalBoardSandbox(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1126||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||BN362||@N: Removing sequential instance RegisterSpacePorts_0.Uart0ClkDivider_i[7:0] (in view: work.EvalBoardSandbox(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1127||RegisterSpace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||BN115||@N: Removing instance SpiDacPorts_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1128||EvalBoardSandbox.v(322);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/322
Implementation;Synthesis||BN114||@W:Removing instance FCCC_C0_0.FCCC_C0_0.CCC_INST (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1129||FCCC_C0_FCCC_C0_0_FCCC.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v'/linenumber/23
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1130||EvalSandbox_MSS.v(450);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/450
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1131||EvalSandbox_MSS_MSS.v(216);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v'/linenumber/216
Implementation;Synthesis||BN115||@N: Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1132||EvalSandbox_MSS.v(338);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/338
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.CCC_0.CCC_INST (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1133||EvalSandbox_MSS_CCC_0_FCCC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v'/linenumber/20
Implementation;Synthesis||MT611||@N: Automatically generated clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock is not used and is being removed||EvalBoardSandbox.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1180||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock is not used and is being removed||EvalBoardSandbox.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1181||null;null
Implementation;Synthesis||BW150||@W:Clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||EvalBoardSandbox.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1198||null;null
Implementation;Synthesis||BW150||@W:Clock EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||EvalBoardSandbox.srr(1199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1199||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 19.61ns ||EvalBoardSandbox.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1209||null;null
Implementation;Synthesis||MT548||@W:Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||EvalBoardSandbox.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1241||synthesis.fdc(7);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/7
Implementation;Place and Route||PDC-01;liberoaction://open_online_help/19137389||Warning: port name doesn't exist in the netlist or is not connected to an IoCell macro at PDC Line : set_io CLK0_PAD -pinname H16 -fixed yes -DIRECTION INPUT||(null);(null)||(null);(null)
Implementation;Place and Route||PDC-01;liberoaction://open_online_help/19137389||Warning: port name doesn't exist in the netlist or is not connected to an IoCell macro at PDC Line : set_io Rx0 -pinname G12 -fixed yes -DIRECTION INPUT||(null);(null)||(null);(null)
Implementation;Place and Route||PDC-01;liberoaction://open_online_help/19137389||Warning: port name doesn't exist in the netlist or is not connected to an IoCell macro at PDC Line : set_io DEVRST_N -pinname M11 -DIRECTION INPUT||(null);(null)||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/65601541||Warning: Layout was invoked with the Timing-Driven option, but the placer was not able to find any timing-constrained paths.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:EvalBoardSandbox
Implementation;Place and Route||(null)||Please refer to the log file for details about 11 Warning(s) , 5 Info(s)||EvalBoardSandbox_layout_log.log;liberoaction://open_report/file/EvalBoardSandbox_layout_log.log||(null);(null)
