#Auto generated by Edalize

TOP	:= []
VERILOG := 
PARTNAME:= xc7a35tcsg324-1csg324-1
DEVICE  := xc7a35tcsg324-1_test
BITSTREAM_DEVICE := artix7
SDC	:= 
PCF	:= 
XDC	:= top.xdc
BUILDDIR:= build

XDC_OPTS = "-x ${XDC}"

all: ${TOP}.bit

${BUILDDIR}:
	mkdir ${BUILDDIR}

${TOP}.eblif: | ${BUILDDIR}
	cd ${BUILDDIR} && synth -t ${TOP} -v ${VERILOG} -d ${BITSTREAM_DEVICE} -p ${PARTNAME} ${XDC_OPTS}

${TOP}.net: ${TOP}.eblif
	cd ${BUILDDIR} && pack -e ${TOP}.eblif -d ${DEVICE} ${SDC_OPTS}

${TOP}.place: ${TOP}.net
	cd ${BUILDDIR} && place -e ${TOP}.eblif -d ${DEVICE} -p ${PCF} -n ${TOP}.net -P ${PARTNAME} ${SDC_OPTS}

${TOP}.route: ${TOP}.place
	cd ${BUILDDIR} && route -e ${TOP}.eblif -d ${DEVICE} ${SDC_OPTS}

${TOP}.fasm: ${TOP}.route
	cd ${BUILDDIR} && write_fasm -e ${TOP}.eblif -d ${DEVICE} ${SDC_OPTS}

${TOP}.bit: ${TOP}.fasm
	cd ${BUILDDIR} && write_bitstream -d ${BITSTREAM_DEVICE} -f ${TOP}.fasm -p ${PARTNAME} -b ${TOP}.bit

clean:
	rm -rf ${BUILDDIR}

