// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "07/21/2017 20:21:47"

// 
// Device: Altera 10M08SAE144C8GES Package EQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module master (
	ram_rst,
	A,
	B,
	clock,
	reset_n,
	ram_cs_n,
	ram_ck_p,
	ram_ck_n,
	ram_rwds,
	ram_dq,
	t_ram_rst,
	t_ram_cs_n,
	t_ram_ck_p,
	t_ram_ck_n,
	t_ram_rwds,
	t_ram_dq);
inout 	ram_rst;
inout 	A;
inout 	B;
input 	clock;
input 	reset_n;
inout 	ram_cs_n;
inout 	ram_ck_p;
inout 	ram_ck_n;
inout 	ram_rwds;
inout 	[7:0] ram_dq;
inout 	t_ram_rst;
inout 	t_ram_cs_n;
inout 	t_ram_ck_p;
inout 	t_ram_ck_n;
inout 	t_ram_rwds;
inout 	[7:0] t_ram_dq;

// Design Ports Information
// A	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_rst	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_cs_n	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_ck_p	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_ck_n	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_rwds	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_dq[0]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_dq[1]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_dq[2]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_dq[3]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_dq[4]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_dq[5]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_dq[6]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ram_dq[7]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_rst	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_cs_n	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_ck_p	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_ck_n	=>  Location: PIN_102,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_rwds	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_dq[0]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_dq[1]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_dq[2]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_dq[3]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_dq[4]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_dq[5]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_dq[6]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// t_ram_dq[7]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// reset_n	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// clock	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \A~input_o ;
wire \B~input_o ;
wire \ram_cs_n~input_o ;
wire \ram_ck_p~input_o ;
wire \ram_ck_n~input_o ;
wire \t_ram_rst~input_o ;
wire \t_ram_cs_n~input_o ;
wire \t_ram_ck_p~input_o ;
wire \t_ram_ck_n~input_o ;
wire \t_ram_rwds~input_o ;
wire \t_ram_dq[0]~input_o ;
wire \t_ram_dq[1]~input_o ;
wire \t_ram_dq[2]~input_o ;
wire \t_ram_dq[3]~input_o ;
wire \t_ram_dq[4]~input_o ;
wire \t_ram_dq[5]~input_o ;
wire \t_ram_dq[6]~input_o ;
wire \t_ram_dq[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \A~output_o ;
wire \B~output_o ;
wire \ram_rst~output_o ;
wire \ram_cs_n~output_o ;
wire \ram_ck_p~output_o ;
wire \ram_ck_n~output_o ;
wire \ram_rwds~output_o ;
wire \ram_dq[0]~output_o ;
wire \ram_dq[1]~output_o ;
wire \ram_dq[2]~output_o ;
wire \ram_dq[3]~output_o ;
wire \ram_dq[4]~output_o ;
wire \ram_dq[5]~output_o ;
wire \ram_dq[6]~output_o ;
wire \ram_dq[7]~output_o ;
wire \t_ram_rst~output_o ;
wire \t_ram_cs_n~output_o ;
wire \t_ram_ck_p~output_o ;
wire \t_ram_ck_n~output_o ;
wire \t_ram_rwds~output_o ;
wire \t_ram_dq[0]~output_o ;
wire \t_ram_dq[1]~output_o ;
wire \t_ram_dq[2]~output_o ;
wire \t_ram_dq[3]~output_o ;
wire \t_ram_dq[4]~output_o ;
wire \t_ram_dq[5]~output_o ;
wire \t_ram_dq[6]~output_o ;
wire \t_ram_dq[7]~output_o ;
wire \clock~input_o ;
wire \hyperram_0|ddr_ck_div_counter[0]~5_combout ;
wire \hyperram_0|ddr_ck_div_counter[3]~12 ;
wire \hyperram_0|ddr_ck_div_counter[4]~13_combout ;
wire \hyperram_0|ddr_ck_div_counter[4]~15_combout ;
wire \reset_n~input_o ;
wire \hrddram_test:state_counter[0]~1_combout ;
wire \hrddram_test:state_counter[9]~1_combout ;
wire \hrddram_test:state_counter[9]~4_combout ;
wire \hrddram_test:state_counter[9]~5_combout ;
wire \hrddram_test:state_counter[9]~6_combout ;
wire \hrddram_test:state_counter[9]~7_combout ;
wire \hrddram_test:state_counter[0]~q ;
wire \hrddram_test:state_counter[0]~2 ;
wire \hrddram_test:state_counter[1]~1_combout ;
wire \hrddram_test:state_counter[1]~q ;
wire \hrddram_test:state_counter[1]~2 ;
wire \hrddram_test:state_counter[2]~1_combout ;
wire \hrddram_test:state_counter[2]~q ;
wire \hrddram_test:state_counter[2]~2 ;
wire \hrddram_test:state_counter[3]~1_combout ;
wire \hrddram_test:state_counter[3]~q ;
wire \hrddram_test:state_counter[3]~2 ;
wire \hrddram_test:state_counter[4]~1_combout ;
wire \hrddram_test:state_counter[4]~q ;
wire \hrddram_test:state_counter[4]~2 ;
wire \hrddram_test:state_counter[5]~1_combout ;
wire \hrddram_test:state_counter[5]~q ;
wire \hrddram_test:state_counter[5]~2 ;
wire \hrddram_test:state_counter[6]~1_combout ;
wire \hrddram_test:state_counter[6]~q ;
wire \hrddram_test:state_counter[6]~2 ;
wire \hrddram_test:state_counter[7]~1_combout ;
wire \hrddram_test:state_counter[7]~q ;
wire \hrddram_test:state_counter[7]~2 ;
wire \hrddram_test:state_counter[8]~1_combout ;
wire \hrddram_test:state_counter[8]~q ;
wire \hrddram_test:state_counter[8]~2 ;
wire \hrddram_test:state_counter[9]~2_combout ;
wire \hrddram_test:state_counter[9]~q ;
wire \hrddram_test:state_counter[9]~3 ;
wire \hrddram_test:state_counter[10]~1_combout ;
wire \hrddram_test:state_counter[10]~q ;
wire \hrddram_test:state_counter[10]~2 ;
wire \hrddram_test:state_counter[11]~1_combout ;
wire \hrddram_test:state_counter[11]~q ;
wire \hrddram_test:state_counter[11]~2 ;
wire \hrddram_test:state_counter[12]~1_combout ;
wire \hrddram_test:state_counter[12]~q ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \ram_wr_request~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \ram_rd_request~1_combout ;
wire \ram_wr_request~q ;
wire \ram_rd_request~0_combout ;
wire \ram_rd_request~q ;
wire \hyperram_0|state~14_combout ;
wire \hyperram_0|internal_clock_prev~q ;
wire \hyperram_0|internal_ck_p~0_combout ;
wire \hyperram_0|internal_ck_p~q ;
wire \hyperram_0|Selector20~1_combout ;
wire \hyperram_0|read_write~0_combout ;
wire \hyperram_0|read_write~1_combout ;
wire \hyperram_0|read_write~q ;
wire \hyperram_0|data_process~0_combout ;
wire \hyperram_0|Add2~10_combout ;
wire \hyperram_0|Add2~22_combout ;
wire \hyperram_0|Add2~11 ;
wire \hyperram_0|Add2~12_combout ;
wire \hyperram_0|Add2~20_combout ;
wire \hyperram_0|Add2~13 ;
wire \hyperram_0|Add2~14_combout ;
wire \hyperram_0|Add2~24_combout ;
wire \hyperram_0|Add2~15 ;
wire \hyperram_0|Add2~17 ;
wire \hyperram_0|Add2~18_combout ;
wire \hyperram_0|Add2~23_combout ;
wire \hyperram_0|state~16_combout ;
wire \hyperram_0|state~17_combout ;
wire \hyperram_0|state~18_combout ;
wire \hyperram_0|state.command~q ;
wire \hyperram_0|Add2~16_combout ;
wire \hyperram_0|Add2~21_combout ;
wire \ram_rwds~input_o ;
wire \hyperram_0|latency[1]~1_combout ;
wire \hyperram_0|latency[1]~0_combout ;
wire \hyperram_0|latency[0]~2_combout ;
wire \hyperram_0|Equal3~0_combout ;
wire \hyperram_0|Selector18~0_combout ;
wire \hyperram_0|Selector18~1_combout ;
wire \hyperram_0|state.latency_delay~q ;
wire \hyperram_0|Selector20~0_combout ;
wire \hyperram_0|Selector29~0_combout ;
wire \hyperram_0|Add4~15 ;
wire \hyperram_0|Add4~16_combout ;
wire \hyperram_0|data_counter~8_combout ;
wire \hyperram_0|WideOr0~0_combout ;
wire \hyperram_0|data_counter[1]~1_combout ;
wire \hyperram_0|Add4~17 ;
wire \hyperram_0|Add4~18_combout ;
wire \hyperram_0|data_counter~9_combout ;
wire \hyperram_0|Add4~19 ;
wire \hyperram_0|Add4~20_combout ;
wire \hyperram_0|data_counter~10_combout ;
wire \hyperram_0|Equal4~2_combout ;
wire \hyperram_0|Equal4~0_combout ;
wire \hyperram_0|state~12_combout ;
wire \hyperram_0|Selector19~0_combout ;
wire \hyperram_0|Selector19~1_combout ;
wire \hyperram_0|state.wr~q ;
wire \hyperram_0|Selector15~0_combout ;
wire \hyperram_0|Selector15~1_combout ;
wire \hyperram_0|Add4~0_combout ;
wire \ram_wr_length[0]~0_combout ;
wire \hyperram_0|Selector15~2_combout ;
wire \hyperram_0|Selector15~3_combout ;
wire \hyperram_0|Selector15~4_combout ;
wire \hyperram_0|Selector15~5_combout ;
wire \hyperram_0|Add4~1 ;
wire \hyperram_0|Add4~2_combout ;
wire \hyperram_0|data_counter~0_combout ;
wire \hyperram_0|Add4~3 ;
wire \hyperram_0|Add4~4_combout ;
wire \hyperram_0|data_counter~2_combout ;
wire \hyperram_0|Add4~5 ;
wire \hyperram_0|Add4~6_combout ;
wire \hyperram_0|data_counter~3_combout ;
wire \hyperram_0|Add4~7 ;
wire \hyperram_0|Add4~8_combout ;
wire \hyperram_0|data_counter~4_combout ;
wire \hyperram_0|Add4~9 ;
wire \hyperram_0|Add4~10_combout ;
wire \hyperram_0|data_counter~5_combout ;
wire \hyperram_0|Add4~11 ;
wire \hyperram_0|Add4~12_combout ;
wire \hyperram_0|data_counter~6_combout ;
wire \hyperram_0|Add4~13 ;
wire \hyperram_0|Add4~14_combout ;
wire \hyperram_0|data_counter~7_combout ;
wire \hyperram_0|Equal4~1_combout ;
wire \hyperram_0|Selector20~2_combout ;
wire \hyperram_0|Selector20~3_combout ;
wire \hyperram_0|state.rd~q ;
wire \hyperram_0|state~13_combout ;
wire \hyperram_0|state~15_combout ;
wire \hyperram_0|state.idle~q ;
wire \hyperram_0|ddr_ck_div_counter[4]~16_combout ;
wire \hyperram_0|ddr_ck_div_counter[0]~6 ;
wire \hyperram_0|ddr_ck_div_counter[1]~7_combout ;
wire \hyperram_0|ddr_ck_div_counter[1]~8 ;
wire \hyperram_0|ddr_ck_div_counter[2]~9_combout ;
wire \hyperram_0|ddr_ck_div_counter[2]~10 ;
wire \hyperram_0|ddr_ck_div_counter[3]~11_combout ;
wire \hyperram_0|tick~0_combout ;
wire \hyperram_0|tick~1_combout ;
wire \hyperram_0|clock_divider:tick~q ;
wire \hyperram_0|B~0_combout ;
wire \hyperram_0|B~reg0_q ;
wire \hyperram_0|Selector28~1_combout ;
wire \ram_dq[0]~input_o ;
wire \hyperram_0|rd_data[8]~1_combout ;
wire \hyperram_0|strobe_prev~feeder_combout ;
wire \hyperram_0|strobe_prev~q ;
wire \hyperram_0|Selector29~1_combout ;
wire \hyperram_0|Selector29~2_combout ;
wire \hyperram_0|strobe~reg0_q ;
wire \ram_wr_data~2_combout ;
wire \ram_wr_data[8]~1_combout ;
wire \hyperram_0|rd_data[0]~0_combout ;
wire \hrddram_test:write_index[0]~1_combout ;
wire \hrddram_test:write_index[0]~0_combout ;
wire \hrddram_test:write_index[0]~q ;
wire \ram_wr_data~0_combout ;
wire \hyperram_0|Selector28~0_combout ;
wire \hyperram_0|Selector28~2_combout ;
wire \hyperram_0|internal_data_out[0]~0_combout ;
wire \hyperram_0|internal_data_out[0]~1_combout ;
wire \hyperram_0|dq[0]~8_combout ;
wire \ram_dq[1]~input_o ;
wire \hyperram_0|rd_data[9]~feeder_combout ;
wire \ram_wr_data~4_combout ;
wire \hyperram_0|rd_data[1]~feeder_combout ;
wire \Add1~0_combout ;
wire \hrddram_test:write_index[1]~q ;
wire \ram_wr_data~3_combout ;
wire \hyperram_0|Selector27~0_combout ;
wire \hyperram_0|dq[1]~9_combout ;
wire \ram_dq[2]~input_o ;
wire \hyperram_0|rd_data[2]~feeder_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \hrddram_test:write_index[2]~0_combout ;
wire \hrddram_test:write_index[2]~q ;
wire \ram_wr_data~5_combout ;
wire \hyperram_0|rd_data[10]~feeder_combout ;
wire \ram_wr_data~6_combout ;
wire \hyperram_0|Selector26~0_combout ;
wire \hyperram_0|dq[2]~10_combout ;
wire \ram_dq[3]~input_o ;
wire \ram_wr_data~8_combout ;
wire \hyperram_0|rd_data[3]~feeder_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \hrddram_test:write_index[3]~0_combout ;
wire \hrddram_test:write_index[3]~q ;
wire \ram_wr_data~7_combout ;
wire \hyperram_0|Selector25~0_combout ;
wire \hyperram_0|dq[3]~11_combout ;
wire \ram_dq[4]~input_o ;
wire \ram_wr_data~10_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \hrddram_test:write_index[4]~0_combout ;
wire \hrddram_test:write_index[4]~q ;
wire \ram_wr_data~9_combout ;
wire \hyperram_0|Selector24~0_combout ;
wire \hyperram_0|dq[4]~12_combout ;
wire \ram_dq[5]~input_o ;
wire \ram_wr_data~12_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \hrddram_test:write_index[5]~0_combout ;
wire \hrddram_test:write_index[5]~q ;
wire \hyperram_0|rd_data[5]~feeder_combout ;
wire \ram_wr_data~11_combout ;
wire \hyperram_0|Selector23~0_combout ;
wire \hyperram_0|Selector23~1_combout ;
wire \hyperram_0|dq[5]~13_combout ;
wire \ram_dq[6]~input_o ;
wire \hyperram_0|rd_data[14]~feeder_combout ;
wire \ram_wr_data~14_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \hrddram_test:write_index[6]~q ;
wire \hyperram_0|rd_data[6]~feeder_combout ;
wire \ram_wr_data~13_combout ;
wire \hyperram_0|Selector22~0_combout ;
wire \hyperram_0|Selector22~1_combout ;
wire \hyperram_0|dq[6]~14_combout ;
wire \hyperram_0|Selector21~1_combout ;
wire \ram_dq[7]~input_o ;
wire \ram_wr_data~16_combout ;
wire \ram_wr_data~15_combout ;
wire \hyperram_0|Selector21~0_combout ;
wire \hyperram_0|Selector21~2_combout ;
wire \hyperram_0|Selector21~3_combout ;
wire \hyperram_0|dq[7]~15_combout ;
wire \ram_rst~input_o ;
wire [7:0] \hyperram_0|internal_data_out ;
wire [15:0] ram_wr_data;
wire [4:0] \hyperram_0|ddr_ck_div_counter ;
wire [10:0] \hyperram_0|data_counter ;
wire [4:0] \hyperram_0|tick_counter ;
wire [1:0] \hyperram_0|latency ;
wire [7:0] ram_wr_length;
wire [15:0] \hyperram_0|rd_data ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y18_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N2
fiftyfivenm_io_obuf \A~output (
	.i(\hyperram_0|clock_divider:tick~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A~output_o ),
	.obar());
// synopsys translate_off
defparam \A~output .bus_hold = "false";
defparam \A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N2
fiftyfivenm_io_obuf \B~output (
	.i(\hyperram_0|B~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B~output_o ),
	.obar());
// synopsys translate_off
defparam \B~output .bus_hold = "false";
defparam \B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \ram_rst~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_rst~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_rst~output .bus_hold = "false";
defparam \ram_rst~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \ram_cs_n~output (
	.i(!\hyperram_0|state.idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_cs_n~output .bus_hold = "false";
defparam \ram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
fiftyfivenm_io_obuf \ram_ck_p~output (
	.i(\hyperram_0|internal_ck_p~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_ck_p~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_ck_p~output .bus_hold = "false";
defparam \ram_ck_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N16
fiftyfivenm_io_obuf \ram_ck_n~output (
	.i(!\hyperram_0|internal_ck_p~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_ck_n~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_ck_n~output .bus_hold = "false";
defparam \ram_ck_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
fiftyfivenm_io_obuf \ram_rwds~output (
	.i(!\hyperram_0|state.wr~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_rwds~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_rwds~output .bus_hold = "false";
defparam \ram_rwds~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N23
fiftyfivenm_io_obuf \ram_dq[0]~output (
	.i(\hyperram_0|dq[0]~8_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[0]~output .bus_hold = "false";
defparam \ram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N30
fiftyfivenm_io_obuf \ram_dq[1]~output (
	.i(\hyperram_0|dq[1]~9_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[1]~output .bus_hold = "false";
defparam \ram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
fiftyfivenm_io_obuf \ram_dq[2]~output (
	.i(\hyperram_0|dq[2]~10_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[2]~output .bus_hold = "false";
defparam \ram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
fiftyfivenm_io_obuf \ram_dq[3]~output (
	.i(\hyperram_0|dq[3]~11_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[3]~output .bus_hold = "false";
defparam \ram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
fiftyfivenm_io_obuf \ram_dq[4]~output (
	.i(\hyperram_0|dq[4]~12_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[4]~output .bus_hold = "false";
defparam \ram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
fiftyfivenm_io_obuf \ram_dq[5]~output (
	.i(\hyperram_0|dq[5]~13_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[5]~output .bus_hold = "false";
defparam \ram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
fiftyfivenm_io_obuf \ram_dq[6]~output (
	.i(\hyperram_0|dq[6]~14_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[6]~output .bus_hold = "false";
defparam \ram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
fiftyfivenm_io_obuf \ram_dq[7]~output (
	.i(\hyperram_0|dq[7]~15_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[7]~output .bus_hold = "false";
defparam \ram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N16
fiftyfivenm_io_obuf \t_ram_rst~output (
	.i(\ram_rst~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_rst~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_rst~output .bus_hold = "false";
defparam \t_ram_rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N16
fiftyfivenm_io_obuf \t_ram_cs_n~output (
	.i(!\hyperram_0|state.idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_cs_n~output .bus_hold = "false";
defparam \t_ram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N9
fiftyfivenm_io_obuf \t_ram_ck_p~output (
	.i(\hyperram_0|internal_ck_p~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_ck_p~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_ck_p~output .bus_hold = "false";
defparam \t_ram_ck_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N2
fiftyfivenm_io_obuf \t_ram_ck_n~output (
	.i(!\hyperram_0|internal_ck_p~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_ck_n~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_ck_n~output .bus_hold = "false";
defparam \t_ram_ck_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N23
fiftyfivenm_io_obuf \t_ram_rwds~output (
	.i(\ram_rwds~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_rwds~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_rwds~output .bus_hold = "false";
defparam \t_ram_rwds~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N23
fiftyfivenm_io_obuf \t_ram_dq[0]~output (
	.i(\ram_dq[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[0]~output .bus_hold = "false";
defparam \t_ram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N16
fiftyfivenm_io_obuf \t_ram_dq[1]~output (
	.i(\ram_dq[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[1]~output .bus_hold = "false";
defparam \t_ram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N23
fiftyfivenm_io_obuf \t_ram_dq[2]~output (
	.i(\ram_dq[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[2]~output .bus_hold = "false";
defparam \t_ram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N16
fiftyfivenm_io_obuf \t_ram_dq[3]~output (
	.i(\ram_dq[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[3]~output .bus_hold = "false";
defparam \t_ram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N23
fiftyfivenm_io_obuf \t_ram_dq[4]~output (
	.i(\ram_dq[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[4]~output .bus_hold = "false";
defparam \t_ram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N16
fiftyfivenm_io_obuf \t_ram_dq[5]~output (
	.i(\ram_dq[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[5]~output .bus_hold = "false";
defparam \t_ram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N23
fiftyfivenm_io_obuf \t_ram_dq[6]~output (
	.i(\ram_dq[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[6]~output .bus_hold = "false";
defparam \t_ram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N16
fiftyfivenm_io_obuf \t_ram_dq[7]~output (
	.i(\ram_dq[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[7]~output .bus_hold = "false";
defparam \t_ram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N8
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[0]~5 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[0]~5_combout  = \hyperram_0|ddr_ck_div_counter [0] $ (VCC)
// \hyperram_0|ddr_ck_div_counter[0]~6  = CARRY(\hyperram_0|ddr_ck_div_counter [0])

	.dataa(gnd),
	.datab(\hyperram_0|ddr_ck_div_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperram_0|ddr_ck_div_counter[0]~5_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[0]~6 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[0]~5 .lut_mask = 16'h33CC;
defparam \hyperram_0|ddr_ck_div_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[3]~11 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[3]~11_combout  = (\hyperram_0|ddr_ck_div_counter [3] & (!\hyperram_0|ddr_ck_div_counter[2]~10 )) # (!\hyperram_0|ddr_ck_div_counter [3] & ((\hyperram_0|ddr_ck_div_counter[2]~10 ) # (GND)))
// \hyperram_0|ddr_ck_div_counter[3]~12  = CARRY((!\hyperram_0|ddr_ck_div_counter[2]~10 ) # (!\hyperram_0|ddr_ck_div_counter [3]))

	.dataa(\hyperram_0|ddr_ck_div_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|ddr_ck_div_counter[2]~10 ),
	.combout(\hyperram_0|ddr_ck_div_counter[3]~11_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[3]~12 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[3]~11 .lut_mask = 16'h5A5F;
defparam \hyperram_0|ddr_ck_div_counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[4]~13 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[4]~13_combout  = \hyperram_0|ddr_ck_div_counter [4] $ (!\hyperram_0|ddr_ck_div_counter[3]~12 )

	.dataa(gnd),
	.datab(\hyperram_0|ddr_ck_div_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\hyperram_0|ddr_ck_div_counter[3]~12 ),
	.combout(\hyperram_0|ddr_ck_div_counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[4]~13 .lut_mask = 16'hC3C3;
defparam \hyperram_0|ddr_ck_div_counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \hyperram_0|ddr_ck_div_counter[4] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[4] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[4]~15 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[4]~15_combout  = (\hyperram_0|ddr_ck_div_counter [3]) # (((\hyperram_0|ddr_ck_div_counter [1]) # (!\hyperram_0|ddr_ck_div_counter [4])) # (!\hyperram_0|ddr_ck_div_counter [2]))

	.dataa(\hyperram_0|ddr_ck_div_counter [3]),
	.datab(\hyperram_0|ddr_ck_div_counter [2]),
	.datac(\hyperram_0|ddr_ck_div_counter [4]),
	.datad(\hyperram_0|ddr_ck_div_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|ddr_ck_div_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[4]~15 .lut_mask = 16'hFFBF;
defparam \hyperram_0|ddr_ck_div_counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N22
fiftyfivenm_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .listen_to_nsleep_signal = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
fiftyfivenm_lcell_comb \hrddram_test:state_counter[0]~1 (
// Equation(s):
// \hrddram_test:state_counter[0]~1_combout  = \hrddram_test:state_counter[0]~q  $ (VCC)
// \hrddram_test:state_counter[0]~2  = CARRY(\hrddram_test:state_counter[0]~q )

	.dataa(\hrddram_test:state_counter[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[0]~1_combout ),
	.cout(\hrddram_test:state_counter[0]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[0]~1 .lut_mask = 16'h55AA;
defparam \hrddram_test:state_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
fiftyfivenm_lcell_comb \hrddram_test:state_counter[9]~1 (
// Equation(s):
// \hrddram_test:state_counter[9]~1_combout  = (!\hrddram_test:state_counter[2]~q  & (!\hrddram_test:state_counter[1]~q  & !\hrddram_test:state_counter[0]~q ))

	.dataa(\hrddram_test:state_counter[2]~q ),
	.datab(gnd),
	.datac(\hrddram_test:state_counter[1]~q ),
	.datad(\hrddram_test:state_counter[0]~q ),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[9]~1 .lut_mask = 16'h0005;
defparam \hrddram_test:state_counter[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
fiftyfivenm_lcell_comb \hrddram_test:state_counter[9]~4 (
// Equation(s):
// \hrddram_test:state_counter[9]~4_combout  = (\hrddram_test:state_counter[7]~q ) # ((\hrddram_test:state_counter[8]~q ) # ((\hrddram_test:state_counter[4]~q  & \hrddram_test:state_counter[5]~q )))

	.dataa(\hrddram_test:state_counter[7]~q ),
	.datab(\hrddram_test:state_counter[8]~q ),
	.datac(\hrddram_test:state_counter[4]~q ),
	.datad(\hrddram_test:state_counter[5]~q ),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[9]~4 .lut_mask = 16'hFEEE;
defparam \hrddram_test:state_counter[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
fiftyfivenm_lcell_comb \hrddram_test:state_counter[9]~5 (
// Equation(s):
// \hrddram_test:state_counter[9]~5_combout  = (\hrddram_test:state_counter[9]~4_combout ) # ((\hrddram_test:state_counter[5]~q  & (\hrddram_test:state_counter[3]~q  & !\hrddram_test:state_counter[9]~1_combout )))

	.dataa(\hrddram_test:state_counter[5]~q ),
	.datab(\hrddram_test:state_counter[3]~q ),
	.datac(\hrddram_test:state_counter[9]~1_combout ),
	.datad(\hrddram_test:state_counter[9]~4_combout ),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[9]~5 .lut_mask = 16'hFF08;
defparam \hrddram_test:state_counter[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
fiftyfivenm_lcell_comb \hrddram_test:state_counter[9]~6 (
// Equation(s):
// \hrddram_test:state_counter[9]~6_combout  = (\hrddram_test:state_counter[10]~q ) # ((\hrddram_test:state_counter[9]~q  & ((\hrddram_test:state_counter[6]~q ) # (\hrddram_test:state_counter[9]~5_combout ))))

	.dataa(\hrddram_test:state_counter[6]~q ),
	.datab(\hrddram_test:state_counter[9]~q ),
	.datac(\hrddram_test:state_counter[10]~q ),
	.datad(\hrddram_test:state_counter[9]~5_combout ),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[9]~6 .lut_mask = 16'hFCF8;
defparam \hrddram_test:state_counter[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
fiftyfivenm_lcell_comb \hrddram_test:state_counter[9]~7 (
// Equation(s):
// \hrddram_test:state_counter[9]~7_combout  = ((!\hrddram_test:state_counter[12]~q  & ((!\hrddram_test:state_counter[11]~q ) # (!\hrddram_test:state_counter[9]~6_combout )))) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\hrddram_test:state_counter[12]~q ),
	.datac(\hrddram_test:state_counter[9]~6_combout ),
	.datad(\hrddram_test:state_counter[11]~q ),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[9]~7 .lut_mask = 16'h5777;
defparam \hrddram_test:state_counter[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N7
dffeas \hrddram_test:state_counter[0] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[0] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
fiftyfivenm_lcell_comb \hrddram_test:state_counter[1]~1 (
// Equation(s):
// \hrddram_test:state_counter[1]~1_combout  = (\hrddram_test:state_counter[1]~q  & (!\hrddram_test:state_counter[0]~2 )) # (!\hrddram_test:state_counter[1]~q  & ((\hrddram_test:state_counter[0]~2 ) # (GND)))
// \hrddram_test:state_counter[1]~2  = CARRY((!\hrddram_test:state_counter[0]~2 ) # (!\hrddram_test:state_counter[1]~q ))

	.dataa(\hrddram_test:state_counter[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[0]~2 ),
	.combout(\hrddram_test:state_counter[1]~1_combout ),
	.cout(\hrddram_test:state_counter[1]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[1]~1 .lut_mask = 16'h5A5F;
defparam \hrddram_test:state_counter[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \hrddram_test:state_counter[1] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[1] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
fiftyfivenm_lcell_comb \hrddram_test:state_counter[2]~1 (
// Equation(s):
// \hrddram_test:state_counter[2]~1_combout  = (\hrddram_test:state_counter[2]~q  & (\hrddram_test:state_counter[1]~2  $ (GND))) # (!\hrddram_test:state_counter[2]~q  & (!\hrddram_test:state_counter[1]~2  & VCC))
// \hrddram_test:state_counter[2]~2  = CARRY((\hrddram_test:state_counter[2]~q  & !\hrddram_test:state_counter[1]~2 ))

	.dataa(\hrddram_test:state_counter[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[1]~2 ),
	.combout(\hrddram_test:state_counter[2]~1_combout ),
	.cout(\hrddram_test:state_counter[2]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[2]~1 .lut_mask = 16'hA50A;
defparam \hrddram_test:state_counter[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \hrddram_test:state_counter[2] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[2] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
fiftyfivenm_lcell_comb \hrddram_test:state_counter[3]~1 (
// Equation(s):
// \hrddram_test:state_counter[3]~1_combout  = (\hrddram_test:state_counter[3]~q  & (!\hrddram_test:state_counter[2]~2 )) # (!\hrddram_test:state_counter[3]~q  & ((\hrddram_test:state_counter[2]~2 ) # (GND)))
// \hrddram_test:state_counter[3]~2  = CARRY((!\hrddram_test:state_counter[2]~2 ) # (!\hrddram_test:state_counter[3]~q ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[2]~2 ),
	.combout(\hrddram_test:state_counter[3]~1_combout ),
	.cout(\hrddram_test:state_counter[3]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[3]~1 .lut_mask = 16'h3C3F;
defparam \hrddram_test:state_counter[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N13
dffeas \hrddram_test:state_counter[3] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[3] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
fiftyfivenm_lcell_comb \hrddram_test:state_counter[4]~1 (
// Equation(s):
// \hrddram_test:state_counter[4]~1_combout  = (\hrddram_test:state_counter[4]~q  & (\hrddram_test:state_counter[3]~2  $ (GND))) # (!\hrddram_test:state_counter[4]~q  & (!\hrddram_test:state_counter[3]~2  & VCC))
// \hrddram_test:state_counter[4]~2  = CARRY((\hrddram_test:state_counter[4]~q  & !\hrddram_test:state_counter[3]~2 ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[3]~2 ),
	.combout(\hrddram_test:state_counter[4]~1_combout ),
	.cout(\hrddram_test:state_counter[4]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[4]~1 .lut_mask = 16'hC30C;
defparam \hrddram_test:state_counter[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \hrddram_test:state_counter[4] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[4] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
fiftyfivenm_lcell_comb \hrddram_test:state_counter[5]~1 (
// Equation(s):
// \hrddram_test:state_counter[5]~1_combout  = (\hrddram_test:state_counter[5]~q  & (!\hrddram_test:state_counter[4]~2 )) # (!\hrddram_test:state_counter[5]~q  & ((\hrddram_test:state_counter[4]~2 ) # (GND)))
// \hrddram_test:state_counter[5]~2  = CARRY((!\hrddram_test:state_counter[4]~2 ) # (!\hrddram_test:state_counter[5]~q ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[4]~2 ),
	.combout(\hrddram_test:state_counter[5]~1_combout ),
	.cout(\hrddram_test:state_counter[5]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[5]~1 .lut_mask = 16'h3C3F;
defparam \hrddram_test:state_counter[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N17
dffeas \hrddram_test:state_counter[5] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[5] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
fiftyfivenm_lcell_comb \hrddram_test:state_counter[6]~1 (
// Equation(s):
// \hrddram_test:state_counter[6]~1_combout  = (\hrddram_test:state_counter[6]~q  & (\hrddram_test:state_counter[5]~2  $ (GND))) # (!\hrddram_test:state_counter[6]~q  & (!\hrddram_test:state_counter[5]~2  & VCC))
// \hrddram_test:state_counter[6]~2  = CARRY((\hrddram_test:state_counter[6]~q  & !\hrddram_test:state_counter[5]~2 ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[5]~2 ),
	.combout(\hrddram_test:state_counter[6]~1_combout ),
	.cout(\hrddram_test:state_counter[6]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[6]~1 .lut_mask = 16'hC30C;
defparam \hrddram_test:state_counter[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \hrddram_test:state_counter[6] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[6] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
fiftyfivenm_lcell_comb \hrddram_test:state_counter[7]~1 (
// Equation(s):
// \hrddram_test:state_counter[7]~1_combout  = (\hrddram_test:state_counter[7]~q  & (!\hrddram_test:state_counter[6]~2 )) # (!\hrddram_test:state_counter[7]~q  & ((\hrddram_test:state_counter[6]~2 ) # (GND)))
// \hrddram_test:state_counter[7]~2  = CARRY((!\hrddram_test:state_counter[6]~2 ) # (!\hrddram_test:state_counter[7]~q ))

	.dataa(\hrddram_test:state_counter[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[6]~2 ),
	.combout(\hrddram_test:state_counter[7]~1_combout ),
	.cout(\hrddram_test:state_counter[7]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[7]~1 .lut_mask = 16'h5A5F;
defparam \hrddram_test:state_counter[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N21
dffeas \hrddram_test:state_counter[7] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[7] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
fiftyfivenm_lcell_comb \hrddram_test:state_counter[8]~1 (
// Equation(s):
// \hrddram_test:state_counter[8]~1_combout  = (\hrddram_test:state_counter[8]~q  & (\hrddram_test:state_counter[7]~2  $ (GND))) # (!\hrddram_test:state_counter[8]~q  & (!\hrddram_test:state_counter[7]~2  & VCC))
// \hrddram_test:state_counter[8]~2  = CARRY((\hrddram_test:state_counter[8]~q  & !\hrddram_test:state_counter[7]~2 ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[7]~2 ),
	.combout(\hrddram_test:state_counter[8]~1_combout ),
	.cout(\hrddram_test:state_counter[8]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[8]~1 .lut_mask = 16'hC30C;
defparam \hrddram_test:state_counter[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \hrddram_test:state_counter[8] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[8] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
fiftyfivenm_lcell_comb \hrddram_test:state_counter[9]~2 (
// Equation(s):
// \hrddram_test:state_counter[9]~2_combout  = (\hrddram_test:state_counter[9]~q  & (!\hrddram_test:state_counter[8]~2 )) # (!\hrddram_test:state_counter[9]~q  & ((\hrddram_test:state_counter[8]~2 ) # (GND)))
// \hrddram_test:state_counter[9]~3  = CARRY((!\hrddram_test:state_counter[8]~2 ) # (!\hrddram_test:state_counter[9]~q ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[8]~2 ),
	.combout(\hrddram_test:state_counter[9]~2_combout ),
	.cout(\hrddram_test:state_counter[9]~3 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[9]~2 .lut_mask = 16'h3C3F;
defparam \hrddram_test:state_counter[9]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \hrddram_test:state_counter[9] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[9]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[9] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
fiftyfivenm_lcell_comb \hrddram_test:state_counter[10]~1 (
// Equation(s):
// \hrddram_test:state_counter[10]~1_combout  = (\hrddram_test:state_counter[10]~q  & (\hrddram_test:state_counter[9]~3  $ (GND))) # (!\hrddram_test:state_counter[10]~q  & (!\hrddram_test:state_counter[9]~3  & VCC))
// \hrddram_test:state_counter[10]~2  = CARRY((\hrddram_test:state_counter[10]~q  & !\hrddram_test:state_counter[9]~3 ))

	.dataa(\hrddram_test:state_counter[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[9]~3 ),
	.combout(\hrddram_test:state_counter[10]~1_combout ),
	.cout(\hrddram_test:state_counter[10]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[10]~1 .lut_mask = 16'hA50A;
defparam \hrddram_test:state_counter[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N27
dffeas \hrddram_test:state_counter[10] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[10] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
fiftyfivenm_lcell_comb \hrddram_test:state_counter[11]~1 (
// Equation(s):
// \hrddram_test:state_counter[11]~1_combout  = (\hrddram_test:state_counter[11]~q  & (!\hrddram_test:state_counter[10]~2 )) # (!\hrddram_test:state_counter[11]~q  & ((\hrddram_test:state_counter[10]~2 ) # (GND)))
// \hrddram_test:state_counter[11]~2  = CARRY((!\hrddram_test:state_counter[10]~2 ) # (!\hrddram_test:state_counter[11]~q ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[10]~2 ),
	.combout(\hrddram_test:state_counter[11]~1_combout ),
	.cout(\hrddram_test:state_counter[11]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[11]~1 .lut_mask = 16'h3C3F;
defparam \hrddram_test:state_counter[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \hrddram_test:state_counter[11] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[11]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[11] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
fiftyfivenm_lcell_comb \hrddram_test:state_counter[12]~1 (
// Equation(s):
// \hrddram_test:state_counter[12]~1_combout  = \hrddram_test:state_counter[11]~2  $ (!\hrddram_test:state_counter[12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hrddram_test:state_counter[12]~q ),
	.cin(\hrddram_test:state_counter[11]~2 ),
	.combout(\hrddram_test:state_counter[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[12]~1 .lut_mask = 16'hF00F;
defparam \hrddram_test:state_counter[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \hrddram_test:state_counter[12] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[12]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hrddram_test:state_counter[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[12] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\hrddram_test:state_counter[12]~q  & (\hrddram_test:state_counter[9]~q  & (!\hrddram_test:state_counter[8]~q  & !\hrddram_test:state_counter[7]~q )))

	.dataa(\hrddram_test:state_counter[12]~q ),
	.datab(\hrddram_test:state_counter[9]~q ),
	.datac(\hrddram_test:state_counter[8]~q ),
	.datad(\hrddram_test:state_counter[7]~q ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0004;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~1_combout  & (!\hrddram_test:state_counter[4]~q  & \hrddram_test:state_counter[9]~1_combout ))

	.dataa(\Equal0~1_combout ),
	.datab(\hrddram_test:state_counter[4]~q ),
	.datac(gnd),
	.datad(\hrddram_test:state_counter[9]~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h2200;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ((\hrddram_test:state_counter[5]~q ) # ((\hrddram_test:state_counter[3]~q ) # (!\hrddram_test:state_counter[6]~q ))) # (!\hrddram_test:state_counter[10]~q )

	.dataa(\hrddram_test:state_counter[10]~q ),
	.datab(\hrddram_test:state_counter[5]~q ),
	.datac(\hrddram_test:state_counter[3]~q ),
	.datad(\hrddram_test:state_counter[6]~q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hFDFF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
fiftyfivenm_lcell_comb \ram_wr_request~0 (
// Equation(s):
// \ram_wr_request~0_combout  = (!\hyperram_0|state.idle~q  & (((\Equal0~0_combout ) # (\hrddram_test:state_counter[11]~q )) # (!\Equal0~2_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\Equal0~0_combout ),
	.datad(\hrddram_test:state_counter[11]~q ),
	.cin(gnd),
	.combout(\ram_wr_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_request~0 .lut_mask = 16'h3331;
defparam \ram_wr_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
fiftyfivenm_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\hrddram_test:state_counter[4]~q ) # (\hrddram_test:state_counter[11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hrddram_test:state_counter[4]~q ),
	.datad(\hrddram_test:state_counter[11]~q ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hFFF0;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
fiftyfivenm_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout ) # (((\Equal0~3_combout ) # (!\hrddram_test:state_counter[9]~1_combout )) # (!\Equal0~1_combout ))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\hrddram_test:state_counter[9]~1_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'hFFBF;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
fiftyfivenm_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\hrddram_test:state_counter[6]~q ) # (((!\hrddram_test:state_counter[5]~q ) # (!\hrddram_test:state_counter[3]~q )) # (!\hrddram_test:state_counter[11]~q ))

	.dataa(\hrddram_test:state_counter[6]~q ),
	.datab(\hrddram_test:state_counter[11]~q ),
	.datac(\hrddram_test:state_counter[3]~q ),
	.datad(\hrddram_test:state_counter[5]~q ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'hBFFF;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
fiftyfivenm_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\hrddram_test:state_counter[10]~q ) # ((\Equal1~0_combout ) # (!\Equal0~2_combout ))

	.dataa(\hrddram_test:state_counter[10]~q ),
	.datab(\Equal1~0_combout ),
	.datac(gnd),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'hEEFF;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
fiftyfivenm_lcell_comb \ram_rd_request~1 (
// Equation(s):
// \ram_rd_request~1_combout  = ((\hyperram_0|state.idle~q ) # ((!\Equal1~1_combout ) # (!\Equal0~4_combout ))) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\ram_rd_request~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rd_request~1 .lut_mask = 16'hDFFF;
defparam \ram_rd_request~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas ram_wr_request(
	.clk(\clock~input_o ),
	.d(\ram_wr_request~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\ram_rd_request~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_wr_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam ram_wr_request.is_wysiwyg = "true";
defparam ram_wr_request.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
fiftyfivenm_lcell_comb \ram_rd_request~0 (
// Equation(s):
// \ram_rd_request~0_combout  = (\Equal0~2_combout  & (!\hyperram_0|state.idle~q  & (!\Equal0~0_combout  & !\hrddram_test:state_counter[11]~q )))

	.dataa(\Equal0~2_combout ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\Equal0~0_combout ),
	.datad(\hrddram_test:state_counter[11]~q ),
	.cin(gnd),
	.combout(\ram_rd_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rd_request~0 .lut_mask = 16'h0002;
defparam \ram_rd_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas ram_rd_request(
	.clk(\clock~input_o ),
	.d(\ram_rd_request~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\ram_rd_request~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_rd_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam ram_rd_request.is_wysiwyg = "true";
defparam ram_rd_request.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
fiftyfivenm_lcell_comb \hyperram_0|state~14 (
// Equation(s):
// \hyperram_0|state~14_combout  = (!\ram_wr_request~q  & !\ram_rd_request~q )

	.dataa(gnd),
	.datab(\ram_wr_request~q ),
	.datac(\ram_rd_request~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~14 .lut_mask = 16'h0303;
defparam \hyperram_0|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \hyperram_0|internal_clock_prev (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\hyperram_0|clock_divider:tick~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_clock_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_clock_prev .is_wysiwyg = "true";
defparam \hyperram_0|internal_clock_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
fiftyfivenm_lcell_comb \hyperram_0|internal_ck_p~0 (
// Equation(s):
// \hyperram_0|internal_ck_p~0_combout  = (\hyperram_0|internal_clock_prev~q  & (((\hyperram_0|internal_ck_p~q )))) # (!\hyperram_0|internal_clock_prev~q  & ((\hyperram_0|clock_divider:tick~q  & (!\hyperram_0|internal_ck_p~q  & \reset_n~input_o )) # 
// (!\hyperram_0|clock_divider:tick~q  & (\hyperram_0|internal_ck_p~q ))))

	.dataa(\hyperram_0|internal_clock_prev~q ),
	.datab(\hyperram_0|clock_divider:tick~q ),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|internal_ck_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_ck_p~0 .lut_mask = 16'hB4B0;
defparam \hyperram_0|internal_ck_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \hyperram_0|internal_ck_p (
	.clk(\clock~input_o ),
	.d(\hyperram_0|internal_ck_p~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_ck_p~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_ck_p .is_wysiwyg = "true";
defparam \hyperram_0|internal_ck_p .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
fiftyfivenm_lcell_comb \hyperram_0|Selector20~1 (
// Equation(s):
// \hyperram_0|Selector20~1_combout  = ((!\hyperram_0|clock_divider:tick~q  & (!\hyperram_0|internal_ck_p~q  & \hyperram_0|internal_clock_prev~q ))) # (!\hyperram_0|state.rd~q )

	.dataa(\hyperram_0|clock_divider:tick~q ),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(\hyperram_0|internal_clock_prev~q ),
	.datad(\hyperram_0|state.rd~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector20~1 .lut_mask = 16'h10FF;
defparam \hyperram_0|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
fiftyfivenm_lcell_comb \hyperram_0|read_write~0 (
// Equation(s):
// \hyperram_0|read_write~0_combout  = (\reset_n~input_o  & (!\ram_wr_request~q  & (\ram_rd_request~q  & !\hyperram_0|state.idle~q )))

	.dataa(\reset_n~input_o ),
	.datab(\ram_wr_request~q ),
	.datac(\ram_rd_request~q ),
	.datad(\hyperram_0|state.idle~q ),
	.cin(gnd),
	.combout(\hyperram_0|read_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|read_write~0 .lut_mask = 16'h0020;
defparam \hyperram_0|read_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
fiftyfivenm_lcell_comb \hyperram_0|read_write~1 (
// Equation(s):
// \hyperram_0|read_write~1_combout  = (\hyperram_0|read_write~0_combout ) # ((\hyperram_0|read_write~q  & ((\hyperram_0|state.idle~q ) # (!\reset_n~input_o ))))

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|read_write~0_combout ),
	.datac(\hyperram_0|read_write~q ),
	.datad(\hyperram_0|state.idle~q ),
	.cin(gnd),
	.combout(\hyperram_0|read_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|read_write~1 .lut_mask = 16'hFCDC;
defparam \hyperram_0|read_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \hyperram_0|read_write (
	.clk(\clock~input_o ),
	.d(\hyperram_0|read_write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|read_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|read_write .is_wysiwyg = "true";
defparam \hyperram_0|read_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
fiftyfivenm_lcell_comb \hyperram_0|data_process~0 (
// Equation(s):
// \hyperram_0|data_process~0_combout  = (\hyperram_0|internal_clock_prev~q  & !\hyperram_0|clock_divider:tick~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|internal_clock_prev~q ),
	.datad(\hyperram_0|clock_divider:tick~q ),
	.cin(gnd),
	.combout(\hyperram_0|data_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_process~0 .lut_mask = 16'h00F0;
defparam \hyperram_0|data_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
fiftyfivenm_lcell_comb \hyperram_0|Add2~10 (
// Equation(s):
// \hyperram_0|Add2~10_combout  = (\hyperram_0|data_process~0_combout  & (\hyperram_0|tick_counter [0] $ (VCC))) # (!\hyperram_0|data_process~0_combout  & (\hyperram_0|tick_counter [0] & VCC))
// \hyperram_0|Add2~11  = CARRY((\hyperram_0|data_process~0_combout  & \hyperram_0|tick_counter [0]))

	.dataa(\hyperram_0|data_process~0_combout ),
	.datab(\hyperram_0|tick_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperram_0|Add2~10_combout ),
	.cout(\hyperram_0|Add2~11 ));
// synopsys translate_off
defparam \hyperram_0|Add2~10 .lut_mask = 16'h6688;
defparam \hyperram_0|Add2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
fiftyfivenm_lcell_comb \hyperram_0|Add2~22 (
// Equation(s):
// \hyperram_0|Add2~22_combout  = (\hyperram_0|Add2~10_combout  & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.latency_delay~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.latency_delay~q ),
	.datad(\hyperram_0|Add2~10_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~22 .lut_mask = 16'hFC00;
defparam \hyperram_0|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \hyperram_0|tick_counter[0] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[0] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
fiftyfivenm_lcell_comb \hyperram_0|Add2~12 (
// Equation(s):
// \hyperram_0|Add2~12_combout  = (\hyperram_0|tick_counter [1] & (!\hyperram_0|Add2~11 )) # (!\hyperram_0|tick_counter [1] & ((\hyperram_0|Add2~11 ) # (GND)))
// \hyperram_0|Add2~13  = CARRY((!\hyperram_0|Add2~11 ) # (!\hyperram_0|tick_counter [1]))

	.dataa(gnd),
	.datab(\hyperram_0|tick_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add2~11 ),
	.combout(\hyperram_0|Add2~12_combout ),
	.cout(\hyperram_0|Add2~13 ));
// synopsys translate_off
defparam \hyperram_0|Add2~12 .lut_mask = 16'h3C3F;
defparam \hyperram_0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
fiftyfivenm_lcell_comb \hyperram_0|Add2~20 (
// Equation(s):
// \hyperram_0|Add2~20_combout  = (\hyperram_0|Add2~12_combout  & ((\hyperram_0|state.latency_delay~q ) # (\hyperram_0|state.command~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.latency_delay~q ),
	.datac(\hyperram_0|Add2~12_combout ),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~20 .lut_mask = 16'hF0C0;
defparam \hyperram_0|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \hyperram_0|tick_counter[1] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[1] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
fiftyfivenm_lcell_comb \hyperram_0|Add2~14 (
// Equation(s):
// \hyperram_0|Add2~14_combout  = (\hyperram_0|tick_counter [2] & (\hyperram_0|Add2~13  $ (GND))) # (!\hyperram_0|tick_counter [2] & (!\hyperram_0|Add2~13  & VCC))
// \hyperram_0|Add2~15  = CARRY((\hyperram_0|tick_counter [2] & !\hyperram_0|Add2~13 ))

	.dataa(gnd),
	.datab(\hyperram_0|tick_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add2~13 ),
	.combout(\hyperram_0|Add2~14_combout ),
	.cout(\hyperram_0|Add2~15 ));
// synopsys translate_off
defparam \hyperram_0|Add2~14 .lut_mask = 16'hC30C;
defparam \hyperram_0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
fiftyfivenm_lcell_comb \hyperram_0|Add2~24 (
// Equation(s):
// \hyperram_0|Add2~24_combout  = (\hyperram_0|Add2~14_combout  & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.latency_delay~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.latency_delay~q ),
	.datad(\hyperram_0|Add2~14_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~24 .lut_mask = 16'hFC00;
defparam \hyperram_0|Add2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \hyperram_0|tick_counter[2] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Add2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[2] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
fiftyfivenm_lcell_comb \hyperram_0|Add2~16 (
// Equation(s):
// \hyperram_0|Add2~16_combout  = (\hyperram_0|tick_counter [3] & (!\hyperram_0|Add2~15 )) # (!\hyperram_0|tick_counter [3] & ((\hyperram_0|Add2~15 ) # (GND)))
// \hyperram_0|Add2~17  = CARRY((!\hyperram_0|Add2~15 ) # (!\hyperram_0|tick_counter [3]))

	.dataa(gnd),
	.datab(\hyperram_0|tick_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add2~15 ),
	.combout(\hyperram_0|Add2~16_combout ),
	.cout(\hyperram_0|Add2~17 ));
// synopsys translate_off
defparam \hyperram_0|Add2~16 .lut_mask = 16'h3C3F;
defparam \hyperram_0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
fiftyfivenm_lcell_comb \hyperram_0|Add2~18 (
// Equation(s):
// \hyperram_0|Add2~18_combout  = \hyperram_0|tick_counter [4] $ (!\hyperram_0|Add2~17 )

	.dataa(\hyperram_0|tick_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hyperram_0|Add2~17 ),
	.combout(\hyperram_0|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~18 .lut_mask = 16'hA5A5;
defparam \hyperram_0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
fiftyfivenm_lcell_comb \hyperram_0|Add2~23 (
// Equation(s):
// \hyperram_0|Add2~23_combout  = (\hyperram_0|Add2~18_combout  & ((\hyperram_0|state.latency_delay~q ) # (\hyperram_0|state.command~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.latency_delay~q ),
	.datac(\hyperram_0|Add2~18_combout ),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~23 .lut_mask = 16'hF0C0;
defparam \hyperram_0|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \hyperram_0|tick_counter[4] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[4] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
fiftyfivenm_lcell_comb \hyperram_0|state~16 (
// Equation(s):
// \hyperram_0|state~16_combout  = (!\hyperram_0|tick_counter [4] & (!\hyperram_0|tick_counter [0] & (!\hyperram_0|tick_counter [3] & \hyperram_0|tick_counter [1])))

	.dataa(\hyperram_0|tick_counter [4]),
	.datab(\hyperram_0|tick_counter [0]),
	.datac(\hyperram_0|tick_counter [3]),
	.datad(\hyperram_0|tick_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~16 .lut_mask = 16'h0100;
defparam \hyperram_0|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
fiftyfivenm_lcell_comb \hyperram_0|state~17 (
// Equation(s):
// \hyperram_0|state~17_combout  = (\hyperram_0|tick_counter [2] & \hyperram_0|state~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|tick_counter [2]),
	.datad(\hyperram_0|state~16_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~17 .lut_mask = 16'hF000;
defparam \hyperram_0|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
fiftyfivenm_lcell_comb \hyperram_0|state~18 (
// Equation(s):
// \hyperram_0|state~18_combout  = (\hyperram_0|state.idle~q  & (!\hyperram_0|state~17_combout  & ((\hyperram_0|state.command~q )))) # (!\hyperram_0|state.idle~q  & (((!\hyperram_0|state~14_combout ))))

	.dataa(\hyperram_0|state~17_combout ),
	.datab(\hyperram_0|state~14_combout ),
	.datac(\hyperram_0|state.command~q ),
	.datad(\hyperram_0|state.idle~q ),
	.cin(gnd),
	.combout(\hyperram_0|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~18 .lut_mask = 16'h5033;
defparam \hyperram_0|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \hyperram_0|state.command (
	.clk(\clock~input_o ),
	.d(\hyperram_0|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.command .is_wysiwyg = "true";
defparam \hyperram_0|state.command .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
fiftyfivenm_lcell_comb \hyperram_0|Add2~21 (
// Equation(s):
// \hyperram_0|Add2~21_combout  = (\hyperram_0|Add2~16_combout  & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.latency_delay~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.latency_delay~q ),
	.datad(\hyperram_0|Add2~16_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~21 .lut_mask = 16'hFC00;
defparam \hyperram_0|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \hyperram_0|tick_counter[3] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Add2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[3] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N22
fiftyfivenm_io_ibuf \ram_rwds~input (
	.i(ram_rwds),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_rwds~input_o ));
// synopsys translate_off
defparam \ram_rwds~input .bus_hold = "false";
defparam \ram_rwds~input .listen_to_nsleep_signal = "false";
defparam \ram_rwds~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
fiftyfivenm_lcell_comb \hyperram_0|latency[1]~1 (
// Equation(s):
// \hyperram_0|latency[1]~1_combout  = (!\hyperram_0|tick_counter [2] & (\hyperram_0|tick_counter [0] & \hyperram_0|state.command~q ))

	.dataa(\hyperram_0|tick_counter [2]),
	.datab(gnd),
	.datac(\hyperram_0|tick_counter [0]),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|latency[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|latency[1]~1 .lut_mask = 16'h5000;
defparam \hyperram_0|latency[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
fiftyfivenm_lcell_comb \hyperram_0|latency[1]~0 (
// Equation(s):
// \hyperram_0|latency[1]~0_combout  = (\reset_n~input_o  & (!\hyperram_0|tick_counter [3] & (\hyperram_0|tick_counter [1] & !\hyperram_0|tick_counter [4])))

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|tick_counter [3]),
	.datac(\hyperram_0|tick_counter [1]),
	.datad(\hyperram_0|tick_counter [4]),
	.cin(gnd),
	.combout(\hyperram_0|latency[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|latency[1]~0 .lut_mask = 16'h0020;
defparam \hyperram_0|latency[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
fiftyfivenm_lcell_comb \hyperram_0|latency[0]~2 (
// Equation(s):
// \hyperram_0|latency[0]~2_combout  = (\hyperram_0|latency[1]~1_combout  & ((\hyperram_0|latency[1]~0_combout  & (\ram_rwds~input_o )) # (!\hyperram_0|latency[1]~0_combout  & ((\hyperram_0|latency [0]))))) # (!\hyperram_0|latency[1]~1_combout  & 
// (((\hyperram_0|latency [0]))))

	.dataa(\ram_rwds~input_o ),
	.datab(\hyperram_0|latency[1]~1_combout ),
	.datac(\hyperram_0|latency [0]),
	.datad(\hyperram_0|latency[1]~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|latency[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|latency[0]~2 .lut_mask = 16'hB8F0;
defparam \hyperram_0|latency[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \hyperram_0|latency[0] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|latency[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|latency [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|latency[0] .is_wysiwyg = "true";
defparam \hyperram_0|latency[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
fiftyfivenm_lcell_comb \hyperram_0|Equal3~0 (
// Equation(s):
// \hyperram_0|Equal3~0_combout  = (\hyperram_0|tick_counter [0] & ((\hyperram_0|tick_counter [4] & (\hyperram_0|latency [0] & !\hyperram_0|tick_counter [2])) # (!\hyperram_0|tick_counter [4] & (!\hyperram_0|latency [0] & \hyperram_0|tick_counter [2]))))

	.dataa(\hyperram_0|tick_counter [4]),
	.datab(\hyperram_0|tick_counter [0]),
	.datac(\hyperram_0|latency [0]),
	.datad(\hyperram_0|tick_counter [2]),
	.cin(gnd),
	.combout(\hyperram_0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Equal3~0 .lut_mask = 16'h0480;
defparam \hyperram_0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
fiftyfivenm_lcell_comb \hyperram_0|Selector18~0 (
// Equation(s):
// \hyperram_0|Selector18~0_combout  = (\hyperram_0|state.latency_delay~q  & (((!\hyperram_0|tick_counter [1]) # (!\hyperram_0|Equal3~0_combout )) # (!\hyperram_0|tick_counter [3])))

	.dataa(\hyperram_0|state.latency_delay~q ),
	.datab(\hyperram_0|tick_counter [3]),
	.datac(\hyperram_0|Equal3~0_combout ),
	.datad(\hyperram_0|tick_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector18~0 .lut_mask = 16'h2AAA;
defparam \hyperram_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
fiftyfivenm_lcell_comb \hyperram_0|Selector18~1 (
// Equation(s):
// \hyperram_0|Selector18~1_combout  = (\hyperram_0|Selector18~0_combout ) # ((\hyperram_0|read_write~q  & (\hyperram_0|state~17_combout  & \hyperram_0|state.command~q )))

	.dataa(\hyperram_0|Selector18~0_combout ),
	.datab(\hyperram_0|read_write~q ),
	.datac(\hyperram_0|state~17_combout ),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector18~1 .lut_mask = 16'hEAAA;
defparam \hyperram_0|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \hyperram_0|state.latency_delay (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.latency_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.latency_delay .is_wysiwyg = "true";
defparam \hyperram_0|state.latency_delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
fiftyfivenm_lcell_comb \hyperram_0|Selector20~0 (
// Equation(s):
// \hyperram_0|Selector20~0_combout  = (\hyperram_0|state.latency_delay~q  & (\hyperram_0|tick_counter [1] & (\hyperram_0|Equal3~0_combout  & \hyperram_0|tick_counter [3])))

	.dataa(\hyperram_0|state.latency_delay~q ),
	.datab(\hyperram_0|tick_counter [1]),
	.datac(\hyperram_0|Equal3~0_combout ),
	.datad(\hyperram_0|tick_counter [3]),
	.cin(gnd),
	.combout(\hyperram_0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector20~0 .lut_mask = 16'h8000;
defparam \hyperram_0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
fiftyfivenm_lcell_comb \hyperram_0|Selector29~0 (
// Equation(s):
// \hyperram_0|Selector29~0_combout  = (\hyperram_0|internal_clock_prev~q  & (!\hyperram_0|internal_ck_p~q  & !\hyperram_0|clock_divider:tick~q ))

	.dataa(gnd),
	.datab(\hyperram_0|internal_clock_prev~q ),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(\hyperram_0|clock_divider:tick~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector29~0 .lut_mask = 16'h000C;
defparam \hyperram_0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
fiftyfivenm_lcell_comb \hyperram_0|Add4~14 (
// Equation(s):
// \hyperram_0|Add4~14_combout  = (\hyperram_0|data_counter [7] & (\hyperram_0|Add4~13  & VCC)) # (!\hyperram_0|data_counter [7] & (!\hyperram_0|Add4~13 ))
// \hyperram_0|Add4~15  = CARRY((!\hyperram_0|data_counter [7] & !\hyperram_0|Add4~13 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~13 ),
	.combout(\hyperram_0|Add4~14_combout ),
	.cout(\hyperram_0|Add4~15 ));
// synopsys translate_off
defparam \hyperram_0|Add4~14 .lut_mask = 16'hC303;
defparam \hyperram_0|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
fiftyfivenm_lcell_comb \hyperram_0|Add4~16 (
// Equation(s):
// \hyperram_0|Add4~16_combout  = (\hyperram_0|data_counter [8] & ((GND) # (!\hyperram_0|Add4~15 ))) # (!\hyperram_0|data_counter [8] & (\hyperram_0|Add4~15  $ (GND)))
// \hyperram_0|Add4~17  = CARRY((\hyperram_0|data_counter [8]) # (!\hyperram_0|Add4~15 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~15 ),
	.combout(\hyperram_0|Add4~16_combout ),
	.cout(\hyperram_0|Add4~17 ));
// synopsys translate_off
defparam \hyperram_0|Add4~16 .lut_mask = 16'h3CCF;
defparam \hyperram_0|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
fiftyfivenm_lcell_comb \hyperram_0|data_counter~8 (
// Equation(s):
// \hyperram_0|data_counter~8_combout  = (\hyperram_0|state.idle~q  & (\reset_n~input_o  & \hyperram_0|Add4~16_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|Add4~16_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~8 .lut_mask = 16'hC000;
defparam \hyperram_0|data_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
fiftyfivenm_lcell_comb \hyperram_0|WideOr0~0 (
// Equation(s):
// \hyperram_0|WideOr0~0_combout  = (\hyperram_0|state.latency_delay~q ) # (\hyperram_0|state.command~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|state.latency_delay~q ),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|WideOr0~0 .lut_mask = 16'hFFF0;
defparam \hyperram_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
fiftyfivenm_lcell_comb \hyperram_0|data_counter[1]~1 (
// Equation(s):
// \hyperram_0|data_counter[1]~1_combout  = ((\hyperram_0|Selector20~1_combout  & (!\hyperram_0|Selector15~0_combout  & !\hyperram_0|WideOr0~0_combout ))) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|Selector20~1_combout ),
	.datac(\hyperram_0|Selector15~0_combout ),
	.datad(\hyperram_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter[1]~1 .lut_mask = 16'h555D;
defparam \hyperram_0|data_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \hyperram_0|data_counter[8] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[8] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
fiftyfivenm_lcell_comb \hyperram_0|Add4~18 (
// Equation(s):
// \hyperram_0|Add4~18_combout  = (\hyperram_0|data_counter [9] & (\hyperram_0|Add4~17  & VCC)) # (!\hyperram_0|data_counter [9] & (!\hyperram_0|Add4~17 ))
// \hyperram_0|Add4~19  = CARRY((!\hyperram_0|data_counter [9] & !\hyperram_0|Add4~17 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~17 ),
	.combout(\hyperram_0|Add4~18_combout ),
	.cout(\hyperram_0|Add4~19 ));
// synopsys translate_off
defparam \hyperram_0|Add4~18 .lut_mask = 16'hC303;
defparam \hyperram_0|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
fiftyfivenm_lcell_comb \hyperram_0|data_counter~9 (
// Equation(s):
// \hyperram_0|data_counter~9_combout  = (\hyperram_0|state.idle~q  & (\reset_n~input_o  & \hyperram_0|Add4~18_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|Add4~18_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~9 .lut_mask = 16'hC000;
defparam \hyperram_0|data_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \hyperram_0|data_counter[9] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[9] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
fiftyfivenm_lcell_comb \hyperram_0|Add4~20 (
// Equation(s):
// \hyperram_0|Add4~20_combout  = \hyperram_0|Add4~19  $ (\hyperram_0|data_counter [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hyperram_0|data_counter [10]),
	.cin(\hyperram_0|Add4~19 ),
	.combout(\hyperram_0|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add4~20 .lut_mask = 16'h0FF0;
defparam \hyperram_0|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
fiftyfivenm_lcell_comb \hyperram_0|data_counter~10 (
// Equation(s):
// \hyperram_0|data_counter~10_combout  = (\reset_n~input_o  & (\hyperram_0|Add4~20_combout  & \hyperram_0|state.idle~q ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\hyperram_0|Add4~20_combout ),
	.datad(\hyperram_0|state.idle~q ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~10 .lut_mask = 16'hA000;
defparam \hyperram_0|data_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \hyperram_0|data_counter[10] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[10] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
fiftyfivenm_lcell_comb \hyperram_0|Equal4~2 (
// Equation(s):
// \hyperram_0|Equal4~2_combout  = (\hyperram_0|data_counter [0]) # ((\hyperram_0|data_counter [9]) # (\hyperram_0|data_counter [10]))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [0]),
	.datac(\hyperram_0|data_counter [9]),
	.datad(\hyperram_0|data_counter [10]),
	.cin(gnd),
	.combout(\hyperram_0|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Equal4~2 .lut_mask = 16'hFFFC;
defparam \hyperram_0|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
fiftyfivenm_lcell_comb \hyperram_0|Equal4~0 (
// Equation(s):
// \hyperram_0|Equal4~0_combout  = (\hyperram_0|data_counter [2]) # ((\hyperram_0|data_counter [3]) # ((\hyperram_0|data_counter [4]) # (\hyperram_0|data_counter [1])))

	.dataa(\hyperram_0|data_counter [2]),
	.datab(\hyperram_0|data_counter [3]),
	.datac(\hyperram_0|data_counter [4]),
	.datad(\hyperram_0|data_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Equal4~0 .lut_mask = 16'hFFFE;
defparam \hyperram_0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
fiftyfivenm_lcell_comb \hyperram_0|state~12 (
// Equation(s):
// \hyperram_0|state~12_combout  = (!\hyperram_0|Equal4~1_combout  & (!\hyperram_0|Equal4~2_combout  & (\hyperram_0|Selector29~0_combout  & !\hyperram_0|Equal4~0_combout )))

	.dataa(\hyperram_0|Equal4~1_combout ),
	.datab(\hyperram_0|Equal4~2_combout ),
	.datac(\hyperram_0|Selector29~0_combout ),
	.datad(\hyperram_0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~12 .lut_mask = 16'h0010;
defparam \hyperram_0|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
fiftyfivenm_lcell_comb \hyperram_0|Selector19~0 (
// Equation(s):
// \hyperram_0|Selector19~0_combout  = (!\hyperram_0|read_write~q  & ((\hyperram_0|Selector20~0_combout ) # ((\hyperram_0|state.command~q  & \hyperram_0|state~17_combout ))))

	.dataa(\hyperram_0|state.command~q ),
	.datab(\hyperram_0|read_write~q ),
	.datac(\hyperram_0|state~17_combout ),
	.datad(\hyperram_0|Selector20~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector19~0 .lut_mask = 16'h3320;
defparam \hyperram_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
fiftyfivenm_lcell_comb \hyperram_0|Selector19~1 (
// Equation(s):
// \hyperram_0|Selector19~1_combout  = (\hyperram_0|Selector19~0_combout ) # ((!\hyperram_0|state~12_combout  & \hyperram_0|state.wr~q ))

	.dataa(\hyperram_0|state~12_combout ),
	.datab(gnd),
	.datac(\hyperram_0|state.wr~q ),
	.datad(\hyperram_0|Selector19~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector19~1 .lut_mask = 16'hFF50;
defparam \hyperram_0|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \hyperram_0|state.wr (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.wr .is_wysiwyg = "true";
defparam \hyperram_0|state.wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
fiftyfivenm_lcell_comb \hyperram_0|Selector15~0 (
// Equation(s):
// \hyperram_0|Selector15~0_combout  = (\hyperram_0|state.wr~q  & ((\hyperram_0|clock_divider:tick~q ) # ((!\hyperram_0|internal_ck_p~q ) # (!\hyperram_0|internal_clock_prev~q ))))

	.dataa(\hyperram_0|clock_divider:tick~q ),
	.datab(\hyperram_0|internal_clock_prev~q ),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(\hyperram_0|state.wr~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~0 .lut_mask = 16'hBF00;
defparam \hyperram_0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
fiftyfivenm_lcell_comb \hyperram_0|Selector15~1 (
// Equation(s):
// \hyperram_0|Selector15~1_combout  = (\hyperram_0|data_counter [0] & ((\hyperram_0|Selector15~0_combout ) # ((\hyperram_0|state.rd~q  & !\hyperram_0|Selector29~0_combout ))))

	.dataa(\hyperram_0|state.rd~q ),
	.datab(\hyperram_0|data_counter [0]),
	.datac(\hyperram_0|Selector29~0_combout ),
	.datad(\hyperram_0|Selector15~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~1 .lut_mask = 16'hCC08;
defparam \hyperram_0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
fiftyfivenm_lcell_comb \hyperram_0|Add4~0 (
// Equation(s):
// \hyperram_0|Add4~0_combout  = \hyperram_0|data_counter [0] $ (VCC)
// \hyperram_0|Add4~1  = CARRY(\hyperram_0|data_counter [0])

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperram_0|Add4~0_combout ),
	.cout(\hyperram_0|Add4~1 ));
// synopsys translate_off
defparam \hyperram_0|Add4~0 .lut_mask = 16'h33CC;
defparam \hyperram_0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
fiftyfivenm_lcell_comb \ram_wr_length[0]~0 (
// Equation(s):
// \ram_wr_length[0]~0_combout  = (ram_wr_length[0]) # ((\reset_n~input_o  & !\Equal1~1_combout ))

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(ram_wr_length[0]),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\ram_wr_length[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_length[0]~0 .lut_mask = 16'hF0FC;
defparam \ram_wr_length[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \ram_wr_length[0] (
	.clk(\clock~input_o ),
	.d(\ram_wr_length[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_length[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_length[0] .is_wysiwyg = "true";
defparam \ram_wr_length[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
fiftyfivenm_lcell_comb \hyperram_0|Selector15~2 (
// Equation(s):
// \hyperram_0|Selector15~2_combout  = (!\hyperram_0|state.idle~q  & ((\ram_wr_request~q  & ((ram_wr_length[0]))) # (!\ram_wr_request~q  & (\ram_rd_request~q ))))

	.dataa(\ram_rd_request~q ),
	.datab(\ram_wr_request~q ),
	.datac(\hyperram_0|state.idle~q ),
	.datad(ram_wr_length[0]),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~2 .lut_mask = 16'h0E02;
defparam \hyperram_0|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
fiftyfivenm_lcell_comb \hyperram_0|Selector15~3 (
// Equation(s):
// \hyperram_0|Selector15~3_combout  = (\hyperram_0|data_process~0_combout  & ((\hyperram_0|internal_ck_p~q  & (\hyperram_0|state.wr~q )) # (!\hyperram_0|internal_ck_p~q  & ((\hyperram_0|state.rd~q )))))

	.dataa(\hyperram_0|state.wr~q ),
	.datab(\hyperram_0|state.rd~q ),
	.datac(\hyperram_0|data_process~0_combout ),
	.datad(\hyperram_0|internal_ck_p~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~3 .lut_mask = 16'hA0C0;
defparam \hyperram_0|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
fiftyfivenm_lcell_comb \hyperram_0|Selector15~4 (
// Equation(s):
// \hyperram_0|Selector15~4_combout  = (\hyperram_0|Selector15~2_combout ) # ((\hyperram_0|Add4~0_combout  & \hyperram_0|Selector15~3_combout ))

	.dataa(\hyperram_0|Add4~0_combout ),
	.datab(gnd),
	.datac(\hyperram_0|Selector15~2_combout ),
	.datad(\hyperram_0|Selector15~3_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~4 .lut_mask = 16'hFAF0;
defparam \hyperram_0|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
fiftyfivenm_lcell_comb \hyperram_0|Selector15~5 (
// Equation(s):
// \hyperram_0|Selector15~5_combout  = (\hyperram_0|Selector15~1_combout ) # ((\hyperram_0|Selector15~4_combout ) # ((\hyperram_0|WideOr0~0_combout  & \hyperram_0|data_counter [0])))

	.dataa(\hyperram_0|Selector15~1_combout ),
	.datab(\hyperram_0|WideOr0~0_combout ),
	.datac(\hyperram_0|data_counter [0]),
	.datad(\hyperram_0|Selector15~4_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~5 .lut_mask = 16'hFFEA;
defparam \hyperram_0|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \hyperram_0|data_counter[0] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector15~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[0] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
fiftyfivenm_lcell_comb \hyperram_0|Add4~2 (
// Equation(s):
// \hyperram_0|Add4~2_combout  = (\hyperram_0|data_counter [1] & (\hyperram_0|Add4~1  & VCC)) # (!\hyperram_0|data_counter [1] & (!\hyperram_0|Add4~1 ))
// \hyperram_0|Add4~3  = CARRY((!\hyperram_0|data_counter [1] & !\hyperram_0|Add4~1 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~1 ),
	.combout(\hyperram_0|Add4~2_combout ),
	.cout(\hyperram_0|Add4~3 ));
// synopsys translate_off
defparam \hyperram_0|Add4~2 .lut_mask = 16'hC303;
defparam \hyperram_0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
fiftyfivenm_lcell_comb \hyperram_0|data_counter~0 (
// Equation(s):
// \hyperram_0|data_counter~0_combout  = (\hyperram_0|state.idle~q  & (\reset_n~input_o  & \hyperram_0|Add4~2_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|Add4~2_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~0 .lut_mask = 16'hC000;
defparam \hyperram_0|data_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \hyperram_0|data_counter[1] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[1] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
fiftyfivenm_lcell_comb \hyperram_0|Add4~4 (
// Equation(s):
// \hyperram_0|Add4~4_combout  = (\hyperram_0|data_counter [2] & ((GND) # (!\hyperram_0|Add4~3 ))) # (!\hyperram_0|data_counter [2] & (\hyperram_0|Add4~3  $ (GND)))
// \hyperram_0|Add4~5  = CARRY((\hyperram_0|data_counter [2]) # (!\hyperram_0|Add4~3 ))

	.dataa(\hyperram_0|data_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~3 ),
	.combout(\hyperram_0|Add4~4_combout ),
	.cout(\hyperram_0|Add4~5 ));
// synopsys translate_off
defparam \hyperram_0|Add4~4 .lut_mask = 16'h5AAF;
defparam \hyperram_0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
fiftyfivenm_lcell_comb \hyperram_0|data_counter~2 (
// Equation(s):
// \hyperram_0|data_counter~2_combout  = (\hyperram_0|state.idle~q  & (\reset_n~input_o  & \hyperram_0|Add4~4_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|Add4~4_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~2 .lut_mask = 16'hC000;
defparam \hyperram_0|data_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \hyperram_0|data_counter[2] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[2] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
fiftyfivenm_lcell_comb \hyperram_0|Add4~6 (
// Equation(s):
// \hyperram_0|Add4~6_combout  = (\hyperram_0|data_counter [3] & (\hyperram_0|Add4~5  & VCC)) # (!\hyperram_0|data_counter [3] & (!\hyperram_0|Add4~5 ))
// \hyperram_0|Add4~7  = CARRY((!\hyperram_0|data_counter [3] & !\hyperram_0|Add4~5 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~5 ),
	.combout(\hyperram_0|Add4~6_combout ),
	.cout(\hyperram_0|Add4~7 ));
// synopsys translate_off
defparam \hyperram_0|Add4~6 .lut_mask = 16'hC303;
defparam \hyperram_0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
fiftyfivenm_lcell_comb \hyperram_0|data_counter~3 (
// Equation(s):
// \hyperram_0|data_counter~3_combout  = (\hyperram_0|state.idle~q  & (\reset_n~input_o  & \hyperram_0|Add4~6_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|Add4~6_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~3 .lut_mask = 16'hC000;
defparam \hyperram_0|data_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \hyperram_0|data_counter[3] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[3] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
fiftyfivenm_lcell_comb \hyperram_0|Add4~8 (
// Equation(s):
// \hyperram_0|Add4~8_combout  = (\hyperram_0|data_counter [4] & ((GND) # (!\hyperram_0|Add4~7 ))) # (!\hyperram_0|data_counter [4] & (\hyperram_0|Add4~7  $ (GND)))
// \hyperram_0|Add4~9  = CARRY((\hyperram_0|data_counter [4]) # (!\hyperram_0|Add4~7 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~7 ),
	.combout(\hyperram_0|Add4~8_combout ),
	.cout(\hyperram_0|Add4~9 ));
// synopsys translate_off
defparam \hyperram_0|Add4~8 .lut_mask = 16'h3CCF;
defparam \hyperram_0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
fiftyfivenm_lcell_comb \hyperram_0|data_counter~4 (
// Equation(s):
// \hyperram_0|data_counter~4_combout  = (\reset_n~input_o  & (\hyperram_0|Add4~8_combout  & \hyperram_0|state.idle~q ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\hyperram_0|Add4~8_combout ),
	.datad(\hyperram_0|state.idle~q ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~4 .lut_mask = 16'hA000;
defparam \hyperram_0|data_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \hyperram_0|data_counter[4] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[4] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
fiftyfivenm_lcell_comb \hyperram_0|Add4~10 (
// Equation(s):
// \hyperram_0|Add4~10_combout  = (\hyperram_0|data_counter [5] & (\hyperram_0|Add4~9  & VCC)) # (!\hyperram_0|data_counter [5] & (!\hyperram_0|Add4~9 ))
// \hyperram_0|Add4~11  = CARRY((!\hyperram_0|data_counter [5] & !\hyperram_0|Add4~9 ))

	.dataa(\hyperram_0|data_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~9 ),
	.combout(\hyperram_0|Add4~10_combout ),
	.cout(\hyperram_0|Add4~11 ));
// synopsys translate_off
defparam \hyperram_0|Add4~10 .lut_mask = 16'hA505;
defparam \hyperram_0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
fiftyfivenm_lcell_comb \hyperram_0|data_counter~5 (
// Equation(s):
// \hyperram_0|data_counter~5_combout  = (\hyperram_0|state.idle~q  & (\reset_n~input_o  & \hyperram_0|Add4~10_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|Add4~10_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~5 .lut_mask = 16'hC000;
defparam \hyperram_0|data_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \hyperram_0|data_counter[5] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[5] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
fiftyfivenm_lcell_comb \hyperram_0|Add4~12 (
// Equation(s):
// \hyperram_0|Add4~12_combout  = (\hyperram_0|data_counter [6] & ((GND) # (!\hyperram_0|Add4~11 ))) # (!\hyperram_0|data_counter [6] & (\hyperram_0|Add4~11  $ (GND)))
// \hyperram_0|Add4~13  = CARRY((\hyperram_0|data_counter [6]) # (!\hyperram_0|Add4~11 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~11 ),
	.combout(\hyperram_0|Add4~12_combout ),
	.cout(\hyperram_0|Add4~13 ));
// synopsys translate_off
defparam \hyperram_0|Add4~12 .lut_mask = 16'h3CCF;
defparam \hyperram_0|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
fiftyfivenm_lcell_comb \hyperram_0|data_counter~6 (
// Equation(s):
// \hyperram_0|data_counter~6_combout  = (\hyperram_0|state.idle~q  & (\reset_n~input_o  & \hyperram_0|Add4~12_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|Add4~12_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~6 .lut_mask = 16'hC000;
defparam \hyperram_0|data_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \hyperram_0|data_counter[6] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[6] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
fiftyfivenm_lcell_comb \hyperram_0|data_counter~7 (
// Equation(s):
// \hyperram_0|data_counter~7_combout  = (\hyperram_0|state.idle~q  & (\reset_n~input_o  & \hyperram_0|Add4~14_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|Add4~14_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~7 .lut_mask = 16'hC000;
defparam \hyperram_0|data_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \hyperram_0|data_counter[7] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|data_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[7] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
fiftyfivenm_lcell_comb \hyperram_0|Equal4~1 (
// Equation(s):
// \hyperram_0|Equal4~1_combout  = (\hyperram_0|data_counter [7]) # ((\hyperram_0|data_counter [5]) # ((\hyperram_0|data_counter [8]) # (\hyperram_0|data_counter [6])))

	.dataa(\hyperram_0|data_counter [7]),
	.datab(\hyperram_0|data_counter [5]),
	.datac(\hyperram_0|data_counter [8]),
	.datad(\hyperram_0|data_counter [6]),
	.cin(gnd),
	.combout(\hyperram_0|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Equal4~1 .lut_mask = 16'hFFFE;
defparam \hyperram_0|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
fiftyfivenm_lcell_comb \hyperram_0|Selector20~2 (
// Equation(s):
// \hyperram_0|Selector20~2_combout  = (\hyperram_0|state.rd~q  & ((\hyperram_0|Equal4~1_combout ) # ((\hyperram_0|Equal4~2_combout ) # (\hyperram_0|Equal4~0_combout ))))

	.dataa(\hyperram_0|Equal4~1_combout ),
	.datab(\hyperram_0|Equal4~2_combout ),
	.datac(\hyperram_0|state.rd~q ),
	.datad(\hyperram_0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector20~2 .lut_mask = 16'hF0E0;
defparam \hyperram_0|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
fiftyfivenm_lcell_comb \hyperram_0|Selector20~3 (
// Equation(s):
// \hyperram_0|Selector20~3_combout  = ((\hyperram_0|Selector20~2_combout ) # ((\hyperram_0|read_write~q  & \hyperram_0|Selector20~0_combout ))) # (!\hyperram_0|Selector20~1_combout )

	.dataa(\hyperram_0|Selector20~1_combout ),
	.datab(\hyperram_0|read_write~q ),
	.datac(\hyperram_0|Selector20~0_combout ),
	.datad(\hyperram_0|Selector20~2_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector20~3 .lut_mask = 16'hFFD5;
defparam \hyperram_0|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \hyperram_0|state.rd (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector20~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.rd .is_wysiwyg = "true";
defparam \hyperram_0|state.rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
fiftyfivenm_lcell_comb \hyperram_0|state~13 (
// Equation(s):
// \hyperram_0|state~13_combout  = (\hyperram_0|state.idle~q  & (\hyperram_0|state~12_combout  & ((\hyperram_0|state.rd~q ) # (\hyperram_0|state.wr~q ))))

	.dataa(\hyperram_0|state.idle~q ),
	.datab(\hyperram_0|state.rd~q ),
	.datac(\hyperram_0|state.wr~q ),
	.datad(\hyperram_0|state~12_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~13 .lut_mask = 16'hA800;
defparam \hyperram_0|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
fiftyfivenm_lcell_comb \hyperram_0|state~15 (
// Equation(s):
// \hyperram_0|state~15_combout  = (\reset_n~input_o  & (!\hyperram_0|state~13_combout  & ((\hyperram_0|state.idle~q ) # (!\hyperram_0|state~14_combout ))))

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|state~14_combout ),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\hyperram_0|state~13_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~15 .lut_mask = 16'h00A2;
defparam \hyperram_0|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \hyperram_0|state.idle (
	.clk(\clock~input_o ),
	.d(\hyperram_0|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.idle .is_wysiwyg = "true";
defparam \hyperram_0|state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[4]~16 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[4]~16_combout  = (((!\hyperram_0|ddr_ck_div_counter[4]~15_combout  & !\hyperram_0|ddr_ck_div_counter [0])) # (!\hyperram_0|state.idle~q )) # (!\reset_n~input_o )

	.dataa(\hyperram_0|ddr_ck_div_counter[4]~15_combout ),
	.datab(\hyperram_0|ddr_ck_div_counter [0]),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|state.idle~q ),
	.cin(gnd),
	.combout(\hyperram_0|ddr_ck_div_counter[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[4]~16 .lut_mask = 16'h1FFF;
defparam \hyperram_0|ddr_ck_div_counter[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \hyperram_0|ddr_ck_div_counter[0] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[0] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[1]~7 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[1]~7_combout  = (\hyperram_0|ddr_ck_div_counter [1] & (!\hyperram_0|ddr_ck_div_counter[0]~6 )) # (!\hyperram_0|ddr_ck_div_counter [1] & ((\hyperram_0|ddr_ck_div_counter[0]~6 ) # (GND)))
// \hyperram_0|ddr_ck_div_counter[1]~8  = CARRY((!\hyperram_0|ddr_ck_div_counter[0]~6 ) # (!\hyperram_0|ddr_ck_div_counter [1]))

	.dataa(gnd),
	.datab(\hyperram_0|ddr_ck_div_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|ddr_ck_div_counter[0]~6 ),
	.combout(\hyperram_0|ddr_ck_div_counter[1]~7_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[1]~8 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[1]~7 .lut_mask = 16'h3C3F;
defparam \hyperram_0|ddr_ck_div_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \hyperram_0|ddr_ck_div_counter[1] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[1] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[2]~9 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[2]~9_combout  = (\hyperram_0|ddr_ck_div_counter [2] & (\hyperram_0|ddr_ck_div_counter[1]~8  $ (GND))) # (!\hyperram_0|ddr_ck_div_counter [2] & (!\hyperram_0|ddr_ck_div_counter[1]~8  & VCC))
// \hyperram_0|ddr_ck_div_counter[2]~10  = CARRY((\hyperram_0|ddr_ck_div_counter [2] & !\hyperram_0|ddr_ck_div_counter[1]~8 ))

	.dataa(gnd),
	.datab(\hyperram_0|ddr_ck_div_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|ddr_ck_div_counter[1]~8 ),
	.combout(\hyperram_0|ddr_ck_div_counter[2]~9_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[2]~10 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[2]~9 .lut_mask = 16'hC30C;
defparam \hyperram_0|ddr_ck_div_counter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \hyperram_0|ddr_ck_div_counter[2] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[2] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \hyperram_0|ddr_ck_div_counter[3] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[3] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
fiftyfivenm_lcell_comb \hyperram_0|tick~0 (
// Equation(s):
// \hyperram_0|tick~0_combout  = (\hyperram_0|ddr_ck_div_counter [4]) # ((\hyperram_0|ddr_ck_div_counter [3] & ((\hyperram_0|ddr_ck_div_counter [2]) # (\hyperram_0|ddr_ck_div_counter [1]))))

	.dataa(\hyperram_0|ddr_ck_div_counter [3]),
	.datab(\hyperram_0|ddr_ck_div_counter [2]),
	.datac(\hyperram_0|ddr_ck_div_counter [4]),
	.datad(\hyperram_0|ddr_ck_div_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|tick~0 .lut_mask = 16'hFAF8;
defparam \hyperram_0|tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
fiftyfivenm_lcell_comb \hyperram_0|tick~1 (
// Equation(s):
// \hyperram_0|tick~1_combout  = (\hyperram_0|tick~0_combout  & (\reset_n~input_o  & \hyperram_0|state.idle~q ))

	.dataa(\hyperram_0|tick~0_combout ),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|state.idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|tick~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|tick~1 .lut_mask = 16'h8080;
defparam \hyperram_0|tick~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \hyperram_0|clock_divider:tick (
	.clk(\clock~input_o ),
	.d(\hyperram_0|tick~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|clock_divider:tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|clock_divider:tick .is_wysiwyg = "true";
defparam \hyperram_0|clock_divider:tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
fiftyfivenm_lcell_comb \hyperram_0|B~0 (
// Equation(s):
// \hyperram_0|B~0_combout  = (!\hyperram_0|state.latency_delay~q  & \hyperram_0|state.idle~q )

	.dataa(\hyperram_0|state.latency_delay~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\hyperram_0|state.idle~q ),
	.cin(gnd),
	.combout(\hyperram_0|B~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|B~0 .lut_mask = 16'h5500;
defparam \hyperram_0|B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \hyperram_0|B~reg0 (
	.clk(\clock~input_o ),
	.d(\hyperram_0|B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|B~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|B~reg0 .is_wysiwyg = "true";
defparam \hyperram_0|B~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
fiftyfivenm_lcell_comb \hyperram_0|Selector28~1 (
// Equation(s):
// \hyperram_0|Selector28~1_combout  = (!\hyperram_0|state.latency_delay~q  & (!\hyperram_0|tick_counter [0] & !\hyperram_0|state.wr~q ))

	.dataa(gnd),
	.datab(\hyperram_0|state.latency_delay~q ),
	.datac(\hyperram_0|tick_counter [0]),
	.datad(\hyperram_0|state.wr~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector28~1 .lut_mask = 16'h0003;
defparam \hyperram_0|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N22
fiftyfivenm_io_ibuf \ram_dq[0]~input (
	.i(ram_dq[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[0]~input_o ));
// synopsys translate_off
defparam \ram_dq[0]~input .bus_hold = "false";
defparam \ram_dq[0]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
fiftyfivenm_lcell_comb \hyperram_0|rd_data[8]~1 (
// Equation(s):
// \hyperram_0|rd_data[8]~1_combout  = (\hyperram_0|internal_ck_p~q  & (\reset_n~input_o  & (\hyperram_0|data_process~0_combout  & \hyperram_0|state.rd~q )))

	.dataa(\hyperram_0|internal_ck_p~q ),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|data_process~0_combout ),
	.datad(\hyperram_0|state.rd~q ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[8]~1 .lut_mask = 16'h8000;
defparam \hyperram_0|rd_data[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \hyperram_0|rd_data[8] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[8] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
fiftyfivenm_lcell_comb \hyperram_0|strobe_prev~feeder (
// Equation(s):
// \hyperram_0|strobe_prev~feeder_combout  = \hyperram_0|strobe~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|strobe~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|strobe_prev~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|strobe_prev~feeder .lut_mask = 16'hF0F0;
defparam \hyperram_0|strobe_prev~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \hyperram_0|strobe_prev (
	.clk(\clock~input_o ),
	.d(\hyperram_0|strobe_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|strobe_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|strobe_prev .is_wysiwyg = "true";
defparam \hyperram_0|strobe_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
fiftyfivenm_lcell_comb \hyperram_0|Selector29~1 (
// Equation(s):
// \hyperram_0|Selector29~1_combout  = (\hyperram_0|data_process~0_combout  & ((\hyperram_0|state.rd~q  & ((!\hyperram_0|internal_ck_p~q ))) # (!\hyperram_0|state.rd~q  & (\hyperram_0|state.wr~q  & \hyperram_0|internal_ck_p~q ))))

	.dataa(\hyperram_0|data_process~0_combout ),
	.datab(\hyperram_0|state.rd~q ),
	.datac(\hyperram_0|state.wr~q ),
	.datad(\hyperram_0|internal_ck_p~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector29~1 .lut_mask = 16'h2088;
defparam \hyperram_0|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
fiftyfivenm_lcell_comb \hyperram_0|Selector29~2 (
// Equation(s):
// \hyperram_0|Selector29~2_combout  = (\hyperram_0|Selector29~1_combout  & (!\hyperram_0|strobe_prev~q )) # (!\hyperram_0|Selector29~1_combout  & ((\hyperram_0|strobe~reg0_q )))

	.dataa(gnd),
	.datab(\hyperram_0|strobe_prev~q ),
	.datac(\hyperram_0|strobe~reg0_q ),
	.datad(\hyperram_0|Selector29~1_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector29~2 .lut_mask = 16'h33F0;
defparam \hyperram_0|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \hyperram_0|strobe~reg0 (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector29~2_combout ),
	.asdata(\hyperram_0|strobe~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|strobe~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|strobe~reg0 .is_wysiwyg = "true";
defparam \hyperram_0|strobe~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
fiftyfivenm_lcell_comb \ram_wr_data~2 (
// Equation(s):
// \ram_wr_data~2_combout  = (\hyperram_0|rd_data [8] & !\hyperram_0|strobe~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|rd_data [8]),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~2 .lut_mask = 16'h00F0;
defparam \ram_wr_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
fiftyfivenm_lcell_comb \ram_wr_data[8]~1 (
// Equation(s):
// \ram_wr_data[8]~1_combout  = (\reset_n~input_o  & ((\hyperram_0|strobe~reg0_q ) # (!\Equal1~1_combout )))

	.dataa(\hyperram_0|strobe~reg0_q ),
	.datab(\reset_n~input_o ),
	.datac(\Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_wr_data[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data[8]~1 .lut_mask = 16'h8C8C;
defparam \ram_wr_data[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \ram_wr_data[8] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[8] .is_wysiwyg = "true";
defparam \ram_wr_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
fiftyfivenm_lcell_comb \hyperram_0|rd_data[0]~0 (
// Equation(s):
// \hyperram_0|rd_data[0]~0_combout  = (\reset_n~input_o  & (!\hyperram_0|internal_ck_p~q  & (\hyperram_0|data_process~0_combout  & \hyperram_0|state.rd~q )))

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(\hyperram_0|data_process~0_combout ),
	.datad(\hyperram_0|state.rd~q ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[0]~0 .lut_mask = 16'h2000;
defparam \hyperram_0|rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \hyperram_0|rd_data[0] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[0] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
fiftyfivenm_lcell_comb \hrddram_test:write_index[0]~1 (
// Equation(s):
// \hrddram_test:write_index[0]~1_combout  = !\hrddram_test:write_index[0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hrddram_test:write_index[0]~q ),
	.cin(gnd),
	.combout(\hrddram_test:write_index[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:write_index[0]~1 .lut_mask = 16'h00FF;
defparam \hrddram_test:write_index[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
fiftyfivenm_lcell_comb \hrddram_test:write_index[0]~0 (
// Equation(s):
// \hrddram_test:write_index[0]~0_combout  = (\hyperram_0|strobe~reg0_q  & \reset_n~input_o )

	.dataa(\hyperram_0|strobe~reg0_q ),
	.datab(\reset_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\hrddram_test:write_index[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:write_index[0]~0 .lut_mask = 16'h8888;
defparam \hrddram_test:write_index[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \hrddram_test:write_index[0] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\hrddram_test:write_index[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hrddram_test:write_index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:write_index[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:write_index[0] .is_wysiwyg = "true";
defparam \hrddram_test:write_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
fiftyfivenm_lcell_comb \ram_wr_data~0 (
// Equation(s):
// \ram_wr_data~0_combout  = (\hyperram_0|strobe~reg0_q  & ((!\hrddram_test:write_index[0]~q ))) # (!\hyperram_0|strobe~reg0_q  & (\hyperram_0|rd_data [0]))

	.dataa(\hyperram_0|rd_data [0]),
	.datab(\hyperram_0|strobe~reg0_q ),
	.datac(gnd),
	.datad(\hrddram_test:write_index[0]~q ),
	.cin(gnd),
	.combout(\ram_wr_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~0 .lut_mask = 16'h22EE;
defparam \ram_wr_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \ram_wr_data[0] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[0] .is_wysiwyg = "true";
defparam \ram_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
fiftyfivenm_lcell_comb \hyperram_0|Selector28~0 (
// Equation(s):
// \hyperram_0|Selector28~0_combout  = (\hyperram_0|state.wr~q  & ((\hyperram_0|internal_ck_p~q  & ((ram_wr_data[0]))) # (!\hyperram_0|internal_ck_p~q  & (ram_wr_data[8]))))

	.dataa(ram_wr_data[8]),
	.datab(ram_wr_data[0]),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(\hyperram_0|state.wr~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector28~0 .lut_mask = 16'hCA00;
defparam \hyperram_0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
fiftyfivenm_lcell_comb \hyperram_0|Selector28~2 (
// Equation(s):
// \hyperram_0|Selector28~2_combout  = (\hyperram_0|Selector28~0_combout ) # ((\hyperram_0|tick_counter [1] & (!\hyperram_0|tick_counter [2] & \hyperram_0|Selector28~1_combout )))

	.dataa(\hyperram_0|tick_counter [1]),
	.datab(\hyperram_0|tick_counter [2]),
	.datac(\hyperram_0|Selector28~1_combout ),
	.datad(\hyperram_0|Selector28~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector28~2 .lut_mask = 16'hFF20;
defparam \hyperram_0|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
fiftyfivenm_lcell_comb \hyperram_0|internal_data_out[0]~0 (
// Equation(s):
// \hyperram_0|internal_data_out[0]~0_combout  = (!\hyperram_0|state.rd~q  & (\hyperram_0|state.idle~q  & ((\hyperram_0|data_process~0_combout ) # (!\hyperram_0|state.wr~q ))))

	.dataa(\hyperram_0|state.wr~q ),
	.datab(\hyperram_0|state.rd~q ),
	.datac(\hyperram_0|data_process~0_combout ),
	.datad(\hyperram_0|state.idle~q ),
	.cin(gnd),
	.combout(\hyperram_0|internal_data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_data_out[0]~0 .lut_mask = 16'h3100;
defparam \hyperram_0|internal_data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
fiftyfivenm_lcell_comb \hyperram_0|internal_data_out[0]~1 (
// Equation(s):
// \hyperram_0|internal_data_out[0]~1_combout  = (\reset_n~input_o  & \hyperram_0|internal_data_out[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|internal_data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|internal_data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_data_out[0]~1 .lut_mask = 16'hF000;
defparam \hyperram_0|internal_data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \hyperram_0|internal_data_out[0] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector28~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[0] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
fiftyfivenm_lcell_comb \hyperram_0|dq[0]~8 (
// Equation(s):
// \hyperram_0|dq[0]~8_combout  = (\hyperram_0|internal_data_out [0] & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.wr~q )))

	.dataa(\hyperram_0|state.command~q ),
	.datab(\hyperram_0|state.wr~q ),
	.datac(\hyperram_0|internal_data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|dq[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[0]~8 .lut_mask = 16'hE0E0;
defparam \hyperram_0|dq[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N29
fiftyfivenm_io_ibuf \ram_dq[1]~input (
	.i(ram_dq[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[1]~input_o ));
// synopsys translate_off
defparam \ram_dq[1]~input .bus_hold = "false";
defparam \ram_dq[1]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
fiftyfivenm_lcell_comb \hyperram_0|rd_data[9]~feeder (
// Equation(s):
// \hyperram_0|rd_data[9]~feeder_combout  = \ram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[9]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \hyperram_0|rd_data[9] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|rd_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[9] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
fiftyfivenm_lcell_comb \ram_wr_data~4 (
// Equation(s):
// \ram_wr_data~4_combout  = (\hyperram_0|rd_data [9] & !\hyperram_0|strobe~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|rd_data [9]),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~4 .lut_mask = 16'h00F0;
defparam \ram_wr_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \ram_wr_data[9] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[9] .is_wysiwyg = "true";
defparam \ram_wr_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
fiftyfivenm_lcell_comb \hyperram_0|rd_data[1]~feeder (
// Equation(s):
// \hyperram_0|rd_data[1]~feeder_combout  = \ram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[1]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N3
dffeas \hyperram_0|rd_data[1] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|rd_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[1] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\hrddram_test:write_index[0]~q  & (\hrddram_test:write_index[1]~q  & VCC)) # (!\hrddram_test:write_index[0]~q  & (\hrddram_test:write_index[1]~q  $ (VCC)))
// \Add1~1  = CARRY((!\hrddram_test:write_index[0]~q  & \hrddram_test:write_index[1]~q ))

	.dataa(\hrddram_test:write_index[0]~q ),
	.datab(\hrddram_test:write_index[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h9944;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \hrddram_test:write_index[1] (
	.clk(\clock~input_o ),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hrddram_test:write_index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:write_index[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:write_index[1] .is_wysiwyg = "true";
defparam \hrddram_test:write_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
fiftyfivenm_lcell_comb \ram_wr_data~3 (
// Equation(s):
// \ram_wr_data~3_combout  = (\hyperram_0|strobe~reg0_q  & ((\hrddram_test:write_index[1]~q ))) # (!\hyperram_0|strobe~reg0_q  & (\hyperram_0|rd_data [1]))

	.dataa(\hyperram_0|rd_data [1]),
	.datab(gnd),
	.datac(\hrddram_test:write_index[1]~q ),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~3 .lut_mask = 16'hF0AA;
defparam \ram_wr_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \ram_wr_data[1] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[1] .is_wysiwyg = "true";
defparam \ram_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
fiftyfivenm_lcell_comb \hyperram_0|Selector27~0 (
// Equation(s):
// \hyperram_0|Selector27~0_combout  = (\hyperram_0|internal_ck_p~q  & ((ram_wr_data[1]))) # (!\hyperram_0|internal_ck_p~q  & (ram_wr_data[9]))

	.dataa(ram_wr_data[9]),
	.datab(ram_wr_data[1]),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector27~0 .lut_mask = 16'hCACA;
defparam \hyperram_0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \hyperram_0|internal_data_out[1] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[1] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
fiftyfivenm_lcell_comb \hyperram_0|dq[1]~9 (
// Equation(s):
// \hyperram_0|dq[1]~9_combout  = (\hyperram_0|internal_data_out [1] & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.wr~q )))

	.dataa(\hyperram_0|state.command~q ),
	.datab(\hyperram_0|state.wr~q ),
	.datac(gnd),
	.datad(\hyperram_0|internal_data_out [1]),
	.cin(gnd),
	.combout(\hyperram_0|dq[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[1]~9 .lut_mask = 16'hEE00;
defparam \hyperram_0|dq[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
fiftyfivenm_io_ibuf \ram_dq[2]~input (
	.i(ram_dq[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[2]~input_o ));
// synopsys translate_off
defparam \ram_dq[2]~input .bus_hold = "false";
defparam \ram_dq[2]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
fiftyfivenm_lcell_comb \hyperram_0|rd_data[2]~feeder (
// Equation(s):
// \hyperram_0|rd_data[2]~feeder_combout  = \ram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[2]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \hyperram_0|rd_data[2] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|rd_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[2] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\hrddram_test:write_index[2]~q  & ((\Add1~1 ) # (GND))) # (!\hrddram_test:write_index[2]~q  & (!\Add1~1 ))
// \Add1~3  = CARRY((\hrddram_test:write_index[2]~q ) # (!\Add1~1 ))

	.dataa(gnd),
	.datab(\hrddram_test:write_index[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hC3CF;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
fiftyfivenm_lcell_comb \hrddram_test:write_index[2]~0 (
// Equation(s):
// \hrddram_test:write_index[2]~0_combout  = !\Add1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\hrddram_test:write_index[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:write_index[2]~0 .lut_mask = 16'h00FF;
defparam \hrddram_test:write_index[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \hrddram_test:write_index[2] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:write_index[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hrddram_test:write_index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:write_index[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:write_index[2] .is_wysiwyg = "true";
defparam \hrddram_test:write_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
fiftyfivenm_lcell_comb \ram_wr_data~5 (
// Equation(s):
// \ram_wr_data~5_combout  = (\hyperram_0|strobe~reg0_q  & ((!\hrddram_test:write_index[2]~q ))) # (!\hyperram_0|strobe~reg0_q  & (\hyperram_0|rd_data [2]))

	.dataa(\hyperram_0|rd_data [2]),
	.datab(\hrddram_test:write_index[2]~q ),
	.datac(gnd),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~5 .lut_mask = 16'h33AA;
defparam \ram_wr_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \ram_wr_data[2] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_wr_data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[2] .is_wysiwyg = "true";
defparam \ram_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
fiftyfivenm_lcell_comb \hyperram_0|rd_data[10]~feeder (
// Equation(s):
// \hyperram_0|rd_data[10]~feeder_combout  = \ram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[10]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \hyperram_0|rd_data[10] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|rd_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[10] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
fiftyfivenm_lcell_comb \ram_wr_data~6 (
// Equation(s):
// \ram_wr_data~6_combout  = (\hyperram_0|rd_data [10] & !\hyperram_0|strobe~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|rd_data [10]),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~6 .lut_mask = 16'h00F0;
defparam \ram_wr_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \ram_wr_data[10] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[10] .is_wysiwyg = "true";
defparam \ram_wr_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
fiftyfivenm_lcell_comb \hyperram_0|Selector26~0 (
// Equation(s):
// \hyperram_0|Selector26~0_combout  = (\hyperram_0|internal_ck_p~q  & (ram_wr_data[2])) # (!\hyperram_0|internal_ck_p~q  & ((ram_wr_data[10])))

	.dataa(gnd),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(ram_wr_data[2]),
	.datad(ram_wr_data[10]),
	.cin(gnd),
	.combout(\hyperram_0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector26~0 .lut_mask = 16'hF3C0;
defparam \hyperram_0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \hyperram_0|internal_data_out[2] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[2] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
fiftyfivenm_lcell_comb \hyperram_0|dq[2]~10 (
// Equation(s):
// \hyperram_0|dq[2]~10_combout  = (\hyperram_0|internal_data_out [2] & ((\hyperram_0|state.wr~q ) # (\hyperram_0|state.command~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.wr~q ),
	.datac(\hyperram_0|state.command~q ),
	.datad(\hyperram_0|internal_data_out [2]),
	.cin(gnd),
	.combout(\hyperram_0|dq[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[2]~10 .lut_mask = 16'hFC00;
defparam \hyperram_0|dq[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
fiftyfivenm_io_ibuf \ram_dq[3]~input (
	.i(ram_dq[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[3]~input_o ));
// synopsys translate_off
defparam \ram_dq[3]~input .bus_hold = "false";
defparam \ram_dq[3]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \hyperram_0|rd_data[11] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[11] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
fiftyfivenm_lcell_comb \ram_wr_data~8 (
// Equation(s):
// \ram_wr_data~8_combout  = (\hyperram_0|rd_data [11] & !\hyperram_0|strobe~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|rd_data [11]),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~8 .lut_mask = 16'h00F0;
defparam \ram_wr_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \ram_wr_data[11] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[11] .is_wysiwyg = "true";
defparam \ram_wr_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
fiftyfivenm_lcell_comb \hyperram_0|rd_data[3]~feeder (
// Equation(s):
// \hyperram_0|rd_data[3]~feeder_combout  = \ram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[3]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[3]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N1
dffeas \hyperram_0|rd_data[3] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|rd_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[3] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\hrddram_test:write_index[3]~q  & (!\Add1~3  & VCC)) # (!\hrddram_test:write_index[3]~q  & (\Add1~3  $ (GND)))
// \Add1~5  = CARRY((!\hrddram_test:write_index[3]~q  & !\Add1~3 ))

	.dataa(\hrddram_test:write_index[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h5A05;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
fiftyfivenm_lcell_comb \hrddram_test:write_index[3]~0 (
// Equation(s):
// \hrddram_test:write_index[3]~0_combout  = !\Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\hrddram_test:write_index[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:write_index[3]~0 .lut_mask = 16'h00FF;
defparam \hrddram_test:write_index[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \hrddram_test:write_index[3] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:write_index[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hrddram_test:write_index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:write_index[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:write_index[3] .is_wysiwyg = "true";
defparam \hrddram_test:write_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
fiftyfivenm_lcell_comb \ram_wr_data~7 (
// Equation(s):
// \ram_wr_data~7_combout  = (\hyperram_0|strobe~reg0_q  & ((!\hrddram_test:write_index[3]~q ))) # (!\hyperram_0|strobe~reg0_q  & (\hyperram_0|rd_data [3]))

	.dataa(\hyperram_0|rd_data [3]),
	.datab(gnd),
	.datac(\hrddram_test:write_index[3]~q ),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~7 .lut_mask = 16'h0FAA;
defparam \ram_wr_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N27
dffeas \ram_wr_data[3] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[3] .is_wysiwyg = "true";
defparam \ram_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
fiftyfivenm_lcell_comb \hyperram_0|Selector25~0 (
// Equation(s):
// \hyperram_0|Selector25~0_combout  = (\hyperram_0|internal_ck_p~q  & ((ram_wr_data[3]))) # (!\hyperram_0|internal_ck_p~q  & (ram_wr_data[11]))

	.dataa(gnd),
	.datab(ram_wr_data[11]),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(ram_wr_data[3]),
	.cin(gnd),
	.combout(\hyperram_0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector25~0 .lut_mask = 16'hFC0C;
defparam \hyperram_0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \hyperram_0|internal_data_out[3] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[3] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
fiftyfivenm_lcell_comb \hyperram_0|dq[3]~11 (
// Equation(s):
// \hyperram_0|dq[3]~11_combout  = (\hyperram_0|internal_data_out [3] & ((\hyperram_0|state.wr~q ) # (\hyperram_0|state.command~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.wr~q ),
	.datac(\hyperram_0|state.command~q ),
	.datad(\hyperram_0|internal_data_out [3]),
	.cin(gnd),
	.combout(\hyperram_0|dq[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[3]~11 .lut_mask = 16'hFC00;
defparam \hyperram_0|dq[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
fiftyfivenm_io_ibuf \ram_dq[4]~input (
	.i(ram_dq[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[4]~input_o ));
// synopsys translate_off
defparam \ram_dq[4]~input .bus_hold = "false";
defparam \ram_dq[4]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \hyperram_0|rd_data[12] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[12] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
fiftyfivenm_lcell_comb \ram_wr_data~10 (
// Equation(s):
// \ram_wr_data~10_combout  = (\hyperram_0|rd_data [12] & !\hyperram_0|strobe~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|rd_data [12]),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~10 .lut_mask = 16'h00F0;
defparam \ram_wr_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \ram_wr_data[12] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[12] .is_wysiwyg = "true";
defparam \ram_wr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\hrddram_test:write_index[4]~q  & ((\Add1~5 ) # (GND))) # (!\hrddram_test:write_index[4]~q  & (!\Add1~5 ))
// \Add1~7  = CARRY((\hrddram_test:write_index[4]~q ) # (!\Add1~5 ))

	.dataa(gnd),
	.datab(\hrddram_test:write_index[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hC3CF;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
fiftyfivenm_lcell_comb \hrddram_test:write_index[4]~0 (
// Equation(s):
// \hrddram_test:write_index[4]~0_combout  = !\Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hrddram_test:write_index[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:write_index[4]~0 .lut_mask = 16'h0F0F;
defparam \hrddram_test:write_index[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \hrddram_test:write_index[4] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:write_index[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hrddram_test:write_index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:write_index[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:write_index[4] .is_wysiwyg = "true";
defparam \hrddram_test:write_index[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N11
dffeas \hyperram_0|rd_data[4] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[4] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
fiftyfivenm_lcell_comb \ram_wr_data~9 (
// Equation(s):
// \ram_wr_data~9_combout  = (\hyperram_0|strobe~reg0_q  & (!\hrddram_test:write_index[4]~q )) # (!\hyperram_0|strobe~reg0_q  & ((\hyperram_0|rd_data [4])))

	.dataa(gnd),
	.datab(\hrddram_test:write_index[4]~q ),
	.datac(\hyperram_0|strobe~reg0_q ),
	.datad(\hyperram_0|rd_data [4]),
	.cin(gnd),
	.combout(\ram_wr_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~9 .lut_mask = 16'h3F30;
defparam \ram_wr_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \ram_wr_data[4] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[4] .is_wysiwyg = "true";
defparam \ram_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
fiftyfivenm_lcell_comb \hyperram_0|Selector24~0 (
// Equation(s):
// \hyperram_0|Selector24~0_combout  = (\hyperram_0|internal_ck_p~q  & ((ram_wr_data[4]))) # (!\hyperram_0|internal_ck_p~q  & (ram_wr_data[12]))

	.dataa(gnd),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(ram_wr_data[12]),
	.datad(ram_wr_data[4]),
	.cin(gnd),
	.combout(\hyperram_0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector24~0 .lut_mask = 16'hFC30;
defparam \hyperram_0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \hyperram_0|internal_data_out[4] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[4] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
fiftyfivenm_lcell_comb \hyperram_0|dq[4]~12 (
// Equation(s):
// \hyperram_0|dq[4]~12_combout  = (\hyperram_0|internal_data_out [4] & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.wr~q )))

	.dataa(\hyperram_0|state.command~q ),
	.datab(gnd),
	.datac(\hyperram_0|state.wr~q ),
	.datad(\hyperram_0|internal_data_out [4]),
	.cin(gnd),
	.combout(\hyperram_0|dq[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[4]~12 .lut_mask = 16'hFA00;
defparam \hyperram_0|dq[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
fiftyfivenm_io_ibuf \ram_dq[5]~input (
	.i(ram_dq[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[5]~input_o ));
// synopsys translate_off
defparam \ram_dq[5]~input .bus_hold = "false";
defparam \ram_dq[5]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \hyperram_0|rd_data[13] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[13] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
fiftyfivenm_lcell_comb \ram_wr_data~12 (
// Equation(s):
// \ram_wr_data~12_combout  = (\hyperram_0|rd_data [13] & !\hyperram_0|strobe~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|rd_data [13]),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~12 .lut_mask = 16'h00F0;
defparam \ram_wr_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \ram_wr_data[13] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[13] .is_wysiwyg = "true";
defparam \ram_wr_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\hrddram_test:write_index[5]~q  & (!\Add1~7  & VCC)) # (!\hrddram_test:write_index[5]~q  & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((!\hrddram_test:write_index[5]~q  & !\Add1~7 ))

	.dataa(\hrddram_test:write_index[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h5A05;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
fiftyfivenm_lcell_comb \hrddram_test:write_index[5]~0 (
// Equation(s):
// \hrddram_test:write_index[5]~0_combout  = !\Add1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\hrddram_test:write_index[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:write_index[5]~0 .lut_mask = 16'h00FF;
defparam \hrddram_test:write_index[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \hrddram_test:write_index[5] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:write_index[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hrddram_test:write_index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:write_index[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:write_index[5] .is_wysiwyg = "true";
defparam \hrddram_test:write_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
fiftyfivenm_lcell_comb \hyperram_0|rd_data[5]~feeder (
// Equation(s):
// \hyperram_0|rd_data[5]~feeder_combout  = \ram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[5]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \hyperram_0|rd_data[5] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|rd_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[5] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
fiftyfivenm_lcell_comb \ram_wr_data~11 (
// Equation(s):
// \ram_wr_data~11_combout  = (\hyperram_0|strobe~reg0_q  & (!\hrddram_test:write_index[5]~q )) # (!\hyperram_0|strobe~reg0_q  & ((\hyperram_0|rd_data [5])))

	.dataa(gnd),
	.datab(\hrddram_test:write_index[5]~q ),
	.datac(\hyperram_0|rd_data [5]),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~11 .lut_mask = 16'h33F0;
defparam \ram_wr_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \ram_wr_data[5] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[5] .is_wysiwyg = "true";
defparam \ram_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
fiftyfivenm_lcell_comb \hyperram_0|Selector23~0 (
// Equation(s):
// \hyperram_0|Selector23~0_combout  = (\hyperram_0|state.wr~q  & ((\hyperram_0|internal_ck_p~q  & ((ram_wr_data[5]))) # (!\hyperram_0|internal_ck_p~q  & (ram_wr_data[13]))))

	.dataa(\hyperram_0|state.wr~q ),
	.datab(ram_wr_data[13]),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(ram_wr_data[5]),
	.cin(gnd),
	.combout(\hyperram_0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector23~0 .lut_mask = 16'hA808;
defparam \hyperram_0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
fiftyfivenm_lcell_comb \hyperram_0|Selector23~1 (
// Equation(s):
// \hyperram_0|Selector23~1_combout  = (\hyperram_0|Selector23~0_combout ) # ((\hyperram_0|Selector28~1_combout  & (\hyperram_0|tick_counter [2] $ (!\hyperram_0|tick_counter [1]))))

	.dataa(\hyperram_0|Selector28~1_combout ),
	.datab(\hyperram_0|Selector23~0_combout ),
	.datac(\hyperram_0|tick_counter [2]),
	.datad(\hyperram_0|tick_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector23~1 .lut_mask = 16'hECCE;
defparam \hyperram_0|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \hyperram_0|internal_data_out[5] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[5] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
fiftyfivenm_lcell_comb \hyperram_0|dq[5]~13 (
// Equation(s):
// \hyperram_0|dq[5]~13_combout  = (\hyperram_0|internal_data_out [5] & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.wr~q )))

	.dataa(\hyperram_0|state.command~q ),
	.datab(\hyperram_0|state.wr~q ),
	.datac(\hyperram_0|internal_data_out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|dq[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[5]~13 .lut_mask = 16'hE0E0;
defparam \hyperram_0|dq[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
fiftyfivenm_io_ibuf \ram_dq[6]~input (
	.i(ram_dq[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[6]~input_o ));
// synopsys translate_off
defparam \ram_dq[6]~input .bus_hold = "false";
defparam \ram_dq[6]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
fiftyfivenm_lcell_comb \hyperram_0|rd_data[14]~feeder (
// Equation(s):
// \hyperram_0|rd_data[14]~feeder_combout  = \ram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[6]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[14]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \hyperram_0|rd_data[14] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|rd_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[14] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
fiftyfivenm_lcell_comb \ram_wr_data~14 (
// Equation(s):
// \ram_wr_data~14_combout  = (\hyperram_0|rd_data [14] & !\hyperram_0|strobe~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|rd_data [14]),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~14 .lut_mask = 16'h00F0;
defparam \ram_wr_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \ram_wr_data[14] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_wr_data~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[14] .is_wysiwyg = "true";
defparam \ram_wr_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = \Add1~9  $ (\hrddram_test:write_index[6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hrddram_test:write_index[6]~q ),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h0FF0;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \hrddram_test:write_index[6] (
	.clk(\clock~input_o ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hrddram_test:write_index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:write_index[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:write_index[6] .is_wysiwyg = "true";
defparam \hrddram_test:write_index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
fiftyfivenm_lcell_comb \hyperram_0|rd_data[6]~feeder (
// Equation(s):
// \hyperram_0|rd_data[6]~feeder_combout  = \ram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[6]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[6]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \hyperram_0|rd_data[6] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|rd_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[6] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
fiftyfivenm_lcell_comb \ram_wr_data~13 (
// Equation(s):
// \ram_wr_data~13_combout  = (\hyperram_0|strobe~reg0_q  & (\hrddram_test:write_index[6]~q )) # (!\hyperram_0|strobe~reg0_q  & ((\hyperram_0|rd_data [6])))

	.dataa(gnd),
	.datab(\hrddram_test:write_index[6]~q ),
	.datac(\hyperram_0|rd_data [6]),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~13 .lut_mask = 16'hCCF0;
defparam \ram_wr_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N23
dffeas \ram_wr_data[6] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[6] .is_wysiwyg = "true";
defparam \ram_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
fiftyfivenm_lcell_comb \hyperram_0|Selector22~0 (
// Equation(s):
// \hyperram_0|Selector22~0_combout  = (\hyperram_0|state.wr~q  & ((\hyperram_0|internal_ck_p~q  & ((ram_wr_data[6]))) # (!\hyperram_0|internal_ck_p~q  & (ram_wr_data[14]))))

	.dataa(ram_wr_data[14]),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(ram_wr_data[6]),
	.datad(\hyperram_0|state.wr~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector22~0 .lut_mask = 16'hE200;
defparam \hyperram_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
fiftyfivenm_lcell_comb \hyperram_0|Selector22~1 (
// Equation(s):
// \hyperram_0|Selector22~1_combout  = (\hyperram_0|Selector22~0_combout ) # ((\hyperram_0|Selector28~1_combout  & (\hyperram_0|tick_counter [1] $ (!\hyperram_0|tick_counter [2]))))

	.dataa(\hyperram_0|Selector28~1_combout ),
	.datab(\hyperram_0|tick_counter [1]),
	.datac(\hyperram_0|tick_counter [2]),
	.datad(\hyperram_0|Selector22~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector22~1 .lut_mask = 16'hFF82;
defparam \hyperram_0|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \hyperram_0|internal_data_out[6] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[6] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
fiftyfivenm_lcell_comb \hyperram_0|dq[6]~14 (
// Equation(s):
// \hyperram_0|dq[6]~14_combout  = (\hyperram_0|internal_data_out [6] & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.wr~q )))

	.dataa(\hyperram_0|state.command~q ),
	.datab(\hyperram_0|state.wr~q ),
	.datac(\hyperram_0|internal_data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|dq[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[6]~14 .lut_mask = 16'hE0E0;
defparam \hyperram_0|dq[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
fiftyfivenm_lcell_comb \hyperram_0|Selector21~1 (
// Equation(s):
// \hyperram_0|Selector21~1_combout  = (\hyperram_0|state.command~q  & (\hyperram_0|read_write~q  & (\hyperram_0|tick_counter [2] $ (!\hyperram_0|tick_counter [1]))))

	.dataa(\hyperram_0|tick_counter [2]),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|tick_counter [1]),
	.datad(\hyperram_0|read_write~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector21~1 .lut_mask = 16'h8400;
defparam \hyperram_0|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
fiftyfivenm_io_ibuf \ram_dq[7]~input (
	.i(ram_dq[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[7]~input_o ));
// synopsys translate_off
defparam \ram_dq[7]~input .bus_hold = "false";
defparam \ram_dq[7]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \hyperram_0|rd_data[15] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[15] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
fiftyfivenm_lcell_comb \ram_wr_data~16 (
// Equation(s):
// \ram_wr_data~16_combout  = (\hyperram_0|rd_data [15] & !\hyperram_0|strobe~reg0_q )

	.dataa(gnd),
	.datab(\hyperram_0|rd_data [15]),
	.datac(\hyperram_0|strobe~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_wr_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~16 .lut_mask = 16'h0C0C;
defparam \ram_wr_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \ram_wr_data[15] (
	.clk(\clock~input_o ),
	.d(\ram_wr_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[15] .is_wysiwyg = "true";
defparam \ram_wr_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N21
dffeas \hyperram_0|rd_data[7] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[7] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
fiftyfivenm_lcell_comb \ram_wr_data~15 (
// Equation(s):
// \ram_wr_data~15_combout  = (\hyperram_0|rd_data [7] & !\hyperram_0|strobe~reg0_q )

	.dataa(gnd),
	.datab(\hyperram_0|rd_data [7]),
	.datac(gnd),
	.datad(\hyperram_0|strobe~reg0_q ),
	.cin(gnd),
	.combout(\ram_wr_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_data~15 .lut_mask = 16'h00CC;
defparam \ram_wr_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \ram_wr_data[7] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\ram_wr_data~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_wr_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_wr_data[7] .is_wysiwyg = "true";
defparam \ram_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
fiftyfivenm_lcell_comb \hyperram_0|Selector21~0 (
// Equation(s):
// \hyperram_0|Selector21~0_combout  = (\hyperram_0|state.wr~q  & ((\hyperram_0|internal_ck_p~q  & ((ram_wr_data[7]))) # (!\hyperram_0|internal_ck_p~q  & (ram_wr_data[15]))))

	.dataa(\hyperram_0|state.wr~q ),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(ram_wr_data[15]),
	.datad(ram_wr_data[7]),
	.cin(gnd),
	.combout(\hyperram_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector21~0 .lut_mask = 16'hA820;
defparam \hyperram_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
fiftyfivenm_lcell_comb \hyperram_0|Selector21~2 (
// Equation(s):
// \hyperram_0|Selector21~2_combout  = (\hyperram_0|tick_counter [0] & (((\hyperram_0|data_process~0_combout  & \hyperram_0|Selector21~0_combout )))) # (!\hyperram_0|tick_counter [0] & ((\hyperram_0|Selector21~1_combout ) # 
// ((\hyperram_0|data_process~0_combout  & \hyperram_0|Selector21~0_combout ))))

	.dataa(\hyperram_0|tick_counter [0]),
	.datab(\hyperram_0|Selector21~1_combout ),
	.datac(\hyperram_0|data_process~0_combout ),
	.datad(\hyperram_0|Selector21~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector21~2 .lut_mask = 16'hF444;
defparam \hyperram_0|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
fiftyfivenm_lcell_comb \hyperram_0|Selector21~3 (
// Equation(s):
// \hyperram_0|Selector21~3_combout  = (\hyperram_0|Selector21~2_combout ) # ((!\hyperram_0|internal_data_out[0]~0_combout  & \hyperram_0|internal_data_out [7]))

	.dataa(gnd),
	.datab(\hyperram_0|internal_data_out[0]~0_combout ),
	.datac(\hyperram_0|internal_data_out [7]),
	.datad(\hyperram_0|Selector21~2_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector21~3 .lut_mask = 16'hFF30;
defparam \hyperram_0|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \hyperram_0|internal_data_out[7] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|Selector21~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[7] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
fiftyfivenm_lcell_comb \hyperram_0|dq[7]~15 (
// Equation(s):
// \hyperram_0|dq[7]~15_combout  = (\hyperram_0|internal_data_out [7] & ((\hyperram_0|state.wr~q ) # (\hyperram_0|state.command~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.wr~q ),
	.datac(\hyperram_0|state.command~q ),
	.datad(\hyperram_0|internal_data_out [7]),
	.cin(gnd),
	.combout(\hyperram_0|dq[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[7]~15 .lut_mask = 16'hFC00;
defparam \hyperram_0|dq[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N15
fiftyfivenm_io_ibuf \ram_rst~input (
	.i(ram_rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_rst~input_o ));
// synopsys translate_off
defparam \ram_rst~input .bus_hold = "false";
defparam \ram_rst~input .listen_to_nsleep_signal = "false";
defparam \ram_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N1
fiftyfivenm_io_ibuf \A~input (
	.i(A),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A~input_o ));
// synopsys translate_off
defparam \A~input .bus_hold = "false";
defparam \A~input .listen_to_nsleep_signal = "false";
defparam \A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N1
fiftyfivenm_io_ibuf \B~input (
	.i(B),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B~input_o ));
// synopsys translate_off
defparam \B~input .bus_hold = "false";
defparam \B~input .listen_to_nsleep_signal = "false";
defparam \B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
fiftyfivenm_io_ibuf \ram_cs_n~input (
	.i(ram_cs_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_cs_n~input_o ));
// synopsys translate_off
defparam \ram_cs_n~input .bus_hold = "false";
defparam \ram_cs_n~input .listen_to_nsleep_signal = "false";
defparam \ram_cs_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
fiftyfivenm_io_ibuf \ram_ck_p~input (
	.i(ram_ck_p),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_ck_p~input_o ));
// synopsys translate_off
defparam \ram_ck_p~input .bus_hold = "false";
defparam \ram_ck_p~input .listen_to_nsleep_signal = "false";
defparam \ram_ck_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N15
fiftyfivenm_io_ibuf \ram_ck_n~input (
	.i(ram_ck_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_ck_n~input_o ));
// synopsys translate_off
defparam \ram_ck_n~input .bus_hold = "false";
defparam \ram_ck_n~input .listen_to_nsleep_signal = "false";
defparam \ram_ck_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N15
fiftyfivenm_io_ibuf \t_ram_rst~input (
	.i(t_ram_rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_rst~input_o ));
// synopsys translate_off
defparam \t_ram_rst~input .bus_hold = "false";
defparam \t_ram_rst~input .listen_to_nsleep_signal = "false";
defparam \t_ram_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N15
fiftyfivenm_io_ibuf \t_ram_cs_n~input (
	.i(t_ram_cs_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_cs_n~input_o ));
// synopsys translate_off
defparam \t_ram_cs_n~input .bus_hold = "false";
defparam \t_ram_cs_n~input .listen_to_nsleep_signal = "false";
defparam \t_ram_cs_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N8
fiftyfivenm_io_ibuf \t_ram_ck_p~input (
	.i(t_ram_ck_p),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_ck_p~input_o ));
// synopsys translate_off
defparam \t_ram_ck_p~input .bus_hold = "false";
defparam \t_ram_ck_p~input .listen_to_nsleep_signal = "false";
defparam \t_ram_ck_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N1
fiftyfivenm_io_ibuf \t_ram_ck_n~input (
	.i(t_ram_ck_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_ck_n~input_o ));
// synopsys translate_off
defparam \t_ram_ck_n~input .bus_hold = "false";
defparam \t_ram_ck_n~input .listen_to_nsleep_signal = "false";
defparam \t_ram_ck_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N22
fiftyfivenm_io_ibuf \t_ram_rwds~input (
	.i(t_ram_rwds),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_rwds~input_o ));
// synopsys translate_off
defparam \t_ram_rwds~input .bus_hold = "false";
defparam \t_ram_rwds~input .listen_to_nsleep_signal = "false";
defparam \t_ram_rwds~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N22
fiftyfivenm_io_ibuf \t_ram_dq[0]~input (
	.i(t_ram_dq[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[0]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[0]~input .bus_hold = "false";
defparam \t_ram_dq[0]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N15
fiftyfivenm_io_ibuf \t_ram_dq[1]~input (
	.i(t_ram_dq[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[1]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[1]~input .bus_hold = "false";
defparam \t_ram_dq[1]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N22
fiftyfivenm_io_ibuf \t_ram_dq[2]~input (
	.i(t_ram_dq[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[2]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[2]~input .bus_hold = "false";
defparam \t_ram_dq[2]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N15
fiftyfivenm_io_ibuf \t_ram_dq[3]~input (
	.i(t_ram_dq[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[3]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[3]~input .bus_hold = "false";
defparam \t_ram_dq[3]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N22
fiftyfivenm_io_ibuf \t_ram_dq[4]~input (
	.i(t_ram_dq[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[4]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[4]~input .bus_hold = "false";
defparam \t_ram_dq[4]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N15
fiftyfivenm_io_ibuf \t_ram_dq[5]~input (
	.i(t_ram_dq[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[5]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[5]~input .bus_hold = "false";
defparam \t_ram_dq[5]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y22_N22
fiftyfivenm_io_ibuf \t_ram_dq[6]~input (
	.i(t_ram_dq[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[6]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[6]~input .bus_hold = "false";
defparam \t_ram_dq[6]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y22_N15
fiftyfivenm_io_ibuf \t_ram_dq[7]~input (
	.i(t_ram_dq[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[7]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[7]~input .bus_hold = "false";
defparam \t_ram_dq[7]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign A = \A~output_o ;

assign B = \B~output_o ;

assign ram_rst = \ram_rst~output_o ;

assign ram_cs_n = \ram_cs_n~output_o ;

assign ram_ck_p = \ram_ck_p~output_o ;

assign ram_ck_n = \ram_ck_n~output_o ;

assign ram_rwds = \ram_rwds~output_o ;

assign ram_dq[0] = \ram_dq[0]~output_o ;

assign ram_dq[1] = \ram_dq[1]~output_o ;

assign ram_dq[2] = \ram_dq[2]~output_o ;

assign ram_dq[3] = \ram_dq[3]~output_o ;

assign ram_dq[4] = \ram_dq[4]~output_o ;

assign ram_dq[5] = \ram_dq[5]~output_o ;

assign ram_dq[6] = \ram_dq[6]~output_o ;

assign ram_dq[7] = \ram_dq[7]~output_o ;

assign t_ram_rst = \t_ram_rst~output_o ;

assign t_ram_cs_n = \t_ram_cs_n~output_o ;

assign t_ram_ck_p = \t_ram_ck_p~output_o ;

assign t_ram_ck_n = \t_ram_ck_n~output_o ;

assign t_ram_rwds = \t_ram_rwds~output_o ;

assign t_ram_dq[0] = \t_ram_dq[0]~output_o ;

assign t_ram_dq[1] = \t_ram_dq[1]~output_o ;

assign t_ram_dq[2] = \t_ram_dq[2]~output_o ;

assign t_ram_dq[3] = \t_ram_dq[3]~output_o ;

assign t_ram_dq[4] = \t_ram_dq[4]~output_o ;

assign t_ram_dq[5] = \t_ram_dq[5]~output_o ;

assign t_ram_dq[6] = \t_ram_dq[6]~output_o ;

assign t_ram_dq[7] = \t_ram_dq[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_16,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_18,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_19,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_129,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_136,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_138,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
