-- arria10_scu4_lvds_obuf.vhd

-- Generated using ACDS version 18.1 625

library IEEE;
library arria10_scu4_lvds_obuf_altera_gpio_181;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use arria10_scu4_lvds_obuf_altera_gpio_181.arria10_scu4_lvds_obuf_pkg.all;

entity arria10_scu4_lvds_obuf is
	port (
		din       : in  std_logic_vector(0 downto 0) := (others => '0'); --       din.export
		pad_out   : out std_logic_vector(0 downto 0);                    --   pad_out.export
		pad_out_b : out std_logic_vector(0 downto 0)                     -- pad_out_b.export
	);
end entity arria10_scu4_lvds_obuf;

architecture rtl of arria10_scu4_lvds_obuf is
begin

	gpio_0 : component arria10_scu4_lvds_obuf_altera_gpio_181.arria10_scu4_lvds_obuf_pkg.arria10_scu4_lvds_obuf_altera_gpio_181_7mecp6a
		port map (
			din       => din,       --       din.export
			pad_out   => pad_out,   --   pad_out.export
			pad_out_b => pad_out_b  -- pad_out_b.export
		);

end architecture rtl; -- of arria10_scu4_lvds_obuf
