

<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>

</head>

<body>

    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2fKXReader%2fDetail%3fTIMESTAMP%3d637139234250107500%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dDZKK201908010%26RESULT%3d1%26SIGN%3dRH5TiJXqwrodqyYvsZNM9ccPSNY%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=DZKK201908010&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=DZKK201908010&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>


    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZKK201908010&amp;v=MjE5MTBqTXA0OUVaSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnBGeS9rVWJyTUlUZkFaYkc0SDk=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#37" data-title="&lt;b&gt;1 锁相环的组件开发&lt;/b&gt; "><b>1 锁相环的组件开发</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#38" data-title="&lt;b&gt;1.1 载波同步锁相环功能分解&lt;/b&gt;"><b>1.1 载波同步锁相环功能分解</b></a></li>
                                                <li><a href="#44" data-title="&lt;b&gt;1.2 算法映射及实体化&lt;/b&gt;"><b>1.2 算法映射及实体化</b></a></li>
                                                <li><a href="#48" data-title="&lt;b&gt;1.3 组件模型及封装&lt;/b&gt;"><b>1.3 组件模型及封装</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#53" data-title="&lt;b&gt;2 载波同步锁相环的重构验证&lt;/b&gt; "><b>2 载波同步锁相环的重构验证</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#54" data-title="&lt;b&gt;2.1 组件重构方案&lt;/b&gt;"><b>2.1 组件重构方案</b></a></li>
                                                <li><a href="#59" data-title="&lt;b&gt;2.2 新应用仿真测试&lt;/b&gt;"><b>2.2 新应用仿真测试</b></a></li>
                                                <li><a href="#66" data-title="&lt;b&gt;2.3 组件复用分析&lt;/b&gt;"><b>2.3 组件复用分析</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#68" data-title="&lt;b&gt;3 结束语&lt;/b&gt; "><b>3 结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#41" data-title="图1 组件开发流程图">图1 组件开发流程图</a></li>
                                                <li><a href="#46" data-title="&lt;b&gt;表&lt;/b&gt;1 &lt;b&gt;算法映射及实体化对照表&lt;/b&gt;"><b>表</b>1 <b>算法映射及实体化对照表</b></a></li>
                                                <li><a href="#52" data-title="图2 组件接口实例">图2 组件接口实例</a></li>
                                                <li><a href="#56" data-title="图3 重构新锁相环示意图">图3 重构新锁相环示意图</a></li>
                                                <li><a href="#58" data-title="&lt;b&gt;表&lt;/b&gt;2 &lt;b&gt;判决反馈环配置内容&lt;/b&gt;"><b>表</b>2 <b>判决反馈环配置内容</b></a></li>
                                                <li><a href="#61" data-title="图4 载波同步锁相环仿真波形图">图4 载波同步锁相环仿真波形图</a></li>
                                                <li><a href="#64" data-title="&lt;b&gt;表&lt;/b&gt;3 &lt;b&gt;锁相环捕获时间对比&lt;/b&gt;"><b>表</b>3 <b>锁相环捕获时间对比</b></a></li>
                                                <li><a href="#65" data-title="&lt;b&gt;表&lt;/b&gt;4 &lt;b&gt;组件复用率&lt;/b&gt;"><b>表</b>4 <b>组件复用率</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="85">


                                    <a id="bibliography_1" title=" 高瑞林.数字中频接收机载波同步技术研究[D].西安:西安电子科技大学, 2014.Gao Ruilin.Research on the carrier synchronization technologies of digital IF receievers[D].Xi’an:Xidian University, 2014." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014325042.nh&amp;v=MDQ2MjFGMjZHckM2RzlISXJaRWJQSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnBGeS9rVWJyTVY=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[1]</b>
                                         高瑞林.数字中频接收机载波同步技术研究[D].西安:西安电子科技大学, 2014.Gao Ruilin.Research on the carrier synchronization technologies of digital IF receievers[D].Xi’an:Xidian University, 2014.
                                    </a>
                                </li>
                                <li id="87">


                                    <a id="bibliography_2" title=" 尹伟.高阶QAM载波同步研究与实现[D].武汉:华中科技大学, 2013.Yin Wei.Reserch and implementation of carrier Synchronization for high-order QAM [D].Wuhan:Huazhong University of Science and Technology, 2013." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014026450.nh&amp;v=MzIwMDR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVpwRnkva1Vick1WRjI2R3JPNkdOWEpyNUViUElRS0RIODQ=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[2]</b>
                                         尹伟.高阶QAM载波同步研究与实现[D].武汉:华中科技大学, 2013.Yin Wei.Reserch and implementation of carrier Synchronization for high-order QAM [D].Wuhan:Huazhong University of Science and Technology, 2013.
                                    </a>
                                </li>
                                <li id="89">


                                    <a id="bibliography_3" title=" 周淳, 邓中亮.嵌入式组件技术的研究及应用[J].现代电子技术, 2009, 32 (6) :50-52.Zhou Chun, Deng Zhongliang.Investigation and application of embedded component technology[J].Modern Electronics Technique, 2009, 32 (6) :50-52." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDDJ200906014&amp;v=MjEyNDFTblBaTEc0SHRqTXFZOUVZSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnBGeS9rVWJyTVA=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[3]</b>
                                         周淳, 邓中亮.嵌入式组件技术的研究及应用[J].现代电子技术, 2009, 32 (6) :50-52.Zhou Chun, Deng Zhongliang.Investigation and application of embedded component technology[J].Modern Electronics Technique, 2009, 32 (6) :50-52.
                                    </a>
                                </li>
                                <li id="91">


                                    <a id="bibliography_4" title=" Hepard Siegel.Applying open standard to FPGA IP interfaces[C].Boston:MIT Lincoln Laboratory 11&lt;sup&gt;th&lt;/sup&gt; Annual Workshop on High Performance Embedded Computing, 2007." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Applying Open Standard to FPGA IP Interfaces&amp;quot;">
                                        <b>[4]</b>
                                         Hepard Siegel.Applying open standard to FPGA IP interfaces[C].Boston:MIT Lincoln Laboratory 11&lt;sup&gt;th&lt;/sup&gt; Annual Workshop on High Performance Embedded Computing, 2007.
                                    </a>
                                </li>
                                <li id="93">


                                    <a id="bibliography_5" title=" 沈宙, 马忠松.高速卫星通信中全数字载波同步算法的研究[J].国外电子测量技术, 2014, 33 (4) :36-39.Shen Zhou, Ma Zhongsong.Study of high speed satellite digital carrier synchronization algorithm[J].Foreign Electronic Measurement Technology, 2014, 33 (4) :36-39." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GWCL201404012&amp;v=MjU3OTN5L2tVYnJNSWpySVlyRzRIOVhNcTQ5RVpvUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVacEY=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[5]</b>
                                         沈宙, 马忠松.高速卫星通信中全数字载波同步算法的研究[J].国外电子测量技术, 2014, 33 (4) :36-39.Shen Zhou, Ma Zhongsong.Study of high speed satellite digital carrier synchronization algorithm[J].Foreign Electronic Measurement Technology, 2014, 33 (4) :36-39.
                                    </a>
                                </li>
                                <li id="95">


                                    <a id="bibliography_6" title=" 王正磊, 周新力, 宋斌斌.一种基于改进平方环的解调方法的实现[J].电子设计工程, 2018, 26 (1) :102-105.Wang Zhenglei, Zhou Xinli, Song Binbin.FPGA implementation of MSK demodulation based on modified squariong[J].Electronic Design Engineering, 2018, 26 (1) :102-105." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GWDZ201801022&amp;v=MTEyMzZab1FLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnBGeS9rVWJyTUlqclBkTEc0SDluTXJvOUg=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[6]</b>
                                         王正磊, 周新力, 宋斌斌.一种基于改进平方环的解调方法的实现[J].电子设计工程, 2018, 26 (1) :102-105.Wang Zhenglei, Zhou Xinli, Song Binbin.FPGA implementation of MSK demodulation based on modified squariong[J].Electronic Design Engineering, 2018, 26 (1) :102-105.
                                    </a>
                                </li>
                                <li id="97">


                                    <a id="bibliography_7" title=" 杜勇.数字通信同步技术的MATLAB与FPGA实现[M].北京:电子工业出版社, 2013.Du Yong.Implementation of digital communication synchronization technology based on MATLAB and FPGA[M].Beijing:Electronics Industry Press, 2015." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787121255847000&amp;v=MzE0MTc3akpJbHNRWEZxekdiSzZIOVBKcW9kQlkrc1BEQk04enhVU21EZDlTSDduM3hFOWZidm5LcmlmWmVadkZ5bmlV&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[7]</b>
                                         杜勇.数字通信同步技术的MATLAB与FPGA实现[M].北京:电子工业出版社, 2013.Du Yong.Implementation of digital communication synchronization technology based on MATLAB and FPGA[M].Beijing:Electronics Industry Press, 2015.
                                    </a>
                                </li>
                                <li id="99">


                                    <a id="bibliography_8" title=" 吕鑫宇, 姚远程, 潭清怡, 等.基于直接提取载波技术的平方环设计[J].现代电子技术, 2010, 33 (1) :189-192.Lv Xinyu, Yao Yuancheng, Tan Qingyi, et al.Design of Squaring Loop Based on Direct Carrier Extraction[J].Modern Electronics Technique, 2010, 33 (1) :189-192." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDDJ201001062&amp;v=MDUyMjc0SDlITXJvOURab1FLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnBGeS9rVWJyTVBTblBaTEc=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[8]</b>
                                         吕鑫宇, 姚远程, 潭清怡, 等.基于直接提取载波技术的平方环设计[J].现代电子技术, 2010, 33 (1) :189-192.Lv Xinyu, Yao Yuancheng, Tan Qingyi, et al.Design of Squaring Loop Based on Direct Carrier Extraction[J].Modern Electronics Technique, 2010, 33 (1) :189-192.
                                    </a>
                                </li>
                                <li id="101">


                                    <a id="bibliography_9" title=" 焦淑红, 智扬.基于FPGA的高阶FIR滤波器设计[J].电子科技, 2015, 28 (8) :24-28.Jiao Shuhong, Zhi Yang.Design of high order FIR filter design based on FPGA[J].Electronic Science and Technology, 2015, 28 (8) :24-28." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZKK201508008&amp;v=MDcxNThRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVpwRnkva1Vick1JVGZBWmJHNEg5VE1wNDlGYkk=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[9]</b>
                                         焦淑红, 智扬.基于FPGA的高阶FIR滤波器设计[J].电子科技, 2015, 28 (8) :24-28.Jiao Shuhong, Zhi Yang.Design of high order FIR filter design based on FPGA[J].Electronic Science and Technology, 2015, 28 (8) :24-28.
                                    </a>
                                </li>
                                <li id="103">


                                    <a id="bibliography_10" title=" Neal Stollon, Bob Uvacek, Gilbert Laurenti.Standard debug interface socket requirments for OCP-ComPliant SoC[EB/OL]. (2007-03-12) [2018-05-06]http://www.ocpip.org." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Standard Debug Interface Socket Requirments for OCP-Compliant SoC&amp;quot;">
                                        <b>[10]</b>
                                         Neal Stollon, Bob Uvacek, Gilbert Laurenti.Standard debug interface socket requirments for OCP-ComPliant SoC[EB/OL]. (2007-03-12) [2018-05-06]http://www.ocpip.org.
                                    </a>
                                </li>
                                <li id="105">


                                    <a id="bibliography_11" title=" IEEE.IEEE standard for IP-XACT, standard structure for packaging, integrating, and reusing IP within tool flows[M].New York:The Institute of Electrical and Electronics Engineers, Inc, 2010." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=IEEE standard for IP-XACT,standard structure for packaging,integrating,and reusing IP within tool flows">
                                        <b>[11]</b>
                                         IEEE.IEEE standard for IP-XACT, standard structure for packaging, integrating, and reusing IP within tool flows[M].New York:The Institute of Electrical and Electronics Engineers, Inc, 2010.
                                    </a>
                                </li>
                                <li id="107">


                                    <a id="bibliography_12" title=" Joint Program Executive Office.JTRS V3.1x, extension for component portability for specialized hardware processors (SHP) change proposal 289 (CP289) [S].CA:Joint Program Executive Office, 2005." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=JTRS V3.1x,extension for component portability for specialized hardware processors (SHP) change proposal 289 (CP289)">
                                        <b>[12]</b>
                                         Joint Program Executive Office.JTRS V3.1x, extension for component portability for specialized hardware processors (SHP) change proposal 289 (CP289) [S].CA:Joint Program Executive Office, 2005.
                                    </a>
                                </li>
                                <li id="109">


                                    <a id="bibliography_13" title=" 董胜.信号处理平台中 FPGA 的组件化运行环境的设计与实现[D].郑州:解放军信息工程大学信息, 2017.Dong Sheng.Design and implementation of FPGA componentize operating environment on signal processing platform[D].Zhengzhou:PLA Information Engineering University, 2017." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1018702402.nh&amp;v=MDQ1ODFIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVpwRnkva1Vick1WRjI2RnJTNEhOWE1yWkViUElRS0Q=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[13]</b>
                                         董胜.信号处理平台中 FPGA 的组件化运行环境的设计与实现[D].郑州:解放军信息工程大学信息, 2017.Dong Sheng.Design and implementation of FPGA componentize operating environment on signal processing platform[D].Zhengzhou:PLA Information Engineering University, 2017.
                                    </a>
                                </li>
                                <li id="111">


                                    <a id="bibliography_14" title=" 袁泉.多模式解调技术的研究与实现[D].哈尔滨:哈尔滨工业大学, 2016.Yuan Quan.Research and realization of dynamic partial reconfigurable demodulation[D].Harbin:Harbin Institute of Technology, 2016." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1016914347.nh&amp;v=MTEwMzFwRnkva1Vick1WRjI2R0xxNUd0TElxSkViUElRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVo=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[14]</b>
                                         袁泉.多模式解调技术的研究与实现[D].哈尔滨:哈尔滨工业大学, 2016.Yuan Quan.Research and realization of dynamic partial reconfigurable demodulation[D].Harbin:Harbin Institute of Technology, 2016.
                                    </a>
                                </li>
                                <li id="113">


                                    <a id="bibliography_15" title=" 张平平.DPSK解调系统的FPGA实现[D].西安:西安电子科技大学, 2015.Zhang Pingping.The FPGA implementation of DPSK demodulation system[D].Xi’an:Xidian University, 2015." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1016247695.nh&amp;v=MTk1NzJxcEViUElRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVpwRnkva1Vick1WRjI2R0xHOEdkZkY=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[15]</b>
                                         张平平.DPSK解调系统的FPGA实现[D].西安:西安电子科技大学, 2015.Zhang Pingping.The FPGA implementation of DPSK demodulation system[D].Xi’an:Xidian University, 2015.
                                    </a>
                                </li>
                                <li id="115">


                                    <a id="bibliography_16" title=" 杜勇.数字调制解调技术的MATLAB与FPGA实现[M].北京:电子工业出版社, 2015.Du Yong.Implementation of digital modulation and demodulation technology based on MATLAB and FPGA[M].Beijing:Electronics Industry Press, 2015." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787121255823000&amp;v=MTgzNTNlWnZGeW5pVTdqSklsc1FYRnF6R2JLNkg5UEpxb2RIWitzUERCTTh6eFVTbURkOVNIN24zeEU5ZmJ2bktyaWZa&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[16]</b>
                                         杜勇.数字调制解调技术的MATLAB与FPGA实现[M].北京:电子工业出版社, 2015.Du Yong.Implementation of digital modulation and demodulation technology based on MATLAB and FPGA[M].Beijing:Electronics Industry Press, 2015.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">

    <div class="head-tag">   
            <p>
               <b> 网络首发时间: 2018-12-20 07:08</b>
            </p>     
    </div>


        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=DZKK" target="_blank">电子科技</a>
                2019,32(08),41-45 DOI:10.16180/j.cnki.issn1007-7820.2019.08.009            </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>载波同步中数字锁相环的重构设计</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%AE%B5%E9%93%81&amp;code=41608614&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">段铁</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%BB%84%E7%84%B1&amp;code=20597406&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">黄焱</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%B1%AA%E6%B4%8B&amp;code=21035899&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">汪洋</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%BF%A1%E6%81%AF%E5%B7%A5%E7%A8%8B%E5%A4%A7%E5%AD%A6%E4%BF%A1%E6%81%AF%E7%B3%BB%E7%BB%9F%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=0199248&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">信息工程大学信息系统工程学院</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>针对以往载波同步锁相环中代码或设备不可继承、不可移植所导致的开发效率较低的问题, 文中提出了以复用FPGA组件的形式重构载波同步锁相环的方案。该方案通过功能分解提取不同锁相环的共性模块、为功能模块映射合适算法并在FPGA中实现。该方法利用OCP协议封装接口生成FPGA组件, 最终复用组件以构建新锁相环应用。仿真实验结果显示, 组件复用率超过60%, 证明了新方法的正确性和有效性。</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E9%87%8D%E6%9E%84&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">重构;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%95%B0%E5%AD%97%E9%94%81%E7%9B%B8%E7%8E%AF&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">数字锁相环;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E8%BD%BD%E6%B3%A2%E5%90%8C%E6%AD%A5&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">载波同步;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E7%BB%84%E4%BB%B6&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">组件;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=OCP&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">OCP;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FPGA&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FPGA;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    段铁 (1989-) , 男, 硕士研究生。研究方向:通信信号处理, 软件无线电。;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-07-31</p>

                    <p>

                            <b>基金：</b>
                                                        <span>河南省自然科学基金 (162300410333);</span>
                    </p>
            </div>
                    <h1><b>Reconfiguration Design of Digital PLL in Carrier Synchronous</b></h1>
                    <h2>
                    <span>DUAN Tie</span>
                    <span>HUANG Yan</span>
                    <span>WANG Yang</span>
            </h2>
                    <h2>
                    <span>School of Information Systems Engineering, Information Engineering University</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>Aiming at the problem that the development efficiency of the code or device in the previous carrier synchronous phase-locked loop is inherited and non-portable, a scheme of reconfiguring carrier synchronous PLLs in the form of reusing FPGA components was proposed. The scheme extracted the common modules of different phase-locked loops through functional decomposition, mapped suitable algorithms for functional modules and implemented them in FPGA. The method used the OCP protocol to encapsulate the interface to generate the FPGA component, and finally reused component to construct a new phase-locked loop application. The simulation results showed that the component reuse rate exceeded 60%, proving the correctness and effectiveness of the new method.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=reconfiguration&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">reconfiguration;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=digital%20PLL&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">digital PLL;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=carrier%20synchronous&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">carrier synchronous;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=component&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">component;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=OCP&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">OCP;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FPGA&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FPGA;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-07-31</p>
                                    <p>
                            <b>Fund：</b>
                                                        <span>Natural Science Foundation of Henan (162300410333);</span>
                    </p>
            </div>


        <!--brief start-->
                        <div class="p1">
                    <p id="35">基于锁相的闭环载波同步算法因具有捕获精度高、计算复杂度低等特点, 在软件无线电领域得到广泛应用。改变调制体制或信道环境时需要重新开发锁相环<citation id="118" type="reference"><link href="85" rel="bibliography" /><link href="87" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">2</a>]</sup></citation>。数字锁相环各分单元之间互相影响、互相约束, 任何单元的升级或改动都需要考虑对其他功能单元的影响。由于原有的代码或设备的不可继承及不可移植性, 导致开发效率较低。基于锁相环部分功能通用的特性, 开发锁相环各分功能组件, 并以组件进行重构生成应用可有效提高开发效率<citation id="117" type="reference"><link href="89" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>。</p>
                </div>
                <div class="p1">
                    <p id="36">FPGA (Field-Programmable Gate Array) 是软件无线电主要的信号处理单元。OCP协议支持通过VHDL、Verilog 等编程语言实现FPGA组件<citation id="119" type="reference"><link href="91" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>。Vivado是最新一代Xilinx FPGA开发环境, 在该环境下充分利用现有技术成果, 研究不同锁相环之间的共性与差异, 开发基于符合OCP协议的锁相环组件并以复用组件的方式重构锁相环, 可减少开发工作量、提高开发的灵活性。</p>
                </div>
                <h3 id="37" name="37" class="anchor-tag"><b>1 锁相环的组件开发</b></h3>
                <h4 class="anchor-tag" id="38" name="38"><b>1.1 载波同步锁相环功能分解</b></h4>
                <div class="p1">
                    <p id="39">Costas环、判决反馈环、DD锁相环、平方环是几种常用的载波同步锁相环, 在数字解调中广泛应用。为了以重构方式实现这几种锁相环, 需要开发出用于重构的组件。</p>
                </div>
                <div class="p1">
                    <p id="40">对文献<citation id="120" type="reference">[<a class="sup">3</a>]</citation>提供的由功能分解得到组件的方法进行调整, 增加从功能到算法的映射和基于OCP协议的组件开发。改进后的组件开发流程分为4个基本步骤:分解、映射、实体化、组件化, 如图1所示。</p>
                </div>
                <div class="area_img" id="41">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZKK201908010_041.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 组件开发流程图" src="Detail/GetImg?filename=images/DZKK201908010_041.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图1 组件开发流程图  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZKK201908010_041.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Figure 1. Flow chart of component development</p>

                </div>
                <div class="p1">
                    <p id="42">首先结合不同锁相环异同分析进行功能分解。4种锁相环在功能上表现出一定的共性<citation id="121" type="reference"><link href="85" rel="bibliography" /><link href="93" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">5</a>]</sup></citation>:均包含乘法器、低通滤波器、数字控制振荡器 (Numerical Controlled Oscillator, NCO) 、环路滤波器。开发锁相环时复用这4个模块可减少开发工作量。前3种锁相环仅鉴相器不同, 平方环与前3种的不同在于增加了带通滤波器和2分频器。4种锁相环的可复用模块为乘法器、低通滤波器、NCO、环路滤波器, 差异模块为鉴相器、带通滤波器、2分频器。</p>
                </div>
                <div class="p1">
                    <p id="43">对可复用模块和差异模块进行算法映射并编程实现, 最终封装为组件形式进行重构。</p>
                </div>
                <h4 class="anchor-tag" id="44" name="44"><b>1.2 算法映射及实体化</b></h4>
                <div class="p1">
                    <p id="45">一个功能模块可由一个或多个算法来实现, 算法映射的主要任务是为每一个功能模块匹配若干个可行的算法。实现锁相环的算法有一部分在FPGA中有成熟的IP核直接使用, 另一部分则需要编程实现。最终实体以FPGA工程文件或VHDL代码的形式呈现, 如表1所示。</p>
                </div>
                <div class="area_img" id="46">
                    <p class="img_tit"><b>表</b>1 <b>算法映射及实体化对照表</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit">Table 1. Algorithm mapping and materialization corresponding table</p>
                    <p class="img_note"></p>
                    <table id="46" border="1"><tr><td><br />功能模块</td><td>算法映射</td><td>实体化</td></tr><tr><td><br />乘法器</td><td>乘法</td><td>乘法器IP核</td></tr><tr><td rowspan="2"><br />低通滤波器</td><td><br />FIR滤波器</td><td>FIR低通滤波器</td></tr><tr><td><br />IIR滤波器</td><td>IIR低通滤波器</td></tr><tr><td rowspan="4"><br />鉴相器</td><td><br />Costas鉴相器</td><td>符号判决、取反</td></tr><tr><td><br />判决反馈环鉴相器</td><td>积分、抽样、符号判决</td></tr><tr><td><br />平方环鉴相器</td><td>乘法器和低通滤波器</td></tr><tr><td><br />DD锁相环</td><td>求门限值、符号判决、移位加法</td></tr><tr><td rowspan="3"><br />环路滤波器</td><td><br />一阶环</td><td rowspan="3">仅实体化二阶环</td></tr><tr><td><br />二阶环</td></tr><tr><td><br />三阶环</td></tr><tr><td rowspan="2"><br />NCO</td><td><br />查找表</td><td>DDS IP核</td></tr><tr><td><br />CORDIC算法</td><td>CORDIC IP核</td></tr><tr><td><br />平方变换</td><td>乘法</td><td>乘法器IP核</td></tr><tr><td><br />2分频模块</td><td>乘法</td><td>乘法器IP核</td></tr><tr><td><br />带通滤波器</td><td>IIR滤波器</td><td>IIR带通滤波器</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="47">其中NCO、FIR滤波器、乘法器可以通过配置IP核获得<citation id="122" type="reference"><link href="95" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>, IIR滤波器以及各类鉴相器通过编程实现<citation id="125" type="reference"><link href="85" rel="bibliography" /><link href="97" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">7</a>]</sup></citation>。平方环中的分频处理消耗大量运算资源, 文献<citation id="123" type="reference"><link href="99" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>提出的方法仅由乘法器组成, 直接配置乘法器IP核生成平方模块和改进的2分频模块<citation id="124" type="reference"><link href="101" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>。</p>
                </div>
                <h4 class="anchor-tag" id="48" name="48"><b>1.3 组件模型及封装</b></h4>
                <div class="p1">
                    <p id="49">锁相环组件采用OCP-IP组织制定的开放核协议 (Open Core Protoco1, OCP) <citation id="126" type="reference"><link href="103" rel="bibliography" /><link href="105" rel="bibliography" /><sup>[<a class="sup">10</a>,<a class="sup">11</a>]</sup></citation>协议封装。组件可以直接使用, 不用重新设计, 提高了可移植性和可复用性。OCP组件接口实例如图2所示。</p>
                </div>
                <div class="p1">
                    <p id="50">组件封工作有两个内容:端口映射和信号配置。以IIR滤波器为例, 在IIR组件顶层文件中调用IIR滤波器模块, 需要将IIR滤波器的四个端口:时钟、复位、输入、输出 (CLK, RST, Data_IN, Data_OUT) 映射 (PORT MAP) 到组件端口上。组件中其他未映射的端口需要设置, 其中只有Clk和MCmd信号是必选信号;MThreadID用来区分控制和配置;00为控制;01为配置;其它信号均为可选的<citation id="127" type="reference"><link href="105" rel="bibliography" /><sup>[<a class="sup">11</a>]</sup></citation>。</p>
                </div>
                <div class="p1">
                    <p id="51">每个组件对应一组控制和配置端口, 通过控制端口实现对组件的初始化、启动、释放等操作, 配置端口主要实现组件外部参数的配置, 无需配置时将数据端口设为0。多输入多输出仅需要增加通信接口。</p>
                </div>
                <div class="area_img" id="52">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZKK201908010_052.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 组件接口实例" src="Detail/GetImg?filename=images/DZKK201908010_052.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图2 组件接口实例  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZKK201908010_052.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Figure 2. Instance component interface</p>

                </div>
                <h3 id="53" name="53" class="anchor-tag"><b>2 载波同步锁相环的重构验证</b></h3>
                <h4 class="anchor-tag" id="54" name="54"><b>2.1 组件重构方案</b></h4>
                <div class="p1">
                    <p id="55">设初始组件库是由Costas环的分解和组件封装形成, 包含5个组件, 如图3所示。重构的核心是复用不同应用的共性部分以减少开发工作。以构建判决反馈环为例, 复用的组件有乘法器、FIR低通滤波器、环路滤波器、DDS组件;新增判决反馈环鉴相器组件。平方环和DD锁相环的重构及验证仿此例进行。</p>
                </div>
                <div class="area_img" id="56">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZKK201908010_056.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 重构新锁相环示意图" src="Detail/GetImg?filename=images/DZKK201908010_056.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图3 重构新锁相环示意图  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZKK201908010_056.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Figure 3. Schematic diagram of reconfiguring new PLL</p>

                </div>
                <div class="p1">
                    <p id="57">由于存在同相和正交两路信号, FIR低通滤波器和乘法器均为两个;多数组件参数已经在IP核创建时设置完毕, 部分参数需要在组建中进行配置, 如滤波器系数;输入和输出连接表示与本组件相连的组件编号。需要注意的是乘法器的输入有两个, 一个是表中标注的DDS组件, 另一个是测试信号。</p>
                </div>
                <div class="area_img" id="58">
                    <p class="img_tit"><b>表</b>2 <b>判决反馈环配置内容</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit">Table 2. Configuration of decision feedback loop</p>
                    <p class="img_note"></p>
                    <table id="58" border="1"><tr><td rowspan="2">编<br />号</td><td rowspan="2">组件</td><td colspan="2"><br />位宽/bit</td><td colspan="2">连接序号</td><td rowspan="2">组件参数</td></tr><tr><td><br />输<br />入</td><td>输<br />出</td><td>输<br />入</td><td>输<br />出</td></tr><tr><td>1</td><td>鉴相器</td><td>32</td><td>32</td><td>4, 5</td><td>3</td><td>——</td></tr><tr><td><br />2</td><td>DDS</td><td>32</td><td>8</td><td>3</td><td>6, 7</td><td>频率字更新周期<br />R_F=8CLK</td></tr><tr><td><br />3</td><td>环路滤波器</td><td>32</td><td>32</td><td>1</td><td>2</td><td>系数:<i>C</i><sub>1</sub>=2<sup>-5</sup>, <br /><i>C</i><sub>2</sub>=2<sup>-12</sup></td></tr><tr><td><br />4</td><td>FIR低通<br />滤波器1</td><td>16</td><td>32</td><td>6</td><td>1</td><td>系数:15, -22, -76, <br />129, 511, 511, 129, <br />-76, -22, 15</td></tr><tr><td><br />5</td><td>FIR低通<br />滤波器2</td><td>16</td><td>32</td><td>7</td><td>1</td><td>同上</td></tr><tr><td><br />6</td><td>乘法器1</td><td>8</td><td>16</td><td>2</td><td>4</td><td>——</td></tr><tr><td><br />7</td><td>乘法器2</td><td>8</td><td>16</td><td>2</td><td>5</td><td>——</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h4 class="anchor-tag" id="59" name="59"><b>2.2 新应用仿真测试</b></h4>
                <div class="p1">
                    <p id="60">为了取得明显的对比效果, 本文选用文献<citation id="128" type="reference">[<a class="sup">7</a>]</citation>中以传统方式实现的四种锁相环为比较对象, 采用MATLAB生成与文献<citation id="129" type="reference">[<a class="sup">7</a>]</citation>相同参数的测试信号<citation id="130" type="reference"><link href="111" rel="bibliography" /><link href="113" rel="bibliography" /><link href="115" rel="bibliography" /><sup>[<a class="sup">14</a>,<a class="sup">15</a>,<a class="sup">16</a>]</sup></citation>, 在Vivado Testbech中加载信号测试重构生成的四种载波同步锁相环, 检验锁相环工作的正确性, 并对比捕获性能, 仿真结果在Modelsim中显示。</p>
                </div>
                <div class="area_img" id="61">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZKK201908010_061.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 载波同步锁相环仿真波形图" src="Detail/GetImg?filename=images/DZKK201908010_061.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图4 载波同步锁相环仿真波形图  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZKK201908010_061.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Figure 4. Simulation waveform of carrier phase locked loop</p>

                </div>
                <div class="p1">
                    <p id="62">仿真结果如图4所示, 由上至下依次为Costas环、判决反馈环、平方环、DD锁相环的载波同步结果。各锁相环输出频差很快收敛到很小波动范围, 其中判决反馈环的频差抖动较大, 设置环路滤波器系数为较小值后抖动减小。DD锁相环工作范围小, 进行载波跟踪之前已经由极性判决完成载波捕获。由仿真结果可以看出, 通过重构生成的载波同步锁相环可以较好地完成输入信号的载波频偏捕获, 通过重构进行载波同步锁相环的设计与开发方案是可行的。</p>
                </div>
                <div class="p1">
                    <p id="63">记录仿真实验中载波收敛时间, 与文献<citation id="131" type="reference">[<a class="sup">7</a>]</citation>中4种直接编程实现的锁相环做比较, 如表3所示。通过组件复用的方式重构生成的锁相环捕获时间较传统方式开发有所增加, 但增加量&lt;1 ms, 对锁相环工作影响较小。这里延长的时间是由于组件接口封装引起的。综上可知, 锁相环工作正常, 且捕获性能与传统方式基本相当。</p>
                </div>
                <div class="area_img" id="64">
                    <p class="img_tit"><b>表</b>3 <b>锁相环捕获时间对比</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit">Table 3. Comparison of acquisition time of different PLL</p>
                    <p class="img_note"></p>
                    <table id="64" border="1"><tr><td rowspan="2">锁相环</td><td colspan="2"><br />捕获时间/ms</td><td rowspan="2">测试信号</td><td colspan="4"><br />信号参数</td></tr><tr><td><br />传统方式</td><td>重构方式</td><td><br />码速率</td><td>采样率</td><td>载波</td><td>频偏</td></tr><tr><td>Costas环</td><td>0.60</td><td>0.61</td><td>BPSK</td><td>4 MHz</td><td>32 MHz</td><td>70 MHz</td><td>23.4 kHz</td></tr><tr><td><br />判决反馈环</td><td>0.33</td><td>0.42</td><td>QPSK</td><td>1 MHz</td><td>8 MHz</td><td>2 MHz</td><td>0.5 kHz</td></tr><tr><td><br />平方环</td><td>0.98</td><td>1.07</td><td>MSK</td><td>1 MHz</td><td>16 MHz</td><td>3 MHz</td><td>23.4 kHz</td></tr><tr><td><br />DD锁相环</td><td>12.50</td><td>13.23</td><td>QAM</td><td>1 MHz</td><td>8 MHz</td><td>2 MHz</td><td>1 kHz</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="area_img" id="65">
                    <p class="img_tit"><b>表</b>4 <b>组件复用率</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit">Table 4. Component reuse rate</p>
                    <p class="img_note"></p>
                    <table id="65" border="1"><tr><td><br />组件</td><td>Costas环</td><td>判决反<br />馈环</td><td>平方环</td><td>DD锁<br />相环</td></tr><tr><td><br />乘法器</td><td>√</td><td>√</td><td>√</td><td>√</td></tr><tr><td><br />FIR低通滤波器</td><td>√</td><td>√</td><td></td><td>√</td></tr><tr><td><br />IIR低通滤波器</td><td></td><td></td><td>√</td><td></td></tr><tr><td><br />Costas鉴相器</td><td>√</td><td></td><td></td><td></td></tr><tr><td><br />判决反馈环鉴相器</td><td></td><td>√</td><td></td><td></td></tr><tr><td><br />DD鉴相器</td><td></td><td></td><td></td><td>√</td></tr><tr><td><br />环路滤波器</td><td>√</td><td>√</td><td>√</td><td>√</td></tr><tr><td><br />IIR带通滤波器</td><td></td><td></td><td>√</td><td></td></tr><tr><td><br />DDS组件</td><td>√</td><td>√</td><td>√</td><td></td></tr><tr><td><br />CORDIC 组件</td><td></td><td></td><td></td><td>√</td></tr><tr><td><br />复用率</td><td>——</td><td>80%</td><td>60%</td><td>60%</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h4 class="anchor-tag" id="66" name="66"><b>2.3 组件复用分析</b></h4>
                <div class="p1">
                    <p id="67">使用组件构建锁相环对开发效率的提升主要体现在组件复用上。组件复用情况如表5所示, 判决反馈环有80%组件从Costas环复用而来, 20%为新开发组件, 平方环、DD锁相环均有60%为复用的组件, 40%为新开发组件, 极大减少了开发工作量, 证明了四种锁相环的共性较大、差异较小。同时说明若新开发应用与原应用差异太大, 将导致复用率降低, 甚至需要再进行一次分解生成更多新组件。综合以上可知, 由组件重构生成载波同步锁相环极大减少了开发工作量, 且随着新应用的生成, 不断增加新组件, 组件库将覆盖更多的锁相环算法, 进一步减少开发中的重复工作。经过功能分解后组件之间具有低耦合性, 且通过OCP协议封装降低了组件与运行环境之间的偶合程度, 使组件易于复用和移植, 以此重构新锁相环应用能够灵活便捷的进行参数配置、系统集成, 便于改变用途或功能升级。</p>
                </div>
                <h3 id="68" name="68" class="anchor-tag"><b>3 结束语</b></h3>
                <div class="p1">
                    <p id="69">对载波同步中常用锁相环进行功能分解及算法映射;算法实体化后采用OCP协议封装形成基于FPGA的组件库;开发新锁相环时在组件库中复用合适组件;快速集成新应用, 各组件相互独立, 升级、替换单个组件其他部分不受影响。实验证明基于Costas环组件重构生成的判决反馈环、平方环、DD锁相环工作正确, 捕获性能与传统方式相当, 开发效率以及灵活性远高于传统开发方式。该方法不仅适用于载波同步锁相环的重构设计, 还适用于软件无线电中解调、下变频等多种应用的重构开发。</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="85">
                            <a id="bibliography_1" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014325042.nh&amp;v=MDEzODhHOUhJclpFYlBJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVacEZ5L2tVYnJNVkYyNkdyQzY=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[1]</b> 高瑞林.数字中频接收机载波同步技术研究[D].西安:西安电子科技大学, 2014.Gao Ruilin.Research on the carrier synchronization technologies of digital IF receievers[D].Xi’an:Xidian University, 2014.
                            </a>
                        </p>
                        <p id="87">
                            <a id="bibliography_2" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014026450.nh&amp;v=MDU1MjRHck82R05YSnI1RWJQSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnBGeS9rVWJyTVZGMjY=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[2]</b> 尹伟.高阶QAM载波同步研究与实现[D].武汉:华中科技大学, 2013.Yin Wei.Reserch and implementation of carrier Synchronization for high-order QAM [D].Wuhan:Huazhong University of Science and Technology, 2013.
                            </a>
                        </p>
                        <p id="89">
                            <a id="bibliography_3" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDDJ200906014&amp;v=MTY4OTZxQnRHRnJDVVI3cWZadVpwRnkva1Vick1QU25QWkxHNEh0ak1xWTlFWUlRS0RIODR2UjRUNmo1NE8zenE=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[3]</b> 周淳, 邓中亮.嵌入式组件技术的研究及应用[J].现代电子技术, 2009, 32 (6) :50-52.Zhou Chun, Deng Zhongliang.Investigation and application of embedded component technology[J].Modern Electronics Technique, 2009, 32 (6) :50-52.
                            </a>
                        </p>
                        <p id="91">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Applying Open Standard to FPGA IP Interfaces&amp;quot;">

                                <b>[4]</b> Hepard Siegel.Applying open standard to FPGA IP interfaces[C].Boston:MIT Lincoln Laboratory 11<sup>th</sup> Annual Workshop on High Performance Embedded Computing, 2007.
                            </a>
                        </p>
                        <p id="93">
                            <a id="bibliography_5" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GWCL201404012&amp;v=MTUxNzBacEZ5L2tVYnJNSWpySVlyRzRIOVhNcTQ5RVpvUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnU=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[5]</b> 沈宙, 马忠松.高速卫星通信中全数字载波同步算法的研究[J].国外电子测量技术, 2014, 33 (4) :36-39.Shen Zhou, Ma Zhongsong.Study of high speed satellite digital carrier synchronization algorithm[J].Foreign Electronic Measurement Technology, 2014, 33 (4) :36-39.
                            </a>
                        </p>
                        <p id="95">
                            <a id="bibliography_6" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GWDZ201801022&amp;v=MjE1OTZVYnJNSWpyUGRMRzRIOW5Ncm85SFpvUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVacEZ5L2s=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[6]</b> 王正磊, 周新力, 宋斌斌.一种基于改进平方环的解调方法的实现[J].电子设计工程, 2018, 26 (1) :102-105.Wang Zhenglei, Zhou Xinli, Song Binbin.FPGA implementation of MSK demodulation based on modified squariong[J].Electronic Design Engineering, 2018, 26 (1) :102-105.
                            </a>
                        </p>
                        <p id="97">
                            <a id="bibliography_7" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787121255847000&amp;v=MTQ2MjJkOVNIN24zeEU5ZmJ2bktyaWZaZVp2RnluaVU3akpJbHNRWEZxekdiSzZIOVBKcW9kQlkrc1BEQk04enhVU21E&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[7]</b> 杜勇.数字通信同步技术的MATLAB与FPGA实现[M].北京:电子工业出版社, 2013.Du Yong.Implementation of digital communication synchronization technology based on MATLAB and FPGA[M].Beijing:Electronics Industry Press, 2015.
                            </a>
                        </p>
                        <p id="99">
                            <a id="bibliography_8" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDDJ201001062&amp;v=MzI0MDZHNEg5SE1ybzlEWm9RS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVpwRnkva1Vick1QU25QWkw=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[8]</b> 吕鑫宇, 姚远程, 潭清怡, 等.基于直接提取载波技术的平方环设计[J].现代电子技术, 2010, 33 (1) :189-192.Lv Xinyu, Yao Yuancheng, Tan Qingyi, et al.Design of Squaring Loop Based on Direct Carrier Extraction[J].Modern Electronics Technique, 2010, 33 (1) :189-192.
                            </a>
                        </p>
                        <p id="101">
                            <a id="bibliography_9" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZKK201508008&amp;v=MDE4MjR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVpwRnkva1Vick1JVGZBWmJHNEg5VE1wNDlGYklRS0RIODQ=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[9]</b> 焦淑红, 智扬.基于FPGA的高阶FIR滤波器设计[J].电子科技, 2015, 28 (8) :24-28.Jiao Shuhong, Zhi Yang.Design of high order FIR filter design based on FPGA[J].Electronic Science and Technology, 2015, 28 (8) :24-28.
                            </a>
                        </p>
                        <p id="103">
                            <a id="bibliography_10" target="_blank" href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Standard Debug Interface Socket Requirments for OCP-Compliant SoC&amp;quot;">

                                <b>[10]</b> Neal Stollon, Bob Uvacek, Gilbert Laurenti.Standard debug interface socket requirments for OCP-ComPliant SoC[EB/OL]. (2007-03-12) [2018-05-06]http://www.ocpip.org.
                            </a>
                        </p>
                        <p id="105">
                            <a id="bibliography_11" target="_blank" href="http://scholar.cnki.net/result.aspx?q=IEEE standard for IP-XACT,standard structure for packaging,integrating,and reusing IP within tool flows">

                                <b>[11]</b> IEEE.IEEE standard for IP-XACT, standard structure for packaging, integrating, and reusing IP within tool flows[M].New York:The Institute of Electrical and Electronics Engineers, Inc, 2010.
                            </a>
                        </p>
                        <p id="107">
                            <a id="bibliography_12" target="_blank" href="http://scholar.cnki.net/result.aspx?q=JTRS V3.1x,extension for component portability for specialized hardware processors (SHP) change proposal 289 (CP289)">

                                <b>[12]</b> Joint Program Executive Office.JTRS V3.1x, extension for component portability for specialized hardware processors (SHP) change proposal 289 (CP289) [S].CA:Joint Program Executive Office, 2005.
                            </a>
                        </p>
                        <p id="109">
                            <a id="bibliography_13" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1018702402.nh&amp;v=MDE1NjRGclM0SE5YTXJaRWJQSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnBGeS9rVWJyTVZGMjY=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[13]</b> 董胜.信号处理平台中 FPGA 的组件化运行环境的设计与实现[D].郑州:解放军信息工程大学信息, 2017.Dong Sheng.Design and implementation of FPGA componentize operating environment on signal processing platform[D].Zhengzhou:PLA Information Engineering University, 2017.
                            </a>
                        </p>
                        <p id="111">
                            <a id="bibliography_14" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1016914347.nh&amp;v=MDUzODl1WnBGeS9rVWJyTVZGMjZHTHE1R3RMSXFKRWJQSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlo=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[14]</b> 袁泉.多模式解调技术的研究与实现[D].哈尔滨:哈尔滨工业大学, 2016.Yuan Quan.Research and realization of dynamic partial reconfigurable demodulation[D].Harbin:Harbin Institute of Technology, 2016.
                            </a>
                        </p>
                        <p id="113">
                            <a id="bibliography_15" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1016247695.nh&amp;v=MDA4OTZVYnJNVkYyNkdMRzhHZGZGcXBFYlBJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVacEZ5L2s=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[15]</b> 张平平.DPSK解调系统的FPGA实现[D].西安:西安电子科技大学, 2015.Zhang Pingping.The FPGA implementation of DPSK demodulation system[D].Xi’an:Xidian University, 2015.
                            </a>
                        </p>
                        <p id="115">
                            <a id="bibliography_16" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787121255823000&amp;v=MjcwMDlGcXpHYks2SDlQSnFvZEhaK3NQREJNOHp4VVNtRGQ5U0g3bjN4RTlmYnZuS3JpZlplWnZGeW5pVTdqSklsc1FY&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[16]</b> 杜勇.数字调制解调技术的MATLAB与FPGA实现[M].北京:电子工业出版社, 2015.Du Yong.Implementation of digital modulation and demodulation technology based on MATLAB and FPGA[M].Beijing:Electronics Industry Press, 2015.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="DZKK201908010" />
        <input id="dpi" type="hidden" value="299" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>


    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZKK201908010&amp;v=MjE5MTBqTXA0OUVaSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnBGeS9rVWJyTUlUZkFaYkc0SDk=&amp;uid=WEEvREcwSlJHSldRa1FhcTdnTnhXM3ZONEkxbmYxYzdzR0dyZ1pjdDhmMD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=P0ea_aWnQfx5aXr8bS4u3GGmKX_ORbqAf_1HJ_4Trvg1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>


    <link href="/kxreader/Content/css/LeftDetail?v=vAscMyvIPP9NePnbGPkqJ0A5tHOvnzl65tGuRDsf9xg1" rel="stylesheet"/>

</body>
</html>

