# Simout

This folder is filled with simulations outputs (.vcd), generated by the Verilator and it's test benches.
