Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Thu Dec 07 17:15:16 2017
| Host             : DESKTOP-8T38IV2 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.214  |
| Dynamic (W)              | 0.117  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.0   |
| Junction Temperature (C) | 26.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        6 |       --- |             --- |
| Slice Logic              |    <0.001 |      347 |       --- |             --- |
|   LUT as Logic           |    <0.001 |       91 |     63400 |            0.14 |
|   LUT as Distributed RAM |    <0.001 |       16 |     19000 |            0.08 |
|   Register               |    <0.001 |      176 |    126800 |            0.14 |
|   Others                 |     0.000 |       13 |       --- |             --- |
| Signals                  |    <0.001 |      256 |       --- |             --- |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |     0.008 |       21 |       210 |           10.00 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.214 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.003 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------+-----------------+
| Clock              | Domain                            | Constraint (ns) |
+--------------------+-----------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clk_wiz_0/inst/clk_out1_clk_wiz_0 |            10.0 |
| clk_out2_clk_wiz_0 | clk_wiz_0/inst/clk_out2_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0 | clk_wiz_0/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | CLK100MHZ                         |            10.0 |
+--------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top                         |     0.117 |
|   clk_wiz_0                 |     0.107 |
|     inst                    |     0.107 |
|   u_read_unit               |    <0.001 |
|   u_uart_top                |    <0.001 |
|     u_fifo_rx               |    <0.001 |
|       array_reg_reg_0_3_0_5 |    <0.001 |
|       array_reg_reg_0_3_6_7 |    <0.001 |
|     u_fifo_tx               |    <0.001 |
|       array_reg_reg_0_3_0_5 |    <0.001 |
|       array_reg_reg_0_3_6_7 |    <0.001 |
|     u_mod_m_counter         |    <0.001 |
|     u_uart_rx               |    <0.001 |
|     u_uart_tx               |    <0.001 |
|   u_write_unit              |    <0.001 |
+-----------------------------+-----------+


