
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1CPVADT

Implementation : rev_1

# Written on Sun Nov 24 14:49:00 2019

##### DESIGN INFO #######################################################

Top View:                "ov5640_rgb565_1024x768_vga_top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                               Ending                                                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 System                                                              |     0.511            |     No paths         |     No paths         |     No paths                         
System                                                                 ov5640_rgb565_1024x768_vga_top|sys_clk                              |     4.434            |     No paths         |     No paths         |     No paths                         
System                                                                 Gowin_PLL|clkout_inferred_clock                                     |     10.225           |     No paths         |     No paths         |     No paths                         
System                                                                 _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     5.263            |     No paths         |     No paths         |     No paths                         
System                                                                 ov5640_rgb565_1024x768_vga_top|cam_pclk                             |     5.075            |     No paths         |     No paths         |     No paths                         
System                                                                 i2c_dri_Z1|dri_clk_derived_clock                                    |     10.225           |     No paths         |     No paths         |     No paths                         
ov5640_rgb565_1024x768_vga_top|sys_clk                                 System                                                              |     4.434            |     No paths         |     No paths         |     No paths                         
ov5640_rgb565_1024x768_vga_top|sys_clk                                 ov5640_rgb565_1024x768_vga_top|sys_clk                              |     4.434            |     No paths         |     No paths         |     No paths                         
Gowin_PLL|clkout_inferred_clock                                        System                                                              |     10.225           |     No paths         |     No paths         |     No paths                         
Gowin_PLL|clkout_inferred_clock                                        Gowin_PLL|clkout_inferred_clock                                     |     10.225           |     10.225           |     No paths         |     5.113                            
Gowin_PLL|clkout_inferred_clock                                        _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        System                                                              |     5.263            |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        ov5640_rgb565_1024x768_vga_top|sys_clk                              |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        Gowin_PLL|clkout_inferred_clock                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     5.263            |     5.263            |     No paths         |     2.631                            
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        ov5640_rgb565_1024x768_vga_top|cam_pclk                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
ov5640_rgb565_1024x768_vga_top|cam_pclk                                System                                                              |     5.075            |     No paths         |     No paths         |     No paths                         
ov5640_rgb565_1024x768_vga_top|cam_pclk                                Gowin_PLL|clkout_inferred_clock                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
ov5640_rgb565_1024x768_vga_top|cam_pclk                                _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
ov5640_rgb565_1024x768_vga_top|cam_pclk                                ov5640_rgb565_1024x768_vga_top|cam_pclk                             |     5.075            |     5.075            |     No paths         |     No paths                         
i2c_dri_Z1|dri_clk_derived_clock                                       Gowin_PLL|clkout_inferred_clock                                     |     10.225           |     No paths         |     No paths         |     No paths                         
i2c_dri_Z1|dri_clk_derived_clock                                       ov5640_rgb565_1024x768_vga_top|cam_pclk                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
i2c_dri_Z1|dri_clk_derived_clock                                       i2c_dri_Z1|dri_clk_derived_clock                                    |     10.225           |     No paths         |     No paths         |     No paths                         
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     5.263            |     No paths         |     No paths         |     No paths                         
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     5.263            |     No paths         |     No paths         |     No paths                         
======================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:IO_psram_dq[0] (bidir end point)
p:IO_psram_dq[0] (bidir start point)
p:IO_psram_dq[1] (bidir end point)
p:IO_psram_dq[1] (bidir start point)
p:IO_psram_dq[2] (bidir end point)
p:IO_psram_dq[2] (bidir start point)
p:IO_psram_dq[3] (bidir end point)
p:IO_psram_dq[3] (bidir start point)
p:IO_psram_dq[4] (bidir end point)
p:IO_psram_dq[4] (bidir start point)
p:IO_psram_dq[5] (bidir end point)
p:IO_psram_dq[5] (bidir start point)
p:IO_psram_dq[6] (bidir end point)
p:IO_psram_dq[6] (bidir start point)
p:IO_psram_dq[7] (bidir end point)
p:IO_psram_dq[7] (bidir start point)
p:IO_psram_dq[8] (bidir end point)
p:IO_psram_dq[8] (bidir start point)
p:IO_psram_dq[9] (bidir end point)
p:IO_psram_dq[9] (bidir start point)
p:IO_psram_dq[10] (bidir end point)
p:IO_psram_dq[10] (bidir start point)
p:IO_psram_dq[11] (bidir end point)
p:IO_psram_dq[11] (bidir start point)
p:IO_psram_dq[12] (bidir end point)
p:IO_psram_dq[12] (bidir start point)
p:IO_psram_dq[13] (bidir end point)
p:IO_psram_dq[13] (bidir start point)
p:IO_psram_dq[14] (bidir end point)
p:IO_psram_dq[14] (bidir start point)
p:IO_psram_dq[15] (bidir end point)
p:IO_psram_dq[15] (bidir start point)
p:IO_psram_rwds[0] (bidir end point)
p:IO_psram_rwds[0] (bidir start point)
p:IO_psram_rwds[1] (bidir end point)
p:IO_psram_rwds[1] (bidir start point)
p:O_psram_ck[0]
p:O_psram_ck[1]
p:O_psram_ck_n[0]
p:O_psram_ck_n[1]
p:O_psram_cs_n[0]
p:O_psram_cs_n[1]
p:O_psram_reset_n[0]
p:O_psram_reset_n[1]
p:blk
p:cam_data[0]
p:cam_data[1]
p:cam_data[2]
p:cam_data[3]
p:cam_data[4]
p:cam_data[5]
p:cam_data[6]
p:cam_data[7]
p:cam_href
p:cam_pwdn
p:cam_rst_n
p:cam_scl
p:cam_sda (bidir end point)
p:cam_sda (bidir start point)
p:cam_vsync
p:led1
p:led2
p:sys_rst_n
p:vga_hs
p:vga_rgb[0]
p:vga_rgb[1]
p:vga_rgb[2]
p:vga_rgb[3]
p:vga_rgb[4]
p:vga_rgb[5]
p:vga_rgb[6]
p:vga_rgb[7]
p:vga_rgb[8]
p:vga_rgb[9]
p:vga_rgb[10]
p:vga_rgb[11]
p:vga_rgb[12]
p:vga_rgb[13]
p:vga_rgb[14]
p:vga_rgb[15]
p:vga_vs


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
