Summary
Top-level Name,primitive_example_design_13_post_synth

Clocks
Enabled,,\clk_in,I/O,inf

Fabric Logic Element
Enabled3,,2,\clk_in,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\CHANNEL_BOND_SYNC_OUT,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk_in
Enabled,\OE_OUT,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk_in
Enabled,\channel_bond_sync_in,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk_in
Enabled,\clk_in,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk_in
Enabled,\data_out,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk_in
Enabled,\load_word,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk_in
Enabled,\pll_clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk_in
Enabled,\reset,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk_in
