[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-04-26T19:25:18.417136+00:00",
        "date_dead_since": null,
        "date_published": "2025-04-26T19:19:14+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1k8kv0d/bare_metal_printf_c_standard_library_on_riscv/\"> <img src=\"https://external-preview.redd.it/9SFqwwFtiOJNklSWMSMthnkF1TD9uBAX9UShfM_r8RM.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=5ab70cb09bd613b0c80bb966460f459ec35eaded\" alt=\"Bare metal printf - C standard library on RISC-V, without an OS\" title=\"Bare metal printf - C standard library on RISC-V, without an OS\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hi everyone, I wrote a guide on how you can set up your bare-metal RISC-V builds to support a compact C standard library. The example above enables printf and scanf via UART. I hope you find it interesting!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/urosp\"> /u/urosp </a> <br/> <span><a href=\"https://popovicu.com/posts/bare-metal-printf/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1k8kv0d/bare_metal_printf_c_standard_libr",
        "id": 2535855,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1k8kv0d/bare_metal_printf_c_standard_library_on_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/9SFqwwFtiOJNklSWMSMthnkF1TD9uBAX9UShfM_r8RM.jpg?width=640&crop=smart&auto=webp&s=5ab70cb09bd613b0c80bb966460f459ec35eaded",
        "title": "Bare metal printf - C standard library on RISC-V, without an OS",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-04-26T12:55:06.009898+00:00",
        "date_dead_since": null,
        "date_published": "2025-04-26T12:33:40+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi everyone,</p> <p>We&#39;re a small team currently designing a RISC-V compliant IOMMU IP, and we&#39;re trying to get a clearer picture of what the real gaps are today - both technical and practical.</p> <p>We&#39;re seeing increasing interest around device isolation, secure DMA, and virtualization in RISC-V systems, but the IOMMU ecosystem still feels a bit early. Before we go too deep, we&#39;d love to hear from people actually building or planning RISC-V-based systems:</p> <ul> <li>Where do you see the <strong>biggest missing pieces</strong> in RISC-V IOMMU support today? (e.g. spec compliance, IP licensing cost, PPA)</li> <li>Which are the <strong>critical features</strong> for your use cases? (e.g. Sv48/Sv57, page-based memory types, PCIe address translation services, interrupt virtualization)</li> <li>How much does the maturity of the IOMMU spec influence your current development decisions?</li> <li>Would an early commercial IP offering help y",
        "id": 2533665,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1k8bwp9/riscv_iommu_biggest_gaps_today",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V IOMMU: Biggest Gaps Today",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-04-26T11:50:41.684793+00:00",
        "date_dead_since": null,
        "date_published": "2025-04-26T11:09:00+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1k8ah6z/intro_to_riscv_summit_europe_in_paris_open_to_all/\"> <img src=\"https://external-preview.redd.it/BO--2Bn5JnwhtmsGCJ_FWlys2uMf_BKC-qAHCTMlqMs.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=5179b891a3ae7ecdd98bc74d4076d2bd0b2c0d05\" alt=\"Intro to RISC-V @ Summit Europe in Paris. Open to all\" title=\"Intro to RISC-V @ Summit Europe in Paris. Open to all\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/reefab\"> /u/reefab </a> <br/> <span><a href=\"https://community.riscv.org/events/details/risc-v-international-risc-v-synergy-forums-technical-talks-and-webinars-presents-intro-to-risc-v-summit-europe/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1k8ah6z/intro_to_riscv_summit_europe_in_paris_open_to_all/\">[comments]</a></span> </td></tr></table>",
        "id": 2533325,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1k8ah6z/intro_to_riscv_summit_europe_in_paris_open_to_all",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/BO--2Bn5JnwhtmsGCJ_FWlys2uMf_BKC-qAHCTMlqMs.jpg?width=640&crop=smart&auto=webp&s=5179b891a3ae7ecdd98bc74d4076d2bd0b2c0d05",
        "title": "Intro to RISC-V @ Summit Europe in Paris. Open to all",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-04-26T09:40:12.994978+00:00",
        "date_dead_since": null,
        "date_published": "2025-04-26T08:53:48+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1k88kac/rivos_and_canonical_discuss_how_their_partnership/\"> <img src=\"https://external-preview.redd.it/gCmSpV0fag963WBSOFHbvWdrlvyiL0sFoa1B8qr3uZg.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=662cf3f7ec01e926e01ab785fcbe7ab29526531f\" alt=\"Rivos and Canonical discuss how their partnership will accelerate RISC-V in AI Data Centers\" title=\"Rivos and Canonical discuss how their partnership will accelerate RISC-V in AI Data Centers\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/camel-cdr-\"> /u/camel-cdr- </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=AVhkCIh5OPA\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1k88kac/rivos_and_canonical_discuss_how_their_partnership/\">[comments]</a></span> </td></tr></table>",
        "id": 2532733,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1k88kac/rivos_and_canonical_discuss_how_their_partnership",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/gCmSpV0fag963WBSOFHbvWdrlvyiL0sFoa1B8qr3uZg.jpg?width=320&crop=smart&auto=webp&s=662cf3f7ec01e926e01ab785fcbe7ab29526531f",
        "title": "Rivos and Canonical discuss how their partnership will accelerate RISC-V in AI Data Centers",
        "vote": 0
    }
]