import chisel3._
import circt.stage.ChiselStage

object TopDriver extends App {
  ChiselStage.emitSystemVerilog(new Top)
}
