<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>BOOG(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">BOOG(1)</td>
    <td class="head-vol">CAO-VLSI Reference Manual</td>
    <td class="head-rtitle">BOOG(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">BooG - Binding and Optimizing On Gates.</dt>
  <dd class="It-tag">
    <div style="height: 1.00em;">&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
    See the file man1/alc_origin.1alc.
    <div style="height: 1.00em;">&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">boog [-hmxold] <i>input_file</i> <i>output_file</i>
    [<i>lax_file</i>]</dt>
  <dd class="It-tag">
    <div>&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
boog is a mapper of a behavioural description onto a predefined standard cell
  library as SXLIB. It is the second step of the logic synthesis: it builds a
  gate network using a standard cell library.
<div>&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div>&#x00A0;</div>
 Input file description
<div>&#x00A0;</div>
The logic level behavioural description (.vbe file) uses the same VHDL subset as
  the logic simulator asimut, the FSM synthesizer syf, the functional abstractor
  yagle and the formal prover proof (for further information about the subset of
  VHDL, see the &quot;vbe&quot; manual).
<div>&#x00A0;</div>
Some constraints due to hardware mapping exist. These attributes are only
  supported by technology mapping onto a standard cell library as sxlib.
<div>&#x00A0;</div>
For the register signal description, only one condition statement must appear.
  STABLE must be strictely used as a negativ motion and joined to clock setup
  value. Setup can be on high or low value, but it would be worthy to choose it
  accordingly with hardware register cell.
<div>&#x00A0;</div>
<i># Example</i>
<br/>
 label: BLOCK (NOT ck 'STABLE and ck='1')
<br/>
 BEGIN
<br/>
 reg &lt;= GUARDED expr;
<br/>
 END BLOCK;
<div style="height: 1.00em;">&#x00A0;</div>
You can also put a write enable condition to your register:
<br/>
 label: BLOCK (NOT ck 'STABLE and ck='1' and wen='1')
<br/>
 BEGIN
<br/>
 reg &lt;= GUARDED expr;
<br/>
 END BLOCK;
<br/>
<div style="height: 1.00em;">&#x00A0;</div>
A special feature has been introduced in the VHDL subset in order to allow the
  don't care description for external outputs and internal registers : A bit
  signal can take the 'd' value. This value is interpreted as a '0' by the logic
  simulator asimut. Don't Cares are automatically generated by syf in the
  resulting '.vbe' file.
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div>&#x00A0;</div>
 Output file description
<div>&#x00A0;</div>
A pure standard cell netlist is produced by boog. This file is destinated for
  /fBloon/fP alliance utility to improve RC delays. Any equipotential keeps its
  name from connector to connector. In trouble case, buffers are inserted to
  respect this VHDL constraint.
<div style="height: 1.00em;">&#x00A0;</div>
<div>&#x00A0;</div>
 lax Parameter file description
<div>&#x00A0;</div>
The lax file is common with other logic synthesis tools and is used for driving
  the synthesis process. See lax(5) manual for more detail.
<div style="height: 1.00em;">&#x00A0;</div>
<div>&#x00A0;</div>
lax uses a lot of parameters to guide every step of the synthesis process. Some
  parameters are globally used (for example, <i>optimization level</i> whereas
  others are specifically used (load capacitance for the netlist optimization
  only). Here is the default lax file (see the user's manual for further
  information about the syntax of the '.lax' file):
<div>&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div>&#x00A0;</div>
<br/>
 Optimization mode = 2 (50% area - 50% delay)
<div>&#x00A0;</div>
<br/>
 Input impedance = 0
<div>&#x00A0;</div>
<br/>
 Output capacitance = 0
<div>&#x00A0;</div>
<br/>
 Delayed input = none
<div>&#x00A0;</div>
<br/>
 Auxiliary signal saved = none
<div>&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div>&#x00A0;</div>
 Mapping with a standard cell library
<div>&#x00A0;</div>
Every cell appearing in the directory defined by the environment variable
  MBK_TARGET_LIB may be used by boog since they are described as a '.vbe' file.
  There are some restrictions about the type of the cell used. Every cell has to
  have only one output. The cell must be characterized. The timing and area
  information required by boog are specified in the &quot;generic&quot; clause
  of the &quot;.vbe&quot; file.
<div>&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="OPTION"><a class="selflink" href="#OPTION">OPTION</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">-h</dt>
  <dd class="It-tag">Help mode. Displays possible uses of boog.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-m optim_mode</dt>
  <dd class="It-tag">Optimization mode. Can be defined in lax file, it's only a
      shortcut to define it on command line. This mode number has an array
      defined between <i>0</i> and <i>4</i>. It indicates the way of
      optimization the user wants. If <i>0</i> is chosen, the circuit area will
      be improved. On the other hand, <i>4</i> will improve circuit delays.
      <i>2</i> is a medium value for optimization.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-x xsch_mode</dt>
  <dd class="It-tag">Generate a '.xsc' file. It is a color map for each signals
      contained in <i>output_file</i> network. This file is used by xsch to view
      the netlist. By choosing level 0 or 1 for xsch_mode, you can color
      respectively the critical path or all signals with delay graduation.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-o output_file</dt>
  <dd class="It-tag">Just another way to show explicitly the VST output file
      name.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-l lax_file</dt>
  <dd class="It-tag">Just another way to show explicitly the LAX parameter file
      name.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-d debug_file</dt>
  <dd class="It-tag">Generates a VBE debug file. It comes from internal result
      algorithm. Users aren't concerned.
    <div>&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="ENVIRONMENT_VARIABLES"><a class="selflink" href="#ENVIRONMENT_VARIABLES">ENVIRONMENT
  VARIABLES</a></h1>
The following environment variables have to be set before using boog :
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><i>MBK_CATA_LIB</i>
  gives the auxiliary paths of the directories of input files (behavioural
  description).</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><i>MBK_TARGET_LIB</i>
  gives the path (single) of the directory of the selected standard cell
  library.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><i>MBK_OUT_LO</i>
  gives the output format of the structural description.
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<h1 class="Sh" title="Sh" id="EXAMPLE"><a class="selflink" href="#EXAMPLE">EXAMPLE</a></h1>
You can call boog as follows :
<div>&#x00A0;</div>
<div>&#x00A0;</div>
	boog alu alu
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
boog(1), boom(1), loon(1), lax(5), vbe(5), proof(1), asimut(1), vhdl(5), ocp(1),
  nero(1), sxlib(5).
<div>&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
See the file man1/alc_bug_report.1alc.
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">Jun 29 2000</td>
    <td class="foot-os">ASIM/LIP6</td>
  </tr>
</table>
</body>
</html>
