`include "defines.v"

module i_outputReg(
input reset, outputRw,
        input [`outputAddrLen-1:0] outputRwAddr,
        input outputWriteIn,
        input DEFAULT_CLOCK,
        input outputReadOut,
        input  [`outputNumber-1:0] outputs,
        
        input [`outputNumber-1 :0] outputReg 
        
);


assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 30)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 93) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 103) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 61) && (outputRwAddr <= 92)) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 31) && (outputRwAddr <= 60)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 102) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 57) && (outputRwAddr <= 80)) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 37) && (outputRwAddr <= 60)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 81) && (outputRwAddr <= 102)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 107) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 79) && (outputRwAddr <= 101)) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 72) && (outputRwAddr <= 90)) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 38) && (outputRwAddr <= 56)) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 16) && (outputRwAddr <= 36)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 18) && (outputRwAddr <= 37)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 109) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 109) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 15)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 61) && (outputRwAddr <= 78)) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 78) && (outputRwAddr <= 94)) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 111) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 111) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 41) && (outputRwAddr <= 56)) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 78) && (outputRwAddr <= 94)) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 61) && (outputRwAddr <= 77)) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 13)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 26));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 112) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 91) && (outputRwAddr <= 106)) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 21) && (outputRwAddr <= 37)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 95) && (outputRwAddr <= 111)) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 65) && (outputRwAddr <= 80)) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 64) && (outputRwAddr <= 77)) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 38) && (outputRwAddr <= 50)) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 81) && (outputRwAddr <= 93)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 37) && (outputRwAddr <= 49)) |-> (outputRwAddr >= 37) && (outputRwAddr <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 44) && (outputRwAddr <= 56)) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 57) && (outputRwAddr <= 71)) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 94) && (outputRwAddr <= 108)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 26)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 26));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 78) && (outputRwAddr <= 90)) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 95) && (outputRwAddr <= 108)) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 10) && (outputRwAddr <= 20)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 98) && (outputRwAddr <= 110)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 51) && (outputRwAddr <= 64)) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 106) && (outputRwAddr <= 117)) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 27) && (outputRwAddr <= 40)) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 63)) |-> (outputRwAddr >= 37) && (outputRwAddr <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 79) && (outputRwAddr <= 90)) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 99) && (outputRwAddr <= 110)) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 64) && (outputRwAddr <= 74)) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 84) && (outputRwAddr <= 94)) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 107) && (outputRwAddr <= 117)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 51) && (outputRwAddr <= 63)) |-> (outputRwAddr >= 37) && (outputRwAddr <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 16) && (outputRwAddr <= 26)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 7) && (outputRwAddr <= 16)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 26));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 17) && (outputRwAddr <= 26)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 17) && (outputRwAddr <= 26)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 26));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 68) && (outputRwAddr <= 77)) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 9)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 85) && (outputRwAddr <= 94)) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 95) && (outputRwAddr <= 105)) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 57) && (outputRwAddr <= 67)) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 8)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 97) && (outputRwAddr <= 106)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 27) && (outputRwAddr <= 37)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 118) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 118) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 81) && (outputRwAddr <= 88)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 8) && (outputRwAddr <= 15)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 112) && (outputRwAddr <= 119)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 9) && (outputRwAddr <= 16)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 27) && (outputRwAddr <= 36)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 70) && (outputRwAddr <= 78)) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 34) && (outputRwAddr <= 43)) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 75) && (outputRwAddr <= 83)) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 7)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 44) && (outputRwAddr <= 50)) |-> (outputRwAddr >= 37) && (outputRwAddr <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 97) && (outputRwAddr <= 104)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 89) && (outputRwAddr <= 97)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 63) && (outputRwAddr <= 69)) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 44) && (outputRwAddr <= 49)) |-> (outputRwAddr >= 37) && (outputRwAddr <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 70) && (outputRwAddr <= 76)) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 84)) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 89) && (outputRwAddr <= 96)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 4) && (outputRwAddr <= 10)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 6)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 26));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 91) && (outputRwAddr <= 98)) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 120) && (outputRwAddr <= 127)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 22) && (outputRwAddr <= 28)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 11) && (outputRwAddr <= 16)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 29) && (outputRwAddr <= 36)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 27) && (outputRwAddr <= 33)) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 64) && (outputRwAddr <= 69)) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 37) && (outputRwAddr <= 43)) |-> (outputRwAddr >= 37) && (outputRwAddr <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 56)) |-> (outputRwAddr >= 37) && (outputRwAddr <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 30)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 105) && (outputRwAddr <= 111)) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 17) && (outputRwAddr <= 21)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 57) && (outputRwAddr <= 63)) |-> (outputRwAddr >= 37) && (outputRwAddr <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 20) && (outputRwAddr <= 25)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 3) && (outputRwAddr <= 7)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 57) && (outputRwAddr <= 62)) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 1) && (outputRwAddr <= 4)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 3)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 31) && (outputRwAddr <= 36)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 24) && (outputRwAddr <= 27)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 17) && (outputRwAddr <= 19)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 20) && (outputRwAddr <= 23)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 28) && (outputRwAddr <= 30)) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 7)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 2)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 8) && (outputRwAddr <= 10)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr == 0)) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##1 outputRw ##1 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) && outputRw ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 8) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn ##2 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 102) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 !outputRw && (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 3) && (outputRwAddr <= 7) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 4) && (outputRwAddr <= 10) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 104) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 62) && (outputRwAddr <= 94) ##2 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 16) ##1 outputRw ##1 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) && outputRw ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) && outputWriteIn ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 100) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 16) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr >= 29) && (outputRwAddr <= 59) ##2 (outputRwAddr >= 0) && (outputRwAddr <= 18) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##1 (outputRwAddr >= 92) && (outputRwAddr <= 100) ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr == 77) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##2 (outputRwAddr == 47) ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 (outputRwAddr >= 76) && (outputRwAddr <= 97) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr == 46) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##3 (outputRwAddr >= 78) && (outputRwAddr <= 86)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr >= 63) && (outputRwAddr <= 94)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##3 (outputRwAddr >= 73) && (outputRwAddr <= 86)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 37) && (outputRwAddr <= 47) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr >= 77) && (outputRwAddr <= 78) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr >= 11) && (outputRwAddr <= 12) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr == 94) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr >= 111) && (outputRwAddr <= 112) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 40) && (outputRwAddr <= 82) ##2 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 100) ##1 (outputRwAddr == 104) ##3 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 15) ##2 (outputRwAddr >= 30) && (outputRwAddr <= 32) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 100) ##1 (outputRwAddr == 45) ##3 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##2 (outputRwAddr >= 45) && (outputRwAddr <= 55) ##2 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr == 104) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr == 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 !outputWriteIn) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##1 (outputRwAddr >= 100) && (outputRwAddr <= 123) ##1 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##1 (outputRwAddr >= 2) && (outputRwAddr <= 21) ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 15) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr >= 5) && (outputRwAddr <= 6) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##1 (outputRwAddr >= 45) && (outputRwAddr <= 48) ##1 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##1 (outputRwAddr >= 87) && (outputRwAddr <= 104) ##1 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##1 (outputRwAddr >= 118) && (outputRwAddr <= 125) ##1 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 86)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 31) && (outputRwAddr <= 61) ##2 (outputRwAddr == 18) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##1 (outputRwAddr >= 75) && (outputRwAddr <= 79) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 58) ##2 (outputRwAddr == 18) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##1 (outputRwAddr == 107) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 44) && (outputRwAddr <= 45) ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##3 (outputRwAddr >= 63) && (outputRwAddr <= 64)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##3 (outputRwAddr >= 78) && (outputRwAddr <= 80)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 100) ##2 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##3 (outputRwAddr == 73)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 57) && (outputRwAddr <= 90) ##2 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr >= 110) && (outputRwAddr <= 124)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 11) && (outputRwAddr <= 19) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 44) && (outputRwAddr <= 47) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##3 (outputRwAddr >= 73) && (outputRwAddr <= 80)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 114) && (outputRwAddr <= 124) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputs == 0)) |-> reset);
assert property(@(posedge DEFAULT_CLOCK) (!outputRw && (outputRwAddr == 0)) |-> reset);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 80) && (outputRwAddr <= 127) ##1 !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##2 (outputRwAddr >= 79) && (outputRwAddr <= 100) ##1 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) (reset ##2 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) (reset ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) (reset) |-> (outputRwAddr >= 0) && (outputRwAddr <= 16));
assert property(@(posedge DEFAULT_CLOCK) (reset ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 93) && (outputRwAddr <= 96) ##1 (outputRwAddr == 78) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 96) ##1 (outputRwAddr == 78) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) && outputWriteIn ##1 (outputRwAddr == 78) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##2 !outputWriteIn ##1 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 95) && (outputRwAddr <= 100) ##1 (outputRwAddr == 78) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 outputReadOut ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##3 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 outputReadOut) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##3 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 !outputWriteIn) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 14) ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) (!outputReadOut && (outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 78) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 !outputRw ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 25) ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 26) ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 64) && (outputRwAddr <= 76) ##2 (outputRwAddr >= 79) && (outputRwAddr <= 95) ##1 (outputRwAddr >= 107) && (outputRwAddr <= 127) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr == 27) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr == 2) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 78) ##3 outputRw) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 !outputReadOut && (outputRwAddr == 78) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 78) ##1 !outputReadOut ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 1) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 78) ##3 !outputReadOut) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 124) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 112) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 111) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 105) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 35) ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 48) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr == 102) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 28) ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr == 80) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr == 78) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr == 77) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr == 12) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##2 (outputRwAddr == 11) ##2 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 86) ##3 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 29) ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 90) && (outputRwAddr <= 106) ##1 (outputRwAddr == 78) ##2 !outputReadOut ##1 1) |-> (outputRwAddr >= 17) && (outputRwAddr <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 59) ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 62) && (outputRwAddr <= 127) ##1 !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 50) && (outputRwAddr <= 76) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 58) ##2 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 93) && (outputRwAddr <= 127) ##1 !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 16) ##2 (outputRwAddr == 67) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 16) ##2 (outputRwAddr == 63) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 67) ##3 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 63) && (outputRwAddr <= 69) ##3 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 64) && (outputRwAddr <= 69) ##3 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) (reset) |-> (outputRwAddr >= 0) && (outputRwAddr <= 26));
assert property(@(posedge DEFAULT_CLOCK) (reset ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 26));
assert property(@(posedge DEFAULT_CLOCK) (reset ##2 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 26));
assert property(@(posedge DEFAULT_CLOCK) (reset ##3 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 26));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##2 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##1 !outputReadOut ##1 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##2 (outputRwAddr >= 22) && (outputRwAddr <= 42) && outputWriteIn ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##1 outputRw ##1 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##2 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##2 !outputRw) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##2 !outputReadOut && (outputRwAddr >= 22) && (outputRwAddr <= 42) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) (!outputReadOut && (outputRwAddr >= 5) && (outputRwAddr <= 8) ##2 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##2 (outputRwAddr >= 22) && (outputRwAddr <= 42) && outputRw ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##1 (outputRwAddr >= 76) && (outputRwAddr <= 125) ##1 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##1 (outputRwAddr >= 76) && (outputRwAddr <= 91) ##1 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##1 (outputRwAddr >= 55) && (outputRwAddr <= 91) ##1 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##1 (outputRwAddr >= 76) && (outputRwAddr <= 80) ##1 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 66) && (outputRwAddr <= 70) ##3 (outputRwAddr >= 107) && (outputRwAddr <= 109) ##1 1) |-> (outputRwAddr >= 57) && (outputRwAddr <= 90));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 5) && (outputRwAddr <= 8) ##3 (outputRwAddr == 15) ##1 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn && (outputRwAddr >= 80) && (outputRwAddr <= 127) ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) (reset ##4 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 15) ##2 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##1 (outputRwAddr == 15) ##1 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 15) ##2 (outputRwAddr >= 22) && (outputRwAddr <= 42) ##1 (outputRwAddr == 75) ##1 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 15) ##2 (outputRwAddr == 30) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 15) ##2 (outputRwAddr == 32) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 100) ##3 (outputRwAddr == 103) ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 15) ##2 (outputRwAddr == 24) ##2 1) |-> (outputRwAddr >= 27) && (outputRwAddr <= 56));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 3) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 37) && (outputRwAddr <= 43) ##3 (outputRwAddr == 16) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 40) ##3 (outputRwAddr == 16) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 100) ##2 (outputRwAddr == 55) ##2 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn && (outputRwAddr >= 62) && (outputRwAddr <= 127) ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 62) ##2 (outputRwAddr >= 83) && (outputRwAddr <= 127) ##1 (outputRwAddr == 16) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn && (outputRwAddr >= 89) && (outputRwAddr <= 127) ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 45) ##3 (outputRwAddr == 16) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 62) ##2 (outputRwAddr >= 68) && (outputRwAddr <= 127) ##1 (outputRwAddr == 16) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##1 outputWriteIn ##1 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##1 (outputRwAddr >= 64) && (outputRwAddr <= 87) ##1 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##1 (outputRwAddr >= 76) && (outputRwAddr <= 102) ##1 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 62) && outputRw ##3 (outputRwAddr == 16) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 !outputRw && (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 !outputWriteIn) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##1 outputReadOut ##1 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 outputReadOut) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 !outputRw) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##1 (outputRwAddr >= 48) && (outputRwAddr <= 87) ##1 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##1 (outputRwAddr >= 50) && (outputRwAddr <= 87) ##1 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 4) ##1 (outputRwAddr >= 76) && (outputRwAddr <= 126) ##1 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 28) && (outputRwAddr <= 59) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 16) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) (reset ##4 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##1 (outputRwAddr >= 8) && (outputRwAddr <= 114) ##2 !outputReadOut ##1 !outputWriteIn) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) && outputRw ##1 (outputRwAddr >= 8) && (outputRwAddr <= 114) ##2 !outputReadOut ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##1 (outputRwAddr >= 8) && (outputRwAddr <= 114) ##2 !outputReadOut ##1 !outputRw) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!outputRw ##1 (outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##1 (outputRwAddr >= 8) && (outputRwAddr <= 114) ##2 !outputReadOut ##1 !outputReadOut) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##3 !outputReadOut && !outputRw ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##3 !outputReadOut && !outputWriteIn ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##3 (outputRwAddr == 32) ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##2 outputRw ##1 !outputReadOut ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##2 (outputRwAddr == 45) ##2 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##2 outputWriteIn ##1 !outputReadOut ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##1 (outputRwAddr >= 8) && (outputRwAddr <= 114) ##1 (outputRwAddr >= 22) && (outputRwAddr <= 55) ##1 !outputReadOut ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##1 (outputRwAddr >= 8) && (outputRwAddr <= 114) ##1 (outputRwAddr >= 22) && (outputRwAddr <= 45) ##1 !outputReadOut ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##1 (outputRwAddr >= 8) && (outputRwAddr <= 45) ##2 !outputReadOut ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##1 (outputRwAddr >= 8) && (outputRwAddr <= 57) ##2 !outputReadOut ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 77) && (outputRwAddr <= 78) ##1 (outputRwAddr >= 45) && (outputRwAddr <= 57) ##2 !outputReadOut ##1 1) |-> (outputRwAddr >= 91) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr == 102) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr == 97) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn && (outputRwAddr >= 101) && (outputRwAddr <= 127) ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) (reset ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) (reset) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) (reset ##3 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) (reset ##2 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 62) ##3 (outputRwAddr == 7) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 62) ##3 (outputRwAddr == 10) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 62) ##3 (outputRwAddr == 3) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) (outputReadOut ##1 (outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 62) ##3 (outputRwAddr == 16) ##1 outputRw) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 62) ##1 !outputRw ##2 (outputRwAddr == 16) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 52) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 62) ##1 outputReadOut ##2 (outputRwAddr == 16) ##1 1) |-> (outputRwAddr >= 95) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 60) ##2 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 26) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 64) && (outputRwAddr <= 94) ##3 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 60) && (outputRwAddr <= 64) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 6) && (outputRwAddr <= 9) ##1 outputWriteIn ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 8) && (outputRwAddr <= 10) ##2 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 36) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 4) && (outputRwAddr <= 9) ##1 outputWriteIn ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr >= 32) && (outputRwAddr <= 63) ##2 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn && (outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 outputWriteIn ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 61) && (outputRwAddr <= 92) ##2 !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn && outputReadOut ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 60) && (outputRwAddr <= 92) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##1 (outputRwAddr >= 120) && (outputRwAddr <= 126) ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##1 (outputRwAddr >= 98) && (outputRwAddr <= 100) ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##1 (outputRwAddr >= 92) && (outputRwAddr <= 93) ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##2 !outputRw ##1 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr >= 39) && (outputRwAddr <= 82) ##2 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) (!outputRw && !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 62) && (outputRwAddr <= 94) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##2 !outputReadOut ##1 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##1 (outputRwAddr >= 2) && (outputRwAddr <= 6) ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 2) ##1 !outputReadOut) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 2) ##1 outputRw) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn ##1 (outputRwAddr == 78) ##1 !outputRw) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) (reset ##4 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 !outputReadOut ##2 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 2) && outputWriteIn ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 !outputReadOut && (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 8) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 4) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 0) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##3 (outputRwAddr == 48) ##1 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##3 (outputRwAddr == 87) ##1 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) (outputWriteIn ##2 !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr == 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr == 8) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr == 6) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr == 5) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr == 0) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##2 outputWriteIn ##1 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 outputWriteIn ##1 !outputReadOut && (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 outputWriteIn ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##1 !outputReadOut ##1 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 outputWriteIn ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 !outputReadOut) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 1) && (outputRwAddr <= 61) ##1 (outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr == 18) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 !outputReadOut && outputWriteIn ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 44) && outputWriteIn ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##2 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##1 (outputRwAddr == 64) ##1 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 60) ##1 (outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr == 18) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 1) && (outputRwAddr <= 61) ##1 (outputRwAddr == 59) ##2 !outputReadOut ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 57) && (outputRwAddr <= 90) ##2 !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 119)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 (outputRwAddr >= 11) && (outputRwAddr <= 25) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 (outputRwAddr >= 1) && (outputRwAddr <= 25) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr == 84) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 14) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 25) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 10) ##2 1) |-> (outputRwAddr >= 38) && (outputRwAddr <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr == 18) ##2 outputRw) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr == 18) ##1 outputRw ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 36) && (outputRwAddr <= 79) ##2 (outputRwAddr == 18) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 70) && (outputRwAddr <= 81) ##3 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr == 18) ##1 !outputWriteIn ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 96) && (outputRwAddr <= 111) ##1 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##1 (outputRwAddr == 56) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##1 (outputRwAddr == 75) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##1 (outputRwAddr == 79) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##1 (outputRwAddr == 73) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##1 (outputRwAddr == 18) ##2 !outputWriteIn) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##2 (outputRwAddr == 69) ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##2 (outputRwAddr == 44) ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##2 (outputRwAddr == 11) ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##2 (outputRwAddr == 19) ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##2 (outputRwAddr == 45) ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##2 (outputRwAddr == 37) ##1 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##3 (outputRwAddr == 53)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 81) && (outputRwAddr <= 105) ##1 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##3 (outputRwAddr == 63)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##3 (outputRwAddr == 64)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##3 (outputRwAddr == 78)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 58) && (outputRwAddr <= 61) ##3 (outputRwAddr == 80)) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) (outputWriteIn ##1 (outputRwAddr >= 32) && (outputRwAddr <= 61) ##1 (outputRwAddr == 18) ##2 1) |-> outputReadOut);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 61) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr >= 95) && (outputRwAddr <= 105) ##1 1) |-> (outputRwAddr >= 64) && (outputRwAddr <= 94));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 51) && (outputRwAddr <= 76) ##2 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##1 (outputRwAddr >= 113) && (outputRwAddr <= 123) ##1 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##3 (outputRwAddr == 80)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##3 (outputRwAddr == 53)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 61) && (outputRwAddr <= 73) ##2 !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 88) && (outputRwAddr <= 127) ##1 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 83) && (outputRwAddr <= 127) ##1 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##1 (outputRwAddr >= 113) && (outputRwAddr <= 117) ##1 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 80) && (outputRwAddr <= 127) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) (!outputReadOut && (outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) (!outputRw && (outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 82) && (outputRwAddr <= 127) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 61) && (outputRwAddr <= 80) ##2 !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr >= 110) && (outputRwAddr <= 117)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 70)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr >= 83) && (outputRwAddr <= 94)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn && (outputRwAddr >= 32) && (outputRwAddr <= 61) ##3 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 62) && (outputRwAddr <= 127) ##1 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##2 (outputRwAddr == 14) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 44) && (outputRwAddr <= 45) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##2 (outputRwAddr == 37) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##3 (outputRwAddr >= 78) && (outputRwAddr <= 80)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 123) && (outputRwAddr <= 124) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##2 (outputRwAddr == 124) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##1 (outputRwAddr >= 73) && (outputRwAddr <= 74) ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr >= 11) && (outputRwAddr <= 14) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 31) && (outputRwAddr <= 61) ##2 (outputRwAddr == 18) ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 36) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 34) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 62) && (outputRwAddr <= 127) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 61) && (outputRwAddr <= 127) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 4) ##2 (outputRwAddr >= 59) && (outputRwAddr <= 69) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 58) ##2 (outputRwAddr == 18) ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##1 (outputRwAddr == 126) ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr >= 91) && (outputRwAddr <= 94)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##2 (outputRwAddr == 76) ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 32) && (outputRwAddr <= 37) ##3 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##3 (outputRwAddr == 120) ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 77) ##3 (outputRwAddr == 2) ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##3 (outputRwAddr == 63)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 36) && (outputRwAddr <= 79) ##2 (outputRwAddr == 18) ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) (reset ##3 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) (reset) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) (reset ##2 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) (reset ##1 1) |-> (outputRwAddr >= 0) && (outputRwAddr <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr >= 14) && (outputRwAddr <= 16)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr >= 63) && (outputRwAddr <= 70)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr >= 115) && (outputRwAddr <= 117)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##1 (outputRwAddr == 100) ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##1 (outputRwAddr == 18) ##2 !outputWriteIn) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##1 (outputRwAddr == 18) ##2 outputReadOut) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##1 (outputRwAddr == 18) ##1 !outputWriteIn ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##1 (outputRwAddr == 18) ##1 outputRw ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##2 (outputRwAddr == 19) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##2 (outputRwAddr == 44) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr == 45) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr == 123) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##1 (outputRwAddr == 84) ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) (reset ##4 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) (reset ##3 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) (reset ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr == 114) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 53) && (outputRwAddr <= 75) ##2 (outputRwAddr == 47) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##3 (outputRwAddr == 111)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##3 (outputRwAddr == 102)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##3 (outputRwAddr == 78)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##3 (outputRwAddr == 86)) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 59) && (outputRwAddr <= 61) ##2 (outputRwAddr == 11) ##1 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 36) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 30) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 60) ##1 (outputRwAddr >= 53) && (outputRwAddr <= 75) ##1 (outputRwAddr == 18) ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 38) && (outputRwAddr <= 80) ##2 !outputWriteIn ##1 (outputRwAddr == 78) ##1 1) |-> (outputRwAddr >= 81) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 1) && (outputRwAddr <= 61) ##1 (outputRwAddr >= 53) && (outputRwAddr <= 75) ##1 (outputRwAddr == 18) ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) (outputWriteIn ##1 (outputRwAddr >= 53) && (outputRwAddr <= 75) ##1 (outputRwAddr == 18) ##2 1) |-> outputRw);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 36) ##1 outputWriteIn ##1 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 70)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 115)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 117)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 24)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 110)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 94)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr == 29) ##2 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 50) ##2 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 outputRw) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 50) ##2 (outputRwAddr == 15) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##1 (outputRwAddr == 38) ##1 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr == 16)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) (reset ##4 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) (reset ##3 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) (reset ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) (reset ##1 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr == 35)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 (outputRwAddr == 124)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 36) ##2 !outputRw && (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) (reset ##4 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 36) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 57) ##1 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 36) ##2 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##1 !outputRw ##1 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 36) ##2 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##1 !outputWriteIn ##1 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr == 89) ##1 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 36) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 27) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 50) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 35) ##1 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 50) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 27) ##1 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##1 (outputRwAddr == 28) ##1 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 50) ##1 outputRw ##1 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 50) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 15) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 26) && (outputRwAddr <= 50) ##1 (outputRwAddr >= 0) && (outputRwAddr <= 42) ##1 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 91)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 14)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 83)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 63)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 41)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 0) && (outputRwAddr <= 17) ##2 (outputRwAddr == 57)) |-> outputWriteIn);
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn && (outputRwAddr >= 56) && (outputRwAddr <= 59) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 59) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##2 outputRw) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 59) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) ##1 outputRw ##1 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 59) ##2 !outputRw && (outputRwAddr >= 57) && (outputRwAddr <= 81) ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((outputRwAddr >= 56) && (outputRwAddr <= 59) ##2 (outputRwAddr >= 57) && (outputRwAddr <= 81) && outputWriteIn ##2 1) |-> (outputRwAddr >= 61) && (outputRwAddr <= 127));
assert property(@(posedge DEFAULT_CLOCK) (!outputWriteIn && (outputRwAddr >= 26) && (outputRwAddr <= 36) ##2 (outputRwAddr >= 14) && (outputRwAddr <= 17) ##2 1) |-> outputWriteIn);

endmodule
