// Seed: 2201918173
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_5;
  id_6(
      (id_4), 1, 1, id_3
  );
  wire id_7;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input wand id_2,
    input supply1 id_3,
    output tri id_4
    , id_17,
    input wor id_5,
    input wand id_6
    , id_18,
    input supply1 id_7,
    output logic id_8,
    output wand id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri1 id_13,
    input uwire id_14,
    output wor id_15
);
  initial id_8 <= 1;
  initial
    if (1) begin
      id_9 = 1 !== 1;
      $display(~1, 1);
      id_9 -= 1;
    end
  tri0 id_19;
  wire id_20;
  module_0(
      id_20, id_20, id_20, id_17
  );
  assign id_9 = id_19;
  assign id_8 = id_1;
  wire id_21;
  wire id_22, id_23, id_24;
endmodule
