;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD 270, 61
	JMP -7, @-20
	ADD 270, 61
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SPL 8, -6
	ADD 270, 60
	SLT @0, @2
	SUB @121, 103
	SUB @127, 106
	DJN -1, @-20
	ADD 270, 0
	SLT 20, @0
	SUB 12, @10
	SPL 8, -6
	SUB -207, <-320
	MOV 308, 99
	SUB @27, 0
	CMP 210, 31
	SPL 0, <753
	ADD 210, 60
	SLT -702, -1
	SUB @121, 103
	SUB @-127, 100
	CMP @121, 103
	SPL 8, -6
	ADD #-30, 9
	DJN <-30, 9
	DJN <-30, 9
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	SPL 8, -6
	SUB 7, <20
	JMP -7, @-20
	SUB 7, <20
	JMN 8, -6
	DJN -1, @-20
	ADD -1, <-20
	SUB @127, 106
	MOV -7, <-20
	SUB 7, <20
	SPL 8, -6
	CMP -207, <-320
	CMP -207, <-120
	SUB 10, <1
