`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/30/2015 07:40:19 PM
// Design Name: 
// Module Name: SevenSeg
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module SevenSeg(
    input [3:0] bin,
    output [7:0] seg
    );
    
    // Gate-level approach
    // +==============================================================
    // |           Input           |     |          Output           |
    // +===========================+=====+===========================+
    // |  A   |  B   |  C   |  D   |     |                           |
    // | b[3] | b[2] | b[1] | b[0] | dec | a | b | c | d | e | f | g |
    // +===========================+=====+===========================+
    // |  0   |  0   |  0   |  0   |  0  | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
    // |  0   |  0   |  0   |  1   |  1  | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 
    // |  0   |  0   |  1   |  0   |  2  | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
    // |  0   |  0   |  1   |  1   |  3  | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
    // |  0   |  1   |  0   |  0   |  4  | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
    // |  0   |  1   |  0   |  1   |  5  | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
    // |  0   |  1   |  1   |  0   |  6  | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
    // |  0   |  1   |  1   |  1   |  7  | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
    // |  1   |  0   |  0   |  0   |  8  | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
    // |  1   |  0   |  0   |  1   |  9  | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
    // |  1   |  0   |  1   |  0   |  A  | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
    // |  1   |  0   |  1   |  1   |  B  | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
    // |  1   |  1   |  0   |  0   |  C  | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
    // |  1   |  1   |  0   |  1   |  D  | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
    // |  1   |  1   |  1   |  0   |  E  | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
    // |  1   |  1   |  1   |  1   |  F  | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
    // +===========================+=====+===========================+
    //
    // Without Karnaugh's Map:
    //
    // a = A'B'C'D' + A'B'CD' + A'B'CD + A'BC'D' + A'BCD' + A'BCD + AB'C'D' +
    //     AB'C'D + AB'CD' + ABC'D' + ABCD' + ABCD
    //
    // With Karnaugh's Map:
    // a = A'B'D' + A'C + A'BD + ABC + ACD' + AC'D' + AB'C'
     

endmodule
