// Seed: 1133379469
module module_0 (
    output tri1 id_0
    , id_8,
    input supply0 id_1
    , id_9,
    output wor id_2,
    output tri0 id_3,
    input supply1 id_4
    , id_10,
    input tri id_5,
    output tri0 id_6
);
  assign module_1.type_19 = 0;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output supply0 id_11,
    output supply1 id_12
);
  id_14(
      id_4
  );
  assign id_11 = id_4;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_12,
      id_9,
      id_5,
      id_8,
      id_11
  );
  wor id_15 = id_8;
endmodule
