-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    pe_array_pe_a_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_a_pass_ce0 : OUT STD_LOGIC;
    pe_array_pe_a_pass_we0 : OUT STD_LOGIC;
    pe_array_pe_a_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_a_pass_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_a_pass_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_a_pass_ce1 : OUT STD_LOGIC;
    pe_array_pe_a_pass_we1 : OUT STD_LOGIC;
    pe_array_pe_a_pass_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_a_pass_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_b_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_b_pass_ce0 : OUT STD_LOGIC;
    pe_array_pe_b_pass_we0 : OUT STD_LOGIC;
    pe_array_pe_b_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_b_pass_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_b_pass_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_b_pass_ce1 : OUT STD_LOGIC;
    pe_array_pe_b_pass_we1 : OUT STD_LOGIC;
    pe_array_pe_b_pass_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_b_pass_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_a_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_a_tmp_ce0 : OUT STD_LOGIC;
    pe_array_pe_a_tmp_we0 : OUT STD_LOGIC;
    pe_array_pe_a_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_a_tmp_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_a_tmp_ce1 : OUT STD_LOGIC;
    pe_array_pe_a_tmp_we1 : OUT STD_LOGIC;
    pe_array_pe_a_tmp_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_b_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_b_tmp_ce0 : OUT STD_LOGIC;
    pe_array_pe_b_tmp_we0 : OUT STD_LOGIC;
    pe_array_pe_b_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_b_tmp_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_b_tmp_ce1 : OUT STD_LOGIC;
    pe_array_pe_b_tmp_we1 : OUT STD_LOGIC;
    pe_array_pe_b_tmp_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_val_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_val_ce0 : OUT STD_LOGIC;
    pe_array_pe_val_we0 : OUT STD_LOGIC;
    pe_array_pe_val_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_val_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_val_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pe_array_pe_val_ce1 : OUT STD_LOGIC;
    pe_array_pe_val_we1 : OUT STD_LOGIC;
    pe_array_pe_val_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pe_array_pe_val_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    din_a : IN STD_LOGIC_VECTOR (63 downto 0);
    din_b : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal icmp_ln107_reg_946 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_2_reg_1012 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op210_read_state16 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage15 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal and_ln118_1_reg_997 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal and_ln118_reg_976 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln117_reg_955 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal a_vec_0_0_reg_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op190_read_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal b_vec_0_reg_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_vec_1_0_reg_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op202_read_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal b_vec_1_reg_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_vec_2_0_reg_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_vec_2_reg_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_1_reg_937 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln107_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_380_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln_reg_950 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln117_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_reg_959 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_1_reg_965 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op57_readreq_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal or_ln114_fu_484_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln114_reg_971 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_predicate_op66_readreq_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal and_ln118_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_2_reg_980 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_3_reg_986 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_predicate_op83_readreq_state4 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal or_ln114_1_fu_618_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln114_1_reg_992 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_predicate_op95_readreq_state5 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal and_ln118_1_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_4_reg_1001 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln114_2_fu_740_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln114_2_reg_1007 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln118_2_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_6_reg_1016 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_5_reg_1022 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_predicate_op140_readreq_state6 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal gmem_addr_7_reg_1028 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_vec_0_reg_1034 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op166_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_predicate_op173_readreq_state9 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal gmem_addr_1_read_reg_1039 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op174_read_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal a_vec_1_reg_1044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op182_read_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal gmem_addr_3_read_reg_1049 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_vec_2_reg_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op196_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal gmem_addr_5_read_reg_1059 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_vec_3_reg_1064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op206_read_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal gmem_addr_7_read_reg_1069 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal grp_pulse_fu_330_ap_start : STD_LOGIC;
    signal grp_pulse_fu_330_ap_done : STD_LOGIC;
    signal grp_pulse_fu_330_ap_idle : STD_LOGIC;
    signal grp_pulse_fu_330_ap_ready : STD_LOGIC;
    signal grp_pulse_fu_330_this_a_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_a_pass_ce0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_a_pass_we0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_a_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_this_a_pass_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_a_pass_ce1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_a_pass_we1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_a_pass_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_this_b_pass_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_b_pass_ce0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_b_pass_we0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_b_pass_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_this_b_pass_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_b_pass_ce1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_b_pass_we1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_b_pass_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_this_a_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_a_tmp_ce0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_a_tmp_we0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_a_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_this_a_tmp_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_a_tmp_ce1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_a_tmp_we1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_a_tmp_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_this_b_tmp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_b_tmp_ce0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_b_tmp_we0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_b_tmp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_this_b_tmp_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_b_tmp_ce1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_b_tmp_we1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_b_tmp_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_this_val_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_val_ce0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_val_we0 : STD_LOGIC;
    signal grp_pulse_fu_330_this_val_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_this_val_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pulse_fu_330_this_val_ce1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_val_we1 : STD_LOGIC;
    signal grp_pulse_fu_330_this_val_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp214 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp215 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp216 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp217 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp218 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp219 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0_ignore_call2 : BOOLEAN;
    signal ap_predicate_op158_readreq_state7 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp220 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0_ignore_call2 : BOOLEAN;
    signal ap_predicate_op165_readreq_state8 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp221 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_ignoreCallOp222 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state26_pp0_stage9_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_ignoreCallOp223 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state27_pp0_stage10_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_ignoreCallOp224 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state28_pp0_stage11_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_ignoreCallOp225 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state29_pp0_stage12_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_ignoreCallOp226 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state30_pp0_stage13_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage13_11001_ignoreCallOp227 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state31_pp0_stage14_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage14_11001_ignoreCallOp228 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state32_pp0_stage15_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage15_11001_ignoreCallOp229 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_a_vec_0_0_reg_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_b_vec_0_reg_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_a_vec_1_0_reg_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_b_vec_1_reg_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_a_vec_2_0_reg_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_b_vec_2_reg_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_a_vec_3_0_phi_fu_310_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_b_vec_3_phi_fu_322_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pulse_fu_330_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln118_fu_424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln119_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln118_1_fu_549_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln119_1_fu_585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln118_2_fu_711_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln118_3_fu_833_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln119_2_fu_869_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln119_3_fu_905_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal i_fu_122 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln107_fu_374_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_392_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln117_fu_388_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln118_fu_408_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_414_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln1_fu_439_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln119_fu_446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln119_fu_450_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_fu_455_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln117_1_fu_475_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln114_fu_478_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_490_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln117_1_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln118_4_fu_517_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln2_fu_522_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln118_fu_530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln118_1_fu_534_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln118_1_fu_539_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln119_1_fu_559_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln119_4_fu_566_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln119_1_fu_570_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln119_1_fu_575_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln113_cast_fu_595_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln113_fu_598_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln114_1_fu_610_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln113_1_fu_604_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_638_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln117_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_3_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_2_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln118_fu_680_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln118_1_fu_684_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln118_1_fu_692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln118_2_fu_696_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln118_2_fu_701_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln113_2_fu_721_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln114_2_fu_732_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln113_3_fu_726_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_746_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_760_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_776_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln117_1_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_1_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_4_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_3_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln118_4_fu_802_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln118_2_fu_806_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln118_2_fu_814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln118_3_fu_818_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln118_3_fu_823_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln119_2_fu_843_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln119_5_fu_850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln119_2_fu_854_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln119_2_fu_859_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln119_3_fu_879_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln119_6_fu_886_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln119_3_fu_890_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln119_3_fu_895_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1393 : BOOLEAN;
    signal ap_condition_1397 : BOOLEAN;
    signal ap_condition_1401 : BOOLEAN;
    signal ap_condition_1404 : BOOLEAN;
    signal ap_condition_1407 : BOOLEAN;
    signal ap_condition_1410 : BOOLEAN;
    signal ap_condition_1415 : BOOLEAN;
    signal ap_condition_1419 : BOOLEAN;
    signal ap_condition_1423 : BOOLEAN;
    signal ap_condition_1427 : BOOLEAN;
    signal ap_condition_1431 : BOOLEAN;
    signal ap_condition_1435 : BOOLEAN;
    signal ap_condition_1439 : BOOLEAN;
    signal ap_condition_1443 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component systolic_array_pulse IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_a_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_a_pass_ce0 : OUT STD_LOGIC;
        this_a_pass_we0 : OUT STD_LOGIC;
        this_a_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_a_pass_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_a_pass_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_a_pass_ce1 : OUT STD_LOGIC;
        this_a_pass_we1 : OUT STD_LOGIC;
        this_a_pass_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_a_pass_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_b_pass_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_b_pass_ce0 : OUT STD_LOGIC;
        this_b_pass_we0 : OUT STD_LOGIC;
        this_b_pass_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_b_pass_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_b_pass_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_b_pass_ce1 : OUT STD_LOGIC;
        this_b_pass_we1 : OUT STD_LOGIC;
        this_b_pass_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_b_pass_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_a_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_a_tmp_ce0 : OUT STD_LOGIC;
        this_a_tmp_we0 : OUT STD_LOGIC;
        this_a_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_a_tmp_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_a_tmp_ce1 : OUT STD_LOGIC;
        this_a_tmp_we1 : OUT STD_LOGIC;
        this_a_tmp_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_b_tmp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_b_tmp_ce0 : OUT STD_LOGIC;
        this_b_tmp_we0 : OUT STD_LOGIC;
        this_b_tmp_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_b_tmp_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_b_tmp_ce1 : OUT STD_LOGIC;
        this_b_tmp_we1 : OUT STD_LOGIC;
        this_b_tmp_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_val_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_val_ce0 : OUT STD_LOGIC;
        this_val_we0 : OUT STD_LOGIC;
        this_val_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_val_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_val_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_val_ce1 : OUT STD_LOGIC;
        this_val_we1 : OUT STD_LOGIC;
        this_val_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_val_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component systolic_array_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_pulse_fu_330 : component systolic_array_pulse
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pulse_fu_330_ap_start,
        ap_done => grp_pulse_fu_330_ap_done,
        ap_idle => grp_pulse_fu_330_ap_idle,
        ap_ready => grp_pulse_fu_330_ap_ready,
        this_a_pass_address0 => grp_pulse_fu_330_this_a_pass_address0,
        this_a_pass_ce0 => grp_pulse_fu_330_this_a_pass_ce0,
        this_a_pass_we0 => grp_pulse_fu_330_this_a_pass_we0,
        this_a_pass_d0 => grp_pulse_fu_330_this_a_pass_d0,
        this_a_pass_q0 => pe_array_pe_a_pass_q0,
        this_a_pass_address1 => grp_pulse_fu_330_this_a_pass_address1,
        this_a_pass_ce1 => grp_pulse_fu_330_this_a_pass_ce1,
        this_a_pass_we1 => grp_pulse_fu_330_this_a_pass_we1,
        this_a_pass_d1 => grp_pulse_fu_330_this_a_pass_d1,
        this_a_pass_q1 => pe_array_pe_a_pass_q1,
        this_b_pass_address0 => grp_pulse_fu_330_this_b_pass_address0,
        this_b_pass_ce0 => grp_pulse_fu_330_this_b_pass_ce0,
        this_b_pass_we0 => grp_pulse_fu_330_this_b_pass_we0,
        this_b_pass_d0 => grp_pulse_fu_330_this_b_pass_d0,
        this_b_pass_q0 => pe_array_pe_b_pass_q0,
        this_b_pass_address1 => grp_pulse_fu_330_this_b_pass_address1,
        this_b_pass_ce1 => grp_pulse_fu_330_this_b_pass_ce1,
        this_b_pass_we1 => grp_pulse_fu_330_this_b_pass_we1,
        this_b_pass_d1 => grp_pulse_fu_330_this_b_pass_d1,
        this_b_pass_q1 => pe_array_pe_b_pass_q1,
        this_a_tmp_address0 => grp_pulse_fu_330_this_a_tmp_address0,
        this_a_tmp_ce0 => grp_pulse_fu_330_this_a_tmp_ce0,
        this_a_tmp_we0 => grp_pulse_fu_330_this_a_tmp_we0,
        this_a_tmp_d0 => grp_pulse_fu_330_this_a_tmp_d0,
        this_a_tmp_address1 => grp_pulse_fu_330_this_a_tmp_address1,
        this_a_tmp_ce1 => grp_pulse_fu_330_this_a_tmp_ce1,
        this_a_tmp_we1 => grp_pulse_fu_330_this_a_tmp_we1,
        this_a_tmp_d1 => grp_pulse_fu_330_this_a_tmp_d1,
        this_b_tmp_address0 => grp_pulse_fu_330_this_b_tmp_address0,
        this_b_tmp_ce0 => grp_pulse_fu_330_this_b_tmp_ce0,
        this_b_tmp_we0 => grp_pulse_fu_330_this_b_tmp_we0,
        this_b_tmp_d0 => grp_pulse_fu_330_this_b_tmp_d0,
        this_b_tmp_address1 => grp_pulse_fu_330_this_b_tmp_address1,
        this_b_tmp_ce1 => grp_pulse_fu_330_this_b_tmp_ce1,
        this_b_tmp_we1 => grp_pulse_fu_330_this_b_tmp_we1,
        this_b_tmp_d1 => grp_pulse_fu_330_this_b_tmp_d1,
        this_val_address0 => grp_pulse_fu_330_this_val_address0,
        this_val_ce0 => grp_pulse_fu_330_this_val_ce0,
        this_val_we0 => grp_pulse_fu_330_this_val_we0,
        this_val_d0 => grp_pulse_fu_330_this_val_d0,
        this_val_q0 => pe_array_pe_val_q0,
        this_val_address1 => grp_pulse_fu_330_this_val_address1,
        this_val_ce1 => grp_pulse_fu_330_this_val_ce1,
        this_val_we1 => grp_pulse_fu_330_this_val_we1,
        this_val_d1 => grp_pulse_fu_330_this_val_d1,
        this_val_q1 => pe_array_pe_val_q1,
        p_read => a_vec_0_0_reg_234,
        p_read1 => a_vec_1_0_reg_258,
        p_read2 => a_vec_2_0_reg_282,
        p_read3 => ap_phi_mux_a_vec_3_0_phi_fu_310_p4,
        p_read4 => b_vec_0_reg_246,
        p_read5 => b_vec_1_reg_270,
        p_read6 => b_vec_2_reg_294,
        p_read7 => ap_phi_mux_b_vec_3_phi_fu_322_p4,
        ap_ce => grp_pulse_fu_330_ap_ce);

    flow_control_loop_pipe_sequential_init_U : component systolic_array_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage15,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage15)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    grp_pulse_fu_330_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pulse_fu_330_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
                    grp_pulse_fu_330_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pulse_fu_330_ap_ready = ap_const_logic_1)) then 
                    grp_pulse_fu_330_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_a_vec_0_0_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_1397)) then 
                    ap_phi_reg_pp0_iter0_a_vec_0_0_reg_234 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1393)) then 
                    ap_phi_reg_pp0_iter0_a_vec_0_0_reg_234 <= a_vec_0_reg_1034;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_a_vec_1_0_reg_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                if ((ap_const_boolean_1 = ap_condition_1404)) then 
                    ap_phi_reg_pp0_iter0_a_vec_1_0_reg_258 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1401)) then 
                    ap_phi_reg_pp0_iter0_a_vec_1_0_reg_258 <= a_vec_1_reg_1044;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_a_vec_2_0_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                if ((ap_const_boolean_1 = ap_condition_1410)) then 
                    ap_phi_reg_pp0_iter0_a_vec_2_0_reg_282 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1407)) then 
                    ap_phi_reg_pp0_iter0_a_vec_2_0_reg_282 <= a_vec_2_reg_1054;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_b_vec_0_reg_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_1397)) then 
                    ap_phi_reg_pp0_iter0_b_vec_0_reg_246 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1393)) then 
                    ap_phi_reg_pp0_iter0_b_vec_0_reg_246 <= gmem_addr_1_read_reg_1039;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_b_vec_1_reg_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                if ((ap_const_boolean_1 = ap_condition_1404)) then 
                    ap_phi_reg_pp0_iter0_b_vec_1_reg_270 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1401)) then 
                    ap_phi_reg_pp0_iter0_b_vec_1_reg_270 <= gmem_addr_3_read_reg_1049;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_b_vec_2_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                if ((ap_const_boolean_1 = ap_condition_1410)) then 
                    ap_phi_reg_pp0_iter0_b_vec_2_reg_294 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1407)) then 
                    ap_phi_reg_pp0_iter0_b_vec_2_reg_294 <= gmem_addr_5_read_reg_1059;
                end if;
            end if; 
        end if;
    end process;

    i_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln107_fu_368_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_122 <= add_ln107_fu_374_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_122 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                a_vec_0_0_reg_234 <= ap_phi_reg_pp0_iter0_a_vec_0_0_reg_234;
                b_vec_0_reg_246 <= ap_phi_reg_pp0_iter0_b_vec_0_reg_246;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op166_read_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                a_vec_0_reg_1034 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                a_vec_1_0_reg_258 <= ap_phi_reg_pp0_iter0_a_vec_1_0_reg_258;
                b_vec_1_reg_270 <= ap_phi_reg_pp0_iter0_b_vec_1_reg_270;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op182_read_state11 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then
                a_vec_1_reg_1044 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                a_vec_2_0_reg_282 <= ap_phi_reg_pp0_iter0_a_vec_2_0_reg_282;
                b_vec_2_reg_294 <= ap_phi_reg_pp0_iter0_b_vec_2_reg_294;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op196_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                a_vec_2_reg_1054 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op206_read_state15 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                a_vec_3_reg_1064 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                and_ln118_1_reg_997 <= and_ln118_1_fu_674_p2;
                and_ln118_2_reg_1012 <= and_ln118_2_fu_796_p2;
                    or_ln114_1_reg_992(6 downto 2) <= or_ln114_1_fu_618_p2(6 downto 2);
                    or_ln114_2_reg_1007(5 downto 2) <= or_ln114_2_fu_740_p2(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                and_ln118_reg_976 <= and_ln118_fu_511_p2;
                    or_ln114_reg_971(6 downto 2) <= or_ln114_fu_484_p2(6 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op174_read_state10 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                gmem_addr_1_read_reg_1039 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln117_reg_955 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                gmem_addr_1_reg_965 <= sext_ln119_fu_465_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln118_fu_511_p2) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                gmem_addr_2_reg_980 <= sext_ln118_1_fu_549_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op190_read_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                gmem_addr_3_read_reg_1049 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_lv1_1 = and_ln118_reg_976) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                gmem_addr_3_reg_986 <= sext_ln119_1_fu_585_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_1 = and_ln118_1_fu_674_p2) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                gmem_addr_4_reg_1001 <= sext_ln118_2_fu_711_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op202_read_state14 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                gmem_addr_5_read_reg_1059 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_1 = and_ln118_1_reg_997) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                gmem_addr_5_reg_1022 <= sext_ln119_2_fu_869_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_1 = and_ln118_2_fu_796_p2) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                gmem_addr_6_reg_1016 <= sext_ln118_3_fu_833_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_predicate_op210_read_state16 = ap_const_boolean_1))) then
                gmem_addr_7_read_reg_1069 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then
                gmem_addr_7_reg_1028 <= sext_ln119_3_fu_905_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln117_fu_402_p2 = ap_const_lv1_1) and (icmp_ln107_fu_368_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_reg_959 <= sext_ln118_fu_424_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_1_reg_937 <= ap_sig_allocacmp_i_1;
                icmp_ln107_reg_946 <= icmp_ln107_fu_368_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_368_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln117_reg_955 <= icmp_ln117_fu_402_p2;
                    shl_ln_reg_950(5 downto 2) <= shl_ln_fu_380_p3(5 downto 2);
            end if;
        end if;
    end process;
    shl_ln_reg_950(1 downto 0) <= "00";
    or_ln114_reg_971(1 downto 0) <= "01";
    or_ln114_1_reg_992(1 downto 0) <= "10";
    or_ln114_2_reg_1007(1 downto 0) <= "11";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage15_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln107_fu_374_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv4_1));
    add_ln113_1_fu_604_p2 <= std_logic_vector(unsigned(trunc_ln113_cast_fu_595_p1) + unsigned(ap_const_lv5_6));
    add_ln113_2_fu_721_p2 <= std_logic_vector(unsigned(i_1_reg_937) + unsigned(ap_const_lv4_D));
    add_ln113_3_fu_726_p2 <= std_logic_vector(unsigned(trunc_ln113_cast_fu_595_p1) + unsigned(ap_const_lv5_9));
    add_ln113_fu_598_p2 <= std_logic_vector(unsigned(trunc_ln113_cast_fu_595_p1) + unsigned(ap_const_lv5_1E));
    add_ln114_fu_478_p2 <= std_logic_vector(unsigned(zext_ln117_1_fu_475_p1) + unsigned(ap_const_lv7_7C));
    add_ln118_1_fu_534_p2 <= std_logic_vector(unsigned(zext_ln118_fu_530_p1) + unsigned(din_a));
    add_ln118_2_fu_696_p2 <= std_logic_vector(unsigned(zext_ln118_1_fu_692_p1) + unsigned(din_a));
    add_ln118_3_fu_818_p2 <= std_logic_vector(unsigned(zext_ln118_2_fu_814_p1) + unsigned(din_a));
    add_ln118_4_fu_517_p2 <= std_logic_vector(unsigned(i_1_reg_937) + unsigned(ap_const_lv4_3));
    add_ln118_fu_408_p2 <= std_logic_vector(unsigned(zext_ln117_fu_388_p1) + unsigned(din_a));
    add_ln119_1_fu_570_p2 <= std_logic_vector(signed(sext_ln119_4_fu_566_p1) + signed(din_b));
    add_ln119_2_fu_854_p2 <= std_logic_vector(signed(sext_ln119_5_fu_850_p1) + signed(din_b));
    add_ln119_3_fu_890_p2 <= std_logic_vector(signed(sext_ln119_6_fu_886_p1) + signed(din_b));
    add_ln119_fu_450_p2 <= std_logic_vector(unsigned(zext_ln119_fu_446_p1) + unsigned(din_b));
    and_ln118_1_fu_674_p2 <= (icmp_ln117_2_fu_648_p2 and and_ln118_3_fu_668_p2);
    and_ln118_2_fu_796_p2 <= (icmp_ln117_3_fu_770_p2 and and_ln118_4_fu_790_p2);
    and_ln118_3_fu_668_p2 <= (xor_ln118_fu_662_p2 and xor_ln117_fu_632_p2);
    and_ln118_4_fu_790_p2 <= (xor_ln118_1_fu_784_p2 and xor_ln117_1_fu_754_p2);
    and_ln118_fu_511_p2 <= (icmp_ln118_fu_506_p2 and icmp_ln117_1_fu_500_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp214 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op182_read_state11)
    begin
                ap_block_pp0_stage10_11001 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op182_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage10_11001_ignoreCallOp224_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op182_read_state11)
    begin
                ap_block_pp0_stage10_11001_ignoreCallOp224 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op182_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op182_read_state11)
    begin
                ap_block_pp0_stage10_subdone <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op182_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op190_read_state12)
    begin
                ap_block_pp0_stage11_11001 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage11_11001_ignoreCallOp225_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op190_read_state12)
    begin
                ap_block_pp0_stage11_11001_ignoreCallOp225 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op190_read_state12)
    begin
                ap_block_pp0_stage11_subdone <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op196_read_state13)
    begin
                ap_block_pp0_stage12_11001 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op196_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage12_11001_ignoreCallOp226_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op196_read_state13)
    begin
                ap_block_pp0_stage12_11001_ignoreCallOp226 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op196_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op196_read_state13)
    begin
                ap_block_pp0_stage12_subdone <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op196_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op202_read_state14)
    begin
                ap_block_pp0_stage13_11001 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op202_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage13_11001_ignoreCallOp227_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op202_read_state14)
    begin
                ap_block_pp0_stage13_11001_ignoreCallOp227 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op202_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op202_read_state14)
    begin
                ap_block_pp0_stage13_subdone <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op202_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op206_read_state15)
    begin
                ap_block_pp0_stage14_11001 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op206_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage14_11001_ignoreCallOp228_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op206_read_state15)
    begin
                ap_block_pp0_stage14_11001_ignoreCallOp228 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op206_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op206_read_state15)
    begin
                ap_block_pp0_stage14_subdone <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op206_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op210_read_state16)
    begin
                ap_block_pp0_stage15_11001 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op210_read_state16 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage15_11001_ignoreCallOp229_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op210_read_state16)
    begin
                ap_block_pp0_stage15_11001_ignoreCallOp229 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op210_read_state16 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op210_read_state16)
    begin
                ap_block_pp0_stage15_subdone <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op210_read_state16 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp215_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp215 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io));
    end process;


    ap_block_pp0_stage2_11001_ignoreCallOp216_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_11001_ignoreCallOp216 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp217_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp217 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io));
    end process;


    ap_block_pp0_stage4_11001_ignoreCallOp218_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_11001_ignoreCallOp218 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io));
    end process;


    ap_block_pp0_stage5_11001_ignoreCallOp219_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_11001_ignoreCallOp219 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io));
    end process;


    ap_block_pp0_stage6_11001_ignoreCallOp220_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_11001_ignoreCallOp220 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io));
    end process;


    ap_block_pp0_stage7_11001_ignoreCallOp221_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_11001_ignoreCallOp221 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op166_read_state9, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op166_read_state9 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage8_11001_ignoreCallOp222_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op166_read_state9, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_11001_ignoreCallOp222 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op166_read_state9 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op166_read_state9, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op166_read_state9 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op174_read_state10)
    begin
                ap_block_pp0_stage9_11001 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op174_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage9_11001_ignoreCallOp223_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op174_read_state10)
    begin
                ap_block_pp0_stage9_11001_ignoreCallOp223 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op174_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, ap_predicate_op174_read_state10)
    begin
                ap_block_pp0_stage9_subdone <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op174_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op174_read_state10)
    begin
                ap_block_state10_pp0_stage9_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op174_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state10_pp0_stage9_iter0_ignore_call2_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op174_read_state10)
    begin
                ap_block_state10_pp0_stage9_iter0_ignore_call2 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op174_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state11_pp0_stage10_iter0_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op182_read_state11)
    begin
                ap_block_state11_pp0_stage10_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op182_read_state11 = ap_const_boolean_1));
    end process;


    ap_block_state11_pp0_stage10_iter0_ignore_call2_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op182_read_state11)
    begin
                ap_block_state11_pp0_stage10_iter0_ignore_call2 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op182_read_state11 = ap_const_boolean_1));
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op190_read_state12)
    begin
                ap_block_state12_pp0_stage11_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1));
    end process;


    ap_block_state12_pp0_stage11_iter0_ignore_call2_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op190_read_state12)
    begin
                ap_block_state12_pp0_stage11_iter0_ignore_call2 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op196_read_state13)
    begin
                ap_block_state13_pp0_stage12_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op196_read_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage12_iter0_ignore_call2_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op196_read_state13)
    begin
                ap_block_state13_pp0_stage12_iter0_ignore_call2 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op196_read_state13 = ap_const_boolean_1));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op202_read_state14)
    begin
                ap_block_state14_pp0_stage13_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op202_read_state14 = ap_const_boolean_1));
    end process;


    ap_block_state14_pp0_stage13_iter0_ignore_call2_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op202_read_state14)
    begin
                ap_block_state14_pp0_stage13_iter0_ignore_call2 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op202_read_state14 = ap_const_boolean_1));
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op206_read_state15)
    begin
                ap_block_state15_pp0_stage14_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op206_read_state15 = ap_const_boolean_1));
    end process;


    ap_block_state15_pp0_stage14_iter0_ignore_call2_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op206_read_state15)
    begin
                ap_block_state15_pp0_stage14_iter0_ignore_call2 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op206_read_state15 = ap_const_boolean_1));
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op210_read_state16)
    begin
                ap_block_state16_pp0_stage15_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op210_read_state16 = ap_const_boolean_1));
    end process;


    ap_block_state16_pp0_stage15_iter0_ignore_call2_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op210_read_state16)
    begin
                ap_block_state16_pp0_stage15_iter0_ignore_call2 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op210_read_state16 = ap_const_boolean_1));
    end process;

        ap_block_state17_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage8_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage9_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage10_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage11_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage12_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_gmem_ARREADY, ap_predicate_op57_readreq_state2)
    begin
                ap_block_state2_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op57_readreq_state2 = ap_const_boolean_1));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage13_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage14_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage15_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(m_axi_gmem_ARREADY, ap_predicate_op66_readreq_state3)
    begin
                ap_block_state3_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op66_readreq_state3 = ap_const_boolean_1));
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(m_axi_gmem_ARREADY, ap_predicate_op83_readreq_state4)
    begin
                ap_block_state4_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op83_readreq_state4 = ap_const_boolean_1));
    end process;

        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(m_axi_gmem_ARREADY, ap_predicate_op95_readreq_state5)
    begin
                ap_block_state5_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op95_readreq_state5 = ap_const_boolean_1));
    end process;

        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(m_axi_gmem_ARREADY, ap_predicate_op140_readreq_state6)
    begin
                ap_block_state6_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op140_readreq_state6 = ap_const_boolean_1));
    end process;

        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(m_axi_gmem_ARREADY, ap_predicate_op158_readreq_state7)
    begin
                ap_block_state7_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op158_readreq_state7 = ap_const_boolean_1));
    end process;

        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(m_axi_gmem_ARREADY, ap_predicate_op165_readreq_state8)
    begin
                ap_block_state8_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op165_readreq_state8 = ap_const_boolean_1));
    end process;

        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(m_axi_gmem_ARREADY, ap_predicate_op173_readreq_state9)
    begin
                ap_block_state9_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op173_readreq_state9 = ap_const_boolean_1));
    end process;


    ap_block_state9_pp0_stage8_iter0_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op166_read_state9)
    begin
                ap_block_state9_pp0_stage8_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op166_read_state9 = ap_const_boolean_1));
    end process;


    ap_block_state9_pp0_stage8_iter0_ignore_call2_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op166_read_state9)
    begin
                ap_block_state9_pp0_stage8_iter0_ignore_call2 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_predicate_op166_read_state9 = ap_const_boolean_1));
    end process;


    ap_condition_1393_assign_proc : process(icmp_ln107_reg_946, ap_CS_fsm_pp0_stage10, icmp_ln117_reg_955, ap_block_pp0_stage10_11001)
    begin
                ap_condition_1393 <= ((icmp_ln117_reg_955 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_condition_1397_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln107_fu_368_p2, icmp_ln117_fu_402_p2)
    begin
                ap_condition_1397 <= ((icmp_ln117_fu_402_p2 = ap_const_lv1_0) and (icmp_ln107_fu_368_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1401_assign_proc : process(ap_CS_fsm_pp0_stage12, and_ln118_reg_976, ap_block_pp0_stage12_11001)
    begin
                ap_condition_1401 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_lv1_1 = and_ln118_reg_976));
    end process;


    ap_condition_1404_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, and_ln118_fu_511_p2)
    begin
                ap_condition_1404 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln118_fu_511_p2));
    end process;


    ap_condition_1407_assign_proc : process(ap_CS_fsm_pp0_stage14, and_ln118_1_reg_997, ap_block_pp0_stage14_11001)
    begin
                ap_condition_1407 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_lv1_1 = and_ln118_1_reg_997));
    end process;


    ap_condition_1410_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, and_ln118_1_fu_674_p2)
    begin
                ap_condition_1410 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_0 = and_ln118_1_fu_674_p2));
    end process;


    ap_condition_1415_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_predicate_op57_readreq_state2, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1415 <= ((ap_predicate_op57_readreq_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_1419_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_predicate_op66_readreq_state3, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1419 <= ((ap_predicate_op66_readreq_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001));
    end process;


    ap_condition_1423_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_predicate_op83_readreq_state4, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1423 <= ((ap_predicate_op83_readreq_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_1427_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_predicate_op95_readreq_state5, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1427 <= ((ap_predicate_op95_readreq_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001));
    end process;


    ap_condition_1431_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_predicate_op140_readreq_state6, ap_block_pp0_stage5_11001)
    begin
                ap_condition_1431 <= ((ap_predicate_op140_readreq_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001));
    end process;


    ap_condition_1435_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_predicate_op158_readreq_state7, ap_block_pp0_stage6_11001)
    begin
                ap_condition_1435 <= ((ap_predicate_op158_readreq_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001));
    end process;


    ap_condition_1439_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_predicate_op165_readreq_state8, ap_block_pp0_stage7_11001)
    begin
                ap_condition_1439 <= ((ap_predicate_op165_readreq_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001));
    end process;


    ap_condition_1443_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_predicate_op173_readreq_state9, ap_block_pp0_stage8_11001)
    begin
                ap_condition_1443 <= ((ap_predicate_op173_readreq_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage15_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, icmp_ln107_reg_946, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (icmp_ln107_reg_946 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage15;

    ap_phi_mux_a_vec_3_0_phi_fu_310_p4_assign_proc : process(icmp_ln107_reg_946, and_ln118_2_reg_1012, a_vec_3_reg_1064)
    begin
        if (((ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then 
            ap_phi_mux_a_vec_3_0_phi_fu_310_p4 <= a_vec_3_reg_1064;
        else 
            ap_phi_mux_a_vec_3_0_phi_fu_310_p4 <= ap_const_lv32_0;
        end if; 
    end process;


    ap_phi_mux_b_vec_3_phi_fu_322_p4_assign_proc : process(icmp_ln107_reg_946, and_ln118_2_reg_1012, gmem_addr_7_read_reg_1069)
    begin
        if (((ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0))) then 
            ap_phi_mux_b_vec_3_phi_fu_322_p4 <= gmem_addr_7_read_reg_1069;
        else 
            ap_phi_mux_b_vec_3_phi_fu_322_p4 <= ap_const_lv32_0;
        end if; 
    end process;


    ap_predicate_op140_readreq_state6_assign_proc : process(icmp_ln107_reg_946, and_ln118_1_reg_997)
    begin
                ap_predicate_op140_readreq_state6 <= ((ap_const_lv1_1 = and_ln118_1_reg_997) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op158_readreq_state7_assign_proc : process(icmp_ln107_reg_946, and_ln118_1_reg_997)
    begin
                ap_predicate_op158_readreq_state7 <= ((ap_const_lv1_1 = and_ln118_1_reg_997) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op165_readreq_state8_assign_proc : process(icmp_ln107_reg_946, and_ln118_2_reg_1012)
    begin
                ap_predicate_op165_readreq_state8 <= ((ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op166_read_state9_assign_proc : process(icmp_ln107_reg_946, icmp_ln117_reg_955)
    begin
                ap_predicate_op166_read_state9 <= ((icmp_ln117_reg_955 = ap_const_lv1_1) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op173_readreq_state9_assign_proc : process(icmp_ln107_reg_946, and_ln118_2_reg_1012)
    begin
                ap_predicate_op173_readreq_state9 <= ((ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op174_read_state10_assign_proc : process(icmp_ln107_reg_946, icmp_ln117_reg_955)
    begin
                ap_predicate_op174_read_state10 <= ((icmp_ln117_reg_955 = ap_const_lv1_1) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op182_read_state11_assign_proc : process(icmp_ln107_reg_946, and_ln118_reg_976)
    begin
                ap_predicate_op182_read_state11 <= ((ap_const_lv1_1 = and_ln118_reg_976) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op190_read_state12_assign_proc : process(icmp_ln107_reg_946, and_ln118_reg_976)
    begin
                ap_predicate_op190_read_state12 <= ((ap_const_lv1_1 = and_ln118_reg_976) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op196_read_state13_assign_proc : process(icmp_ln107_reg_946, and_ln118_1_reg_997)
    begin
                ap_predicate_op196_read_state13 <= ((ap_const_lv1_1 = and_ln118_1_reg_997) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op202_read_state14_assign_proc : process(icmp_ln107_reg_946, and_ln118_1_reg_997)
    begin
                ap_predicate_op202_read_state14 <= ((ap_const_lv1_1 = and_ln118_1_reg_997) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op206_read_state15_assign_proc : process(icmp_ln107_reg_946, and_ln118_2_reg_1012)
    begin
                ap_predicate_op206_read_state15 <= ((ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op210_read_state16_assign_proc : process(icmp_ln107_reg_946, and_ln118_2_reg_1012)
    begin
                ap_predicate_op210_read_state16 <= ((ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op57_readreq_state2_assign_proc : process(icmp_ln107_reg_946, icmp_ln117_reg_955)
    begin
                ap_predicate_op57_readreq_state2 <= ((icmp_ln117_reg_955 = ap_const_lv1_1) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op66_readreq_state3_assign_proc : process(icmp_ln107_reg_946, icmp_ln117_reg_955)
    begin
                ap_predicate_op66_readreq_state3 <= ((icmp_ln117_reg_955 = ap_const_lv1_1) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op83_readreq_state4_assign_proc : process(icmp_ln107_reg_946, and_ln118_reg_976)
    begin
                ap_predicate_op83_readreq_state4 <= ((ap_const_lv1_1 = and_ln118_reg_976) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_predicate_op95_readreq_state5_assign_proc : process(icmp_ln107_reg_946, and_ln118_reg_976)
    begin
                ap_predicate_op95_readreq_state5 <= ((ap_const_lv1_1 = and_ln118_reg_976) and (icmp_ln107_reg_946 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_122, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_122;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_ARREADY, icmp_ln107_reg_946, and_ln118_2_reg_1012, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, and_ln118_1_reg_997, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, and_ln118_reg_976, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln117_reg_955, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln117_reg_955 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln117_reg_955 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_lv1_1 = and_ln118_reg_976) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_lv1_1 = and_ln118_reg_976) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_lv1_1 = and_ln118_1_reg_997) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_lv1_1 = and_ln118_1_reg_997) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0)))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, m_axi_gmem_RVALID, icmp_ln107_reg_946, and_ln118_2_reg_1012, ap_predicate_op210_read_state16, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_block_pp0_stage15, and_ln118_1_reg_997, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, and_ln118_reg_976, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, icmp_ln117_reg_955, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_predicate_op210_read_state16 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln117_reg_955 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln117_reg_955 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_lv1_1 = and_ln118_reg_976) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_lv1_1 = and_ln118_reg_976) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_lv1_1 = and_ln118_1_reg_997) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_lv1_1 = and_ln118_1_reg_997) and (icmp_ln107_reg_946 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_lv1_1 = and_ln118_2_reg_1012) and (icmp_ln107_reg_946 = ap_const_lv1_0)))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_pulse_fu_330_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0_11001_ignoreCallOp214, ap_block_pp0_stage1_11001_ignoreCallOp215, ap_block_pp0_stage2_11001_ignoreCallOp216, ap_block_pp0_stage3_11001_ignoreCallOp217, ap_block_pp0_stage4_11001_ignoreCallOp218, ap_block_pp0_stage5_11001_ignoreCallOp219, ap_block_pp0_stage6_11001_ignoreCallOp220, ap_block_pp0_stage7_11001_ignoreCallOp221, ap_block_pp0_stage8_11001_ignoreCallOp222, ap_block_pp0_stage9_11001_ignoreCallOp223, ap_block_pp0_stage10_11001_ignoreCallOp224, ap_block_pp0_stage11_11001_ignoreCallOp225, ap_block_pp0_stage12_11001_ignoreCallOp226, ap_block_pp0_stage13_11001_ignoreCallOp227, ap_block_pp0_stage14_11001_ignoreCallOp228, ap_block_pp0_stage15_11001_ignoreCallOp229)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_ignoreCallOp229)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_ignoreCallOp223)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp216)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp215)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_ignoreCallOp225)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp218)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_ignoreCallOp224)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp214)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp217)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_ignoreCallOp227)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp220)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_ignoreCallOp226)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp219)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp222)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_ignoreCallOp228)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp221)))) then 
            grp_pulse_fu_330_ap_ce <= ap_const_logic_1;
        else 
            grp_pulse_fu_330_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_pulse_fu_330_ap_start <= grp_pulse_fu_330_ap_start_reg;
    icmp_ln107_fu_368_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv4_B) else "0";
    icmp_ln117_1_fu_500_p2 <= "1" when (signed(tmp_1_fu_490_p4) < signed(ap_const_lv3_1)) else "0";
    icmp_ln117_2_fu_648_p2 <= "1" when (signed(tmp_3_fu_638_p4) < signed(ap_const_lv3_1)) else "0";
    icmp_ln117_3_fu_770_p2 <= "0" when (tmp_6_fu_760_p4 = ap_const_lv2_1) else "1";
    icmp_ln117_fu_402_p2 <= "1" when (tmp_fu_392_p4 = ap_const_lv2_0) else "0";
    icmp_ln118_fu_506_p2 <= "0" when (i_1_reg_937 = ap_const_lv4_0) else "1";

    m_axi_gmem_ARADDR_assign_proc : process(ap_enable_reg_pp0_iter0, gmem_addr_reg_959, gmem_addr_1_reg_965, gmem_addr_2_reg_980, gmem_addr_3_reg_986, gmem_addr_4_reg_1001, gmem_addr_6_reg_1016, gmem_addr_5_reg_1022, gmem_addr_7_reg_1028, ap_condition_1415, ap_condition_1419, ap_condition_1423, ap_condition_1427, ap_condition_1431, ap_condition_1435, ap_condition_1439, ap_condition_1443)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1443)) then 
                m_axi_gmem_ARADDR <= gmem_addr_7_reg_1028;
            elsif ((ap_const_boolean_1 = ap_condition_1439)) then 
                m_axi_gmem_ARADDR <= gmem_addr_6_reg_1016;
            elsif ((ap_const_boolean_1 = ap_condition_1435)) then 
                m_axi_gmem_ARADDR <= gmem_addr_5_reg_1022;
            elsif ((ap_const_boolean_1 = ap_condition_1431)) then 
                m_axi_gmem_ARADDR <= gmem_addr_4_reg_1001;
            elsif ((ap_const_boolean_1 = ap_condition_1427)) then 
                m_axi_gmem_ARADDR <= gmem_addr_3_reg_986;
            elsif ((ap_const_boolean_1 = ap_condition_1423)) then 
                m_axi_gmem_ARADDR <= gmem_addr_2_reg_980;
            elsif ((ap_const_boolean_1 = ap_condition_1419)) then 
                m_axi_gmem_ARADDR <= gmem_addr_1_reg_965;
            elsif ((ap_const_boolean_1 = ap_condition_1415)) then 
                m_axi_gmem_ARADDR <= gmem_addr_reg_959;
            else 
                m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv32_1;
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_predicate_op57_readreq_state2, ap_block_pp0_stage1_11001, ap_predicate_op66_readreq_state3, ap_block_pp0_stage2_11001, ap_predicate_op83_readreq_state4, ap_block_pp0_stage3_11001, ap_predicate_op95_readreq_state5, ap_block_pp0_stage4_11001, ap_predicate_op140_readreq_state6, ap_block_pp0_stage5_11001, ap_predicate_op173_readreq_state9, ap_block_pp0_stage8_11001, ap_predicate_op158_readreq_state7, ap_predicate_op165_readreq_state8, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_predicate_op165_readreq_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_predicate_op158_readreq_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_predicate_op173_readreq_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_predicate_op140_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_predicate_op95_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op83_readreq_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_predicate_op66_readreq_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op57_readreq_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_predicate_op210_read_state16, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage9, ap_predicate_op190_read_state12, ap_block_pp0_stage11_11001, ap_predicate_op202_read_state14, ap_block_pp0_stage13_11001, ap_predicate_op166_read_state9, ap_block_pp0_stage8_11001, ap_predicate_op174_read_state10, ap_block_pp0_stage9_11001, ap_predicate_op182_read_state11, ap_block_pp0_stage10_11001, ap_predicate_op196_read_state13, ap_block_pp0_stage12_11001, ap_predicate_op206_read_state15, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_predicate_op206_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_predicate_op196_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_predicate_op182_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_predicate_op174_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_predicate_op166_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_predicate_op202_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_predicate_op190_read_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_predicate_op210_read_state16 = ap_const_boolean_1)))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv32_0;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
    or_ln114_1_fu_618_p2 <= (shl_ln114_1_fu_610_p3 or ap_const_lv7_2);
    or_ln114_2_fu_740_p2 <= (shl_ln114_2_fu_732_p3 or ap_const_lv6_3);
    or_ln114_fu_484_p2 <= (ap_const_lv7_1 or add_ln114_fu_478_p2);
    pe_array_pe_a_pass_address0 <= grp_pulse_fu_330_this_a_pass_address0;
    pe_array_pe_a_pass_address1 <= grp_pulse_fu_330_this_a_pass_address1;
    pe_array_pe_a_pass_ce0 <= grp_pulse_fu_330_this_a_pass_ce0;
    pe_array_pe_a_pass_ce1 <= grp_pulse_fu_330_this_a_pass_ce1;
    pe_array_pe_a_pass_d0 <= grp_pulse_fu_330_this_a_pass_d0;
    pe_array_pe_a_pass_d1 <= grp_pulse_fu_330_this_a_pass_d1;
    pe_array_pe_a_pass_we0 <= grp_pulse_fu_330_this_a_pass_we0;
    pe_array_pe_a_pass_we1 <= grp_pulse_fu_330_this_a_pass_we1;
    pe_array_pe_a_tmp_address0 <= grp_pulse_fu_330_this_a_tmp_address0;
    pe_array_pe_a_tmp_address1 <= grp_pulse_fu_330_this_a_tmp_address1;
    pe_array_pe_a_tmp_ce0 <= grp_pulse_fu_330_this_a_tmp_ce0;
    pe_array_pe_a_tmp_ce1 <= grp_pulse_fu_330_this_a_tmp_ce1;
    pe_array_pe_a_tmp_d0 <= grp_pulse_fu_330_this_a_tmp_d0;
    pe_array_pe_a_tmp_d1 <= grp_pulse_fu_330_this_a_tmp_d1;
    pe_array_pe_a_tmp_we0 <= grp_pulse_fu_330_this_a_tmp_we0;
    pe_array_pe_a_tmp_we1 <= grp_pulse_fu_330_this_a_tmp_we1;
    pe_array_pe_b_pass_address0 <= grp_pulse_fu_330_this_b_pass_address0;
    pe_array_pe_b_pass_address1 <= grp_pulse_fu_330_this_b_pass_address1;
    pe_array_pe_b_pass_ce0 <= grp_pulse_fu_330_this_b_pass_ce0;
    pe_array_pe_b_pass_ce1 <= grp_pulse_fu_330_this_b_pass_ce1;
    pe_array_pe_b_pass_d0 <= grp_pulse_fu_330_this_b_pass_d0;
    pe_array_pe_b_pass_d1 <= grp_pulse_fu_330_this_b_pass_d1;
    pe_array_pe_b_pass_we0 <= grp_pulse_fu_330_this_b_pass_we0;
    pe_array_pe_b_pass_we1 <= grp_pulse_fu_330_this_b_pass_we1;
    pe_array_pe_b_tmp_address0 <= grp_pulse_fu_330_this_b_tmp_address0;
    pe_array_pe_b_tmp_address1 <= grp_pulse_fu_330_this_b_tmp_address1;
    pe_array_pe_b_tmp_ce0 <= grp_pulse_fu_330_this_b_tmp_ce0;
    pe_array_pe_b_tmp_ce1 <= grp_pulse_fu_330_this_b_tmp_ce1;
    pe_array_pe_b_tmp_d0 <= grp_pulse_fu_330_this_b_tmp_d0;
    pe_array_pe_b_tmp_d1 <= grp_pulse_fu_330_this_b_tmp_d1;
    pe_array_pe_b_tmp_we0 <= grp_pulse_fu_330_this_b_tmp_we0;
    pe_array_pe_b_tmp_we1 <= grp_pulse_fu_330_this_b_tmp_we1;
    pe_array_pe_val_address0 <= grp_pulse_fu_330_this_val_address0;
    pe_array_pe_val_address1 <= grp_pulse_fu_330_this_val_address1;
    pe_array_pe_val_ce0 <= grp_pulse_fu_330_this_val_ce0;
    pe_array_pe_val_ce1 <= grp_pulse_fu_330_this_val_ce1;
    pe_array_pe_val_d0 <= grp_pulse_fu_330_this_val_d0;
    pe_array_pe_val_d1 <= grp_pulse_fu_330_this_val_d1;
    pe_array_pe_val_we0 <= grp_pulse_fu_330_this_val_we0;
    pe_array_pe_val_we1 <= grp_pulse_fu_330_this_val_we1;
        sext_ln118_1_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln118_1_fu_539_p4),64));

        sext_ln118_2_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln118_2_fu_701_p4),64));

        sext_ln118_3_fu_833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln118_3_fu_823_p4),64));

        sext_ln118_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_414_p4),64));

        sext_ln119_1_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln119_1_fu_575_p4),64));

        sext_ln119_2_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln119_2_fu_859_p4),64));

        sext_ln119_3_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln119_3_fu_895_p4),64));

        sext_ln119_4_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln119_1_fu_559_p3),64));

        sext_ln119_5_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln119_2_fu_843_p3),64));

        sext_ln119_6_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln119_3_fu_879_p3),64));

        sext_ln119_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_455_p4),64));

    shl_ln114_1_fu_610_p3 <= (add_ln113_fu_598_p2 & ap_const_lv2_0);
    shl_ln114_2_fu_732_p3 <= (add_ln113_2_fu_721_p2 & ap_const_lv2_0);
    shl_ln118_1_fu_684_p3 <= (trunc_ln118_fu_680_p1 & ap_const_lv2_0);
    shl_ln118_2_fu_806_p3 <= (trunc_ln118_4_fu_802_p1 & ap_const_lv2_0);
    shl_ln119_1_fu_559_p3 <= (or_ln114_reg_971 & ap_const_lv2_0);
    shl_ln119_2_fu_843_p3 <= (or_ln114_1_reg_992 & ap_const_lv2_0);
    shl_ln119_3_fu_879_p3 <= (or_ln114_2_reg_1007 & ap_const_lv2_0);
    shl_ln1_fu_439_p3 <= (i_1_reg_937 & ap_const_lv4_0);
    shl_ln2_fu_522_p3 <= (add_ln118_4_fu_517_p2 & ap_const_lv2_0);
    shl_ln_fu_380_p3 <= (ap_sig_allocacmp_i_1 & ap_const_lv2_0);
    tmp_1_fu_490_p4 <= or_ln114_fu_484_p2(6 downto 4);
    tmp_2_fu_624_p3 <= add_ln113_1_fu_604_p2(4 downto 4);
    tmp_3_fu_638_p4 <= or_ln114_1_fu_618_p2(6 downto 4);
    tmp_4_fu_654_p3 <= add_ln113_fu_598_p2(4 downto 4);
    tmp_5_fu_746_p3 <= add_ln113_3_fu_726_p2(4 downto 4);
    tmp_6_fu_760_p4 <= or_ln114_2_fu_740_p2(5 downto 4);
    tmp_7_fu_776_p3 <= add_ln113_2_fu_721_p2(3 downto 3);
    tmp_fu_392_p4 <= ap_sig_allocacmp_i_1(3 downto 2);
    trunc_ln113_cast_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_reg_937),5));
    trunc_ln118_1_fu_539_p4 <= add_ln118_1_fu_534_p2(63 downto 2);
    trunc_ln118_2_fu_701_p4 <= add_ln118_2_fu_696_p2(63 downto 2);
    trunc_ln118_3_fu_823_p4 <= add_ln118_3_fu_818_p2(63 downto 2);
    trunc_ln118_4_fu_802_p1 <= add_ln113_3_fu_726_p2(4 - 1 downto 0);
    trunc_ln118_fu_680_p1 <= add_ln113_1_fu_604_p2(4 - 1 downto 0);
    trunc_ln119_1_fu_575_p4 <= add_ln119_1_fu_570_p2(63 downto 2);
    trunc_ln119_2_fu_859_p4 <= add_ln119_2_fu_854_p2(63 downto 2);
    trunc_ln119_3_fu_895_p4 <= add_ln119_3_fu_890_p2(63 downto 2);
    trunc_ln1_fu_414_p4 <= add_ln118_fu_408_p2(63 downto 2);
    trunc_ln2_fu_455_p4 <= add_ln119_fu_450_p2(63 downto 2);
    xor_ln117_1_fu_754_p2 <= (tmp_5_fu_746_p3 xor ap_const_lv1_1);
    xor_ln117_fu_632_p2 <= (tmp_2_fu_624_p3 xor ap_const_lv1_1);
    xor_ln118_1_fu_784_p2 <= (tmp_7_fu_776_p3 xor ap_const_lv1_1);
    xor_ln118_fu_662_p2 <= (tmp_4_fu_654_p3 xor ap_const_lv1_1);
    zext_ln117_1_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_reg_950),7));
    zext_ln117_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_380_p3),64));
    zext_ln118_1_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln118_1_fu_684_p3),64));
    zext_ln118_2_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln118_2_fu_806_p3),64));
    zext_ln118_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_522_p3),64));
    zext_ln119_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_439_p3),64));
end behav;
