/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire [21:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_7z[1] | celloutsig_0_33z[3];
  assign celloutsig_1_17z = celloutsig_1_2z[2] | celloutsig_1_10z;
  assign celloutsig_0_32z = celloutsig_0_12z | celloutsig_0_2z[2];
  assign celloutsig_0_20z = { celloutsig_0_14z[17:12], celloutsig_0_13z } & celloutsig_0_1z[20:14];
  assign celloutsig_0_21z = celloutsig_0_14z[13:8] & celloutsig_0_20z[5:0];
  assign celloutsig_1_19z = celloutsig_1_0z / { 1'h1, celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z } / { 1'h1, celloutsig_0_2z[1:0], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_1z = { in_data[50:32], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[86:67], in_data[0] };
  assign celloutsig_1_5z = { celloutsig_1_4z[2], celloutsig_1_4z } / { 1'h1, celloutsig_1_4z[1:0], celloutsig_1_3z };
  assign celloutsig_0_14z = in_data[30:10] / { 1'h1, celloutsig_0_1z[20:1] };
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] / { 1'h1, in_data[75], celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[18:12], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } == { celloutsig_0_1z[21:15], celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z[20:2], celloutsig_0_4z } == { in_data[53:42], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_0z[1], celloutsig_1_4z } >= celloutsig_1_2z;
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z } > { celloutsig_1_2z[2], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_36z = ! { celloutsig_0_21z[3:1], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[45:42] || in_data[28:25];
  assign celloutsig_1_1z = in_data[105:103] || in_data[164:162];
  assign celloutsig_1_10z = { celloutsig_1_9z[3:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z } || { celloutsig_1_9z[7:5], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_1z[18:6], celloutsig_0_0z } != in_data[21:8];
  assign celloutsig_1_3z = { in_data[158:150], celloutsig_1_1z } != { celloutsig_1_0z[4:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[117:112], celloutsig_1_5z } != { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_12z = { celloutsig_1_0z[2:0], celloutsig_1_6z } != { celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z } != celloutsig_1_2z[2:0];
  assign celloutsig_1_7z = { celloutsig_1_0z[4:1], celloutsig_1_4z } !== { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_8z !== celloutsig_0_1z[6:0];
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_3z, in_data[23:12] };
  assign celloutsig_0_12z = & in_data[18:12];
  assign celloutsig_1_0z = in_data[156:152] - in_data[106:102];
  assign celloutsig_1_4z = celloutsig_1_0z[4:2] - celloutsig_1_0z[4:2];
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z } - { celloutsig_1_5z[2:0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_18z = { in_data[182:172], celloutsig_1_0z, celloutsig_1_8z } - { celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_17z };
  assign celloutsig_1_2z = in_data[122:119] ~^ celloutsig_1_0z[4:1];
  assign celloutsig_0_33z = { celloutsig_0_32z, celloutsig_0_2z } ~^ in_data[91:88];
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = { in_data[54], celloutsig_0_0z, celloutsig_0_6z };
  assign { out_data[144:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
