Verilog code generated from the custom architecture only