#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 11 17:28:41 2020
# Process ID: 22840
# Current directory: C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4432 C:\Users\nicol\Desktop\POLIMI\Didattica\VIVADO\VIVADO - 01 - Basics\project_1\project_1.xpr
# Log file: C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/project_1/vivado.log
# Journal file: C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/nicol/Downloads/VIVADO/01 - Basics/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 897.871 ; gain = 264.883
update_compile_order -fileset sources_1
save_project_as VIVADO_01_Basic_project {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/VIVADO_01_Basic_project} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/VIVADO_01_Basic_project'
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 952.906 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D17A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2191.414 ; gain = 1238.508
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 11 17:31:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/VIVADO_01_Basic_project/VIVADO_01_Basic_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.441 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D17A
set_property PROGRAM.FILE {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/VIVADO_01_Basic_project/VIVADO_01_Basic_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/VIVADO_01_Basic_project/VIVADO_01_Basic_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/VIVADO_01_Basic_project.xpr.zip} -temp_dir {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/project_1/.Xil/Vivado-22840-NicolaPC} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/project_1/.Xil/Vivado-22840-NicolaPC' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/VIVADO_01_Basic_project'
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 01 - Basics/project_1/.Xil/Vivado-22840-NicolaPC/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
