/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire [7:0] _03_;
  reg [23:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [19:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[160] ? celloutsig_1_0z[0] : in_data[183];
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_3z[2] : celloutsig_1_2z;
  assign celloutsig_0_1z = !(celloutsig_0_0z ? in_data[70] : celloutsig_0_0z);
  assign celloutsig_0_26z = !(celloutsig_0_21z ? celloutsig_0_15z : celloutsig_0_20z);
  assign celloutsig_0_0z = ~in_data[27];
  assign celloutsig_1_18z = ~celloutsig_1_14z;
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_3z[0]) & celloutsig_1_7z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_0z) & celloutsig_0_6z[4]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z[4] | celloutsig_0_6z[5]) & celloutsig_0_1z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_14z = _01_ ^ celloutsig_0_0z;
  assign celloutsig_0_15z = celloutsig_0_11z ^ celloutsig_0_2z;
  assign celloutsig_0_40z = ~(celloutsig_0_19z ^ celloutsig_0_16z);
  assign celloutsig_0_17z = ~(celloutsig_0_2z ^ celloutsig_0_7z);
  reg [11:0] _19_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 12'h000;
    else _19_ <= { in_data[20:18], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[11:4], _01_, _02_[2:0] } = _19_;
  reg [7:0] _20_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 8'h00;
    else _20_ <= { in_data[23:18], celloutsig_0_16z, celloutsig_0_19z };
  assign { _00_, _03_[6:0] } = _20_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 24'h000000;
    else _04_ <= { _02_[11:5], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_14z, _00_, _03_[6:0], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[171:168] / { 1'h1, in_data[135:133] };
  assign celloutsig_0_27z = { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_3z } / { 1'h1, celloutsig_0_6z[2:0] };
  assign celloutsig_0_9z = { in_data[32:30], celloutsig_0_0z } <= { celloutsig_0_6z[6:4], celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_27z } < { celloutsig_0_24z[19:16], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_18z[9:6], celloutsig_0_2z } < { celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[94:80], celloutsig_0_1z } < in_data[67:52];
  assign celloutsig_0_42z = { celloutsig_0_31z[10:4], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z } < { _02_[9:4], _01_, _02_[2:0], celloutsig_0_14z };
  assign celloutsig_1_5z = celloutsig_1_3z < celloutsig_1_3z;
  assign celloutsig_1_6z = in_data[182:176] < { celloutsig_1_0z[2:0], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[111:101], celloutsig_1_1z } < { in_data[181:171], celloutsig_1_2z };
  assign celloutsig_0_8z = { _02_[8:5], _02_[11:4], _01_, _02_[2:0] } < { in_data[59:45], celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z } < { _02_[5], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_19z = celloutsig_0_6z < celloutsig_0_12z;
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_10z } < { celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_1_2z = celloutsig_1_0z[2] & ~(in_data[138]);
  assign celloutsig_1_19z = celloutsig_1_6z & ~(celloutsig_1_18z);
  assign celloutsig_0_21z = celloutsig_0_20z & ~(celloutsig_0_16z);
  assign celloutsig_0_37z = { celloutsig_0_27z[2:0], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_13z } * { celloutsig_0_31z[10:5], celloutsig_0_11z };
  assign celloutsig_0_6z = { _02_[7:4], _01_, _02_[2], celloutsig_0_2z } * { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_3z = celloutsig_1_0z[2:0] >> { celloutsig_1_0z[3], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_43z = { _04_[21:17], celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_13z, celloutsig_0_13z } <<< in_data[61:51];
  assign celloutsig_0_12z = _02_[11:5] <<< { in_data[69:68], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_31z = { in_data[90:85], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_20z } ^ { celloutsig_0_24z[16], celloutsig_0_24z[14], celloutsig_0_24z[17], celloutsig_0_24z[12:11], celloutsig_0_24z[19], celloutsig_0_24z[9:5] };
  assign celloutsig_0_44z = { celloutsig_0_43z[10:6], celloutsig_0_7z, celloutsig_0_16z } ^ { celloutsig_0_6z[4:2], celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_12z[3:1], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z } ^ { in_data[56], celloutsig_0_1z, _02_[11:4], _01_, _02_[2:0], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_32z = ~((celloutsig_0_17z & celloutsig_0_15z) | (celloutsig_0_29z & celloutsig_0_4z));
  assign celloutsig_0_38z = ~((celloutsig_0_26z & celloutsig_0_10z) | (celloutsig_0_37z[6] & celloutsig_0_18z[12]));
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_0z) | (celloutsig_0_3z & celloutsig_0_1z));
  assign celloutsig_1_14z = ~((celloutsig_1_6z & celloutsig_1_10z) | (celloutsig_1_9z & in_data[100]));
  assign celloutsig_0_11z = ~((celloutsig_0_10z & celloutsig_0_0z) | (celloutsig_0_1z & _02_[5]));
  assign celloutsig_0_16z = ~((celloutsig_0_0z & celloutsig_0_1z) | (celloutsig_0_7z & celloutsig_0_2z));
  assign { celloutsig_0_24z[9:2], celloutsig_0_24z[17], celloutsig_0_24z[0], celloutsig_0_24z[16], celloutsig_0_24z[12], celloutsig_0_24z[19:18], celloutsig_0_24z[11], celloutsig_0_24z[14], celloutsig_0_24z[1] } = ~ { _00_, _03_[6:0], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z };
  assign _02_[3] = _01_;
  assign _03_[7] = _00_;
  assign { celloutsig_0_24z[15], celloutsig_0_24z[13], celloutsig_0_24z[10] } = { celloutsig_0_24z[16], celloutsig_0_24z[17], celloutsig_0_24z[19] };
  assign { out_data[128], out_data[96], out_data[42:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
