{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764796277559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764796277560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 18:11:17 2025 " "Processing started: Wed Dec 03 18:11:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764796277560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764796277560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NEANDER_W_7SEG -c NEANDER_W_7SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off NEANDER_W_7SEG -c NEANDER_W_7SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764796277560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764796278044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM_teste.vhd" "" { Text "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ROM_teste.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278507 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM_teste.vhd" "" { Text "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ROM_teste.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764796278507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander_w_7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neander_w_7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEANDER_W_7SEG " "Found entity 1: NEANDER_W_7SEG" {  } { { "NEANDER_W_7SEG.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764796278509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NEANDER_W_7SEG " "Elaborating entity \"NEANDER_W_7SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764796278576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "neander.bdf 1 1 " "Using design file neander.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NEANDER " "Found entity 1: NEANDER" {  } { { "neander.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEANDER NEANDER:inst " "Elaborating entity \"NEANDER\" for hierarchy \"NEANDER:inst\"" {  } { { "NEANDER_W_7SEG.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { 160 400 616 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278591 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst19 " "Primitive \"GND\" of instance \"inst19\" not used" {  } { { "neander.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 88 160 192 120 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ac.bdf 1 1 " "Using design file ac.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "ac.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC NEANDER:inst\|AC:inst5 " "Elaborating entity \"AC\" for hierarchy \"NEANDER:inst\|AC:inst5\"" {  } { { "neander.bdf" "inst5" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 456 -64 88 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278632 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador NEANDER:inst\|AC:inst5\|Multiplexador:inst26 " "Elaborating entity \"Multiplexador\" for hierarchy \"NEANDER:inst\|AC:inst5\|Multiplexador:inst26\"" {  } { { "ac.bdf" "inst26" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ac.bdf" { { 768 256 352 864 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flaglogic.bdf 1 1 " "Using design file flaglogic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flagLogic " "Found entity 1: flagLogic" {  } { { "flaglogic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/flaglogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagLogic NEANDER:inst\|AC:inst5\|flagLogic:inst27 " "Elaborating entity \"flagLogic\" for hierarchy \"NEANDER:inst\|AC:inst5\|flagLogic:inst27\"" {  } { { "ac.bdf" "inst27" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ac.bdf" { { 776 -176 -80 872 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc.bdf 1 1 " "Using design file uc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC NEANDER:inst\|UC:inst4 " "Elaborating entity \"UC\" for hierarchy \"NEANDER:inst\|UC:inst4\"" {  } { { "neander.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 728 648 792 1048 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278669 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278670 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278670 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278670 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278670 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278670 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278670 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278671 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278671 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278671 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278671 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278671 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278671 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278671 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278671 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278672 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278672 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278672 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278672 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278672 ""}
{ "Warning" "WSGN_SEARCH_FILE" "incpc_logic.bdf 1 1 " "Using design file incpc_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 incPC_logic " "Found entity 1: incPC_logic" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/incpc_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incPC_logic NEANDER:inst\|UC:inst4\|incPC_logic:inst14 " "Elaborating entity \"incPC_logic\" for hierarchy \"NEANDER:inst\|UC:inst4\|incPC_logic:inst14\"" {  } { { "uc.bdf" "inst14" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278683 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278684 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278684 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/incpc_logic.bdf" { { 112 56 224 128 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278684 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/incpc_logic.bdf" { { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278684 ""}  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sel_logic.bdf 1 1 " "Using design file sel_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sel_LOGIC " "Found entity 1: sel_LOGIC" {  } { { "sel_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/sel_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_LOGIC NEANDER:inst\|UC:inst4\|sel_LOGIC:inst " "Elaborating entity \"sel_LOGIC\" for hierarchy \"NEANDER:inst\|UC:inst4\|sel_LOGIC:inst\"" {  } { { "uc.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 568 696 792 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ac_ch_logic.bdf 1 1 " "Using design file ac_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AC_CH_LOGIC " "Found entity 1: AC_CH_LOGIC" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ac_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_CH_LOGIC NEANDER:inst\|UC:inst4\|AC_CH_LOGIC:inst24 " "Elaborating entity \"AC_CH_LOGIC\" for hierarchy \"NEANDER:inst\|UC:inst4\|AC_CH_LOGIC:inst24\"" {  } { { "uc.bdf" "inst24" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278709 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278709 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278709 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ac_ch_logic.bdf" { { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278709 ""}  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "go_t0_logic.bdf 1 1 " "Using design file go_t0_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GO_t0_LOGIC " "Found entity 1: GO_t0_LOGIC" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/go_t0_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GO_t0_LOGIC NEANDER:inst\|UC:inst4\|GO_t0_LOGIC:inst29 " "Elaborating entity \"GO_t0_LOGIC\" for hierarchy \"NEANDER:inst\|UC:inst4\|GO_t0_LOGIC:inst29\"" {  } { { "uc.bdf" "inst29" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278719 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278720 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278720 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/go_t0_logic.bdf" { { 40 64 232 56 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278720 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/go_t0_logic.bdf" { { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278720 ""}  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278720 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "HLT " "Pin \"HLT\" not connected" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/go_t0_logic.bdf" { { 488 64 232 504 "HLT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764796278720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rem_ch_logic.bdf 1 1 " "Using design file rem_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REM_CH_LOGIC " "Found entity 1: REM_CH_LOGIC" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/rem_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REM_CH_LOGIC NEANDER:inst\|UC:inst4\|REM_CH_LOGIC:inst100 " "Elaborating entity \"REM_CH_LOGIC\" for hierarchy \"NEANDER:inst\|UC:inst4\|REM_CH_LOGIC:inst100\"" {  } { { "uc.bdf" "inst100" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278733 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278733 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278733 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/rem_ch_logic.bdf" { { 72 56 224 88 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278733 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/rem_ch_logic.bdf" { { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278733 ""}  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278733 ""}
{ "Warning" "WSGN_SEARCH_FILE" "read_logic.bdf 1 1 " "Using design file read_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 READ_LOGIC " "Found entity 1: READ_LOGIC" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/read_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_LOGIC NEANDER:inst\|UC:inst4\|READ_LOGIC:inst17 " "Elaborating entity \"READ_LOGIC\" for hierarchy \"NEANDER:inst\|UC:inst4\|READ_LOGIC:inst17\"" {  } { { "uc.bdf" "inst17" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278745 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796278746 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278746 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/read_logic.bdf" { { 80 56 224 96 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278746 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/read_logic.bdf" { { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278746 ""}  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796278746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod.bdf 1 1 " "Using design file decod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD " "Found entity 1: DECOD" {  } { { "decod.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD NEANDER:inst\|DECOD:inst20 " "Elaborating entity \"DECOD\" for hierarchy \"NEANDER:inst\|DECOD:inst20\"" {  } { { "neander.bdf" "inst20" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 584 328 448 808 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278757 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.bdf 1 1 " "Using design file decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder NEANDER:inst\|DECOD:inst20\|Decoder:inst " "Elaborating entity \"Decoder\" for hierarchy \"NEANDER:inst\|DECOD:inst20\|Decoder:inst\"" {  } { { "decod.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/decod.bdf" { { 16 984 1128 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278773 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst21 " "Block or symbol \"AND4\" of instance \"inst21\" overlaps another block or symbol" {  } { { "decoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/decoder.bdf" { { 544 976 1040 624 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1764796278774 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ri.bdf 1 1 " "Using design file ri.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "ri.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RI NEANDER:inst\|RI:inst2 " "Elaborating entity \"RI\" for hierarchy \"NEANDER:inst\|RI:inst2\"" {  } { { "neander.bdf" "inst2" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 496 592 736 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278785 ""}
{ "Warning" "WSGN_SEARCH_FILE" "run_step.bdf 1 1 " "Using design file run_step.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RUN_STEP " "Found entity 1: RUN_STEP" {  } { { "run_step.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/run_step.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUN_STEP NEANDER:inst\|RUN_STEP:inst22 " "Elaborating entity \"RUN_STEP\" for hierarchy \"NEANDER:inst\|RUN_STEP:inst22\"" {  } { { "neander.bdf" "inst22" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 64 -448 -320 160 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "feqdiv.bdf 1 1 " "Using design file feqdiv.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 feqDiv " "Found entity 1: feqDiv" {  } { { "feqdiv.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/feqdiv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feqDiv NEANDER:inst\|feqDiv:inst12 " "Elaborating entity \"feqDiv\" for hierarchy \"NEANDER:inst\|feqDiv:inst12\"" {  } { { "neander.bdf" "inst12" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 80 -584 -488 176 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "freqdiv_x5.bdf 1 1 " "Using design file freqdiv_x5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_x5 " "Found entity 1: freqDiv_x5" {  } { { "freqdiv_x5.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/freqdiv_x5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_x5 NEANDER:inst\|feqDiv:inst12\|freqDiv_x5:inst12 " "Elaborating entity \"freqDiv_x5\" for hierarchy \"NEANDER:inst\|feqDiv:inst12\|freqDiv_x5:inst12\"" {  } { { "feqdiv.bdf" "inst12" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/feqdiv.bdf" { { 232 880 976 328 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278827 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8bit.bdf 1 1 " "Using design file mux8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8bit " "Found entity 1: Mux8bit" {  } { { "mux8bit.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/mux8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8bit NEANDER:inst\|Mux8bit:inst14 " "Elaborating entity \"Mux8bit\" for hierarchy \"NEANDER:inst\|Mux8bit:inst14\"" {  } { { "neander.bdf" "inst14" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 424 432 560 520 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mdr.bdf 1 1 " "Using design file mdr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "mdr.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/mdr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR NEANDER:inst\|MDR:inst7 " "Elaborating entity \"MDR\" for hierarchy \"NEANDER:inst\|MDR:inst7\"" {  } { { "neander.bdf" "inst7" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 344 1128 1304 472 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "register.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER NEANDER:inst\|MDR:inst7\|REGISTER:inst " "Elaborating entity \"REGISTER\" for hierarchy \"NEANDER:inst\|MDR:inst7\|REGISTER:inst\"" {  } { { "mdr.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/mdr.bdf" { { 240 392 568 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM NEANDER:inst\|ROM:inst25 " "Elaborating entity \"ROM\" for hierarchy \"NEANDER:inst\|ROM:inst25\"" {  } { { "neander.bdf" "inst25" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 64 1184 1376 144 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278888 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar.bdf 1 1 " "Using design file mar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "mar.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/mar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR NEANDER:inst\|MAR:inst8 " "Elaborating entity \"MAR\" for hierarchy \"NEANDER:inst\|MAR:inst8\"" {  } { { "neander.bdf" "inst8" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 64 672 848 192 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.bdf 1 1 " "Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796278933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796278933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC NEANDER:inst\|PC:inst3 " "Elaborating entity \"PC\" for hierarchy \"NEANDER:inst\|PC:inst3\"" {  } { { "neander.bdf" "inst3" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 56 -40 160 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796278934 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 568 976 1024 600 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278957 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst33 " "Primitive \"NOT\" of instance \"inst33\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 664 544 592 696 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278957 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst41 " "Primitive \"NOT\" of instance \"inst41\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 752 544 592 784 "inst41" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278957 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst42 " "Primitive \"NOT\" of instance \"inst42\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 600 976 1024 632 "inst42" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278957 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst43 " "Primitive \"AND2\" of instance \"inst43\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 576 1048 1112 624 "inst43" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278957 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 584 544 592 616 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278957 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst500 " "Primitive \"NAND2\" of instance \"inst500\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 1128 152 216 1176 "inst500" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst501 " "Primitive \"NAND2\" of instance \"inst501\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 1144 592 656 1192 "inst501" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst78 " "Primitive \"NOT\" of instance \"inst78\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 832 544 592 864 "inst78" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst79 " "Primitive \"NOT\" of instance \"inst79\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 912 544 592 944 "inst79" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst80 " "Primitive \"NOT\" of instance \"inst80\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 992 544 592 1024 "inst80" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst81 " "Primitive \"NOT\" of instance \"inst81\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 1080 544 592 1112 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst82 " "Primitive \"NOT\" of instance \"inst82\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 1160 544 592 1192 "inst82" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst84 " "Primitive \"NAND2\" of instance \"inst84\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 560 160 224 608 "inst84" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst85 " "Primitive \"NAND2\" of instance \"inst85\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 568 592 656 616 "inst85" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst86 " "Primitive \"NAND2\" of instance \"inst86\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 640 160 224 688 "inst86" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst87 " "Primitive \"NAND2\" of instance \"inst87\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 648 592 656 696 "inst87" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst88 " "Primitive \"NAND2\" of instance \"inst88\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 728 160 224 776 "inst88" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst89 " "Primitive \"NAND2\" of instance \"inst89\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 736 592 656 784 "inst89" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278958 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst90 " "Primitive \"NAND2\" of instance \"inst90\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 808 160 224 856 "inst90" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278959 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst91 " "Primitive \"NAND2\" of instance \"inst91\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 816 592 656 864 "inst91" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278959 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst92 " "Primitive \"NAND2\" of instance \"inst92\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 888 160 224 936 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278959 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst93 " "Primitive \"NAND2\" of instance \"inst93\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 896 592 656 944 "inst93" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278959 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst94 " "Primitive \"NAND2\" of instance \"inst94\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 968 160 224 1016 "inst94" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278959 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst95 " "Primitive \"NAND2\" of instance \"inst95\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 976 592 656 1024 "inst95" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278959 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst96 " "Primitive \"NAND2\" of instance \"inst96\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 1056 160 224 1104 "inst96" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278959 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst97 " "Primitive \"NAND2\" of instance \"inst97\" not used" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pc.bdf" { { 1064 592 656 1112 "inst97" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796278959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.bdf 1 1 " "Using design file timer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "timer.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER NEANDER:inst\|TIMER:inst " "Elaborating entity \"TIMER\" for hierarchy \"NEANDER:inst\|TIMER:inst\"" {  } { { "neander.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 952 1168 1288 1080 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3x8.bdf 1 1 " "Using design file decoder3x8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3x8 " "Found entity 1: Decoder3x8" {  } { { "decoder3x8.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/decoder3x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3x8 NEANDER:inst\|TIMER:inst\|Decoder3x8:inst4 " "Elaborating entity \"Decoder3x8\" for hierarchy \"NEANDER:inst\|TIMER:inst\|Decoder3x8:inst4\"" {  } { { "timer.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/timer.bdf" { { 264 1544 1672 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.bdf 1 1 " "Using design file ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula NEANDER:inst\|ula:inst23 " "Elaborating entity \"ula\" for hierarchy \"NEANDER:inst\|ula:inst23\"" {  } { { "neander.bdf" "inst23" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 632 -56 80 728 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279079 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "ula.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ula.bdf" { { 384 328 360 416 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796279080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumcla.bdf 1 1 " "Using design file sumcla.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sumCLA " "Found entity 1: sumCLA" {  } { { "sumcla.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/sumcla.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279124 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumCLA NEANDER:inst\|ula:inst23\|sumCLA:inst8 " "Elaborating entity \"sumCLA\" for hierarchy \"NEANDER:inst\|ula:inst23\|sumCLA:inst8\"" {  } { { "ula.bdf" "inst8" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ula.bdf" { { 328 -136 -8 424 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279125 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clalogic.bdf 1 1 " "Using design file clalogic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLAlogic " "Found entity 1: CLAlogic" {  } { { "clalogic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/clalogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLAlogic NEANDER:inst\|ula:inst23\|sumCLA:inst8\|CLAlogic:inst4 " "Elaborating entity \"CLAlogic\" for hierarchy \"NEANDER:inst\|ula:inst23\|sumCLA:inst8\|CLAlogic:inst4\"" {  } { { "sumcla.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/sumcla.bdf" { { 208 624 752 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adderunit.bdf 1 1 " "Using design file adderunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adderUnit " "Found entity 1: adderUnit" {  } { { "adderunit.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/adderunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279159 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderUnit NEANDER:inst\|ula:inst23\|sumCLA:inst8\|adderUnit:inst " "Elaborating entity \"adderUnit\" for hierarchy \"NEANDER:inst\|ula:inst23\|sumCLA:inst8\|adderUnit:inst\"" {  } { { "sumcla.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/sumcla.bdf" { { 48 320 416 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279160 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier.bdf 1 1 " "Using design file multiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier NEANDER:inst\|ula:inst23\|multiplier:inst13 " "Elaborating entity \"multiplier\" for hierarchy \"NEANDER:inst\|ula:inst23\|multiplier:inst13\"" {  } { { "ula.bdf" "inst13" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/ula.bdf" { { 568 312 440 664 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279213 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadder.bdf 1 1 " "Using design file halfadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfadder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder NEANDER:inst\|ula:inst23\|multiplier:inst13\|halfAdder:inst1 " "Elaborating entity \"halfAdder\" for hierarchy \"NEANDER:inst\|ula:inst23\|multiplier:inst13\|halfAdder:inst1\"" {  } { { "multiplier.bdf" "inst1" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/multiplier.bdf" { { 160 -424 -328 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279231 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder NEANDER:inst\|ula:inst23\|multiplier:inst13\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"NEANDER:inst\|ula:inst23\|multiplier:inst13\|FullAdder:inst\"" {  } { { "multiplier.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/multiplier.bdf" { { 160 -240 -144 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "encoder_ula.bdf 1 1 " "Using design file encoder_ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ENCODER_ULA " "Found entity 1: ENCODER_ULA" {  } { { "encoder_ula.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/encoder_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279272 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENCODER_ULA NEANDER:inst\|ENCODER_ULA:inst1 " "Elaborating entity \"ENCODER_ULA\" for hierarchy \"NEANDER:inst\|ENCODER_ULA:inst1\"" {  } { { "neander.bdf" "inst1" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/neander.bdf" { { 760 -264 -72 920 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pencoder.bdf 1 1 " "Using design file pencoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pencoder " "Found entity 1: Pencoder" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pencoder NEANDER:inst\|ENCODER_ULA:inst1\|Pencoder:inst " "Elaborating entity \"Pencoder\" for hierarchy \"NEANDER:inst\|ENCODER_ULA:inst1\|Pencoder:inst\"" {  } { { "encoder_ula.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/encoder_ula.bdf" { { 216 648 776 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279284 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "notA\[6..2\] " "Not all bits in bus \"notA\[6..2\]\" are used" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 256 408 496 272 "notA\[2\]" "" } { 272 408 496 288 "notA\[4\]" "" } { 288 408 496 304 "notA\[6\]" "" } { 208 408 480 224 "notA\[4\]" "" } { 184 416 488 200 "notA\[6\]" "" } { 440 416 488 456 "notA\[5\]" "" } { 352 416 496 368 "notA\[6\]" "" } { 424 400 496 440 "notA\[4\]" "" } { 488 408 488 504 "notA\[4\]" "" } { 176 272 321 192 "notA\[6\]" "" } { 272 272 319 288 "notA\[5\]" "" } { 328 272 313 344 "notA\[4\]" "" } { 376 269 313 392 "notA\[2\]" "" } { 528 408 487 544 "notA\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764796279285 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "notA " "Converted elements in bus name \"notA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[2\] notA2 " "Converted element name(s) from \"notA\[2\]\" to \"notA2\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 256 408 496 272 "notA\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 272 408 496 288 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 288 408 496 304 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 208 408 480 224 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 184 416 488 200 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[5\] notA5 " "Converted element name(s) from \"notA\[5\]\" to \"notA5\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 440 416 488 456 "notA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 352 416 496 368 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 424 400 496 440 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 488 408 488 504 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 176 272 321 192 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[5\] notA5 " "Converted element name(s) from \"notA\[5\]\" to \"notA5\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 272 272 319 288 "notA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 328 272 313 344 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[2\] notA2 " "Converted element name(s) from \"notA\[2\]\" to \"notA2\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 376 269 313 392 "notA\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[5\] notA5 " "Converted element name(s) from \"notA\[5\]\" to \"notA5\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 528 408 487 544 "notA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279285 ""}  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/pencoder.bdf" { { 256 408 496 272 "notA\[2\]" "" } { 272 408 496 288 "notA\[4\]" "" } { 288 408 496 304 "notA\[6\]" "" } { 208 408 480 224 "notA\[4\]" "" } { 184 416 488 200 "notA\[6\]" "" } { 440 416 488 456 "notA\[5\]" "" } { 352 416 496 368 "notA\[6\]" "" } { 424 400 496 440 "notA\[4\]" "" } { 488 408 488 504 "notA\[4\]" "" } { 176 272 321 192 "notA\[6\]" "" } { 272 272 319 288 "notA\[5\]" "" } { 328 272 313 344 "notA\[4\]" "" } { 376 269 313 392 "notA\[2\]" "" } { 528 408 487 544 "notA\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764796279285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "converter.bdf 1 1 " "Using design file converter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279298 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:inst4 " "Elaborating entity \"converter\" for hierarchy \"converter:inst4\"" {  } { { "NEANDER_W_7SEG.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/NEANDER_W_7SEG.bdf" { { -272 768 864 -112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279299 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sega.bdf 1 1 " "Using design file sega.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segA " "Found entity 1: segA" {  } { { "sega.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/sega.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segA converter:inst4\|segA:inst " "Elaborating entity \"segA\" for hierarchy \"converter:inst4\|segA:inst\"" {  } { { "converter.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/converter.bdf" { { 56 424 520 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279314 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segb.bdf 1 1 " "Using design file segb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segB " "Found entity 1: segB" {  } { { "segb.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/segb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segB converter:inst4\|segB:inst17 " "Elaborating entity \"segB\" for hierarchy \"converter:inst4\|segB:inst17\"" {  } { { "converter.bdf" "inst17" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/converter.bdf" { { 192 424 520 288 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279336 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "segb.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/segb.bdf" { { 80 392 440 112 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796279338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segc.bdf 1 1 " "Using design file segc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segC " "Found entity 1: segC" {  } { { "segc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/segc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segC converter:inst4\|segC:inst18 " "Elaborating entity \"segC\" for hierarchy \"converter:inst4\|segC:inst18\"" {  } { { "converter.bdf" "inst18" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/converter.bdf" { { 328 424 520 424 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279349 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst12 " "Primitive \"WIRE\" of instance \"inst12\" not used" {  } { { "segc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/segc.bdf" { { 264 128 176 296 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796279350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segd.bdf 1 1 " "Using design file segd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segD " "Found entity 1: segD" {  } { { "segd.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/segd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segD converter:inst4\|segD:inst19 " "Elaborating entity \"segD\" for hierarchy \"converter:inst4\|segD:inst19\"" {  } { { "converter.bdf" "inst19" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/converter.bdf" { { 464 424 520 560 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sege.bdf 1 1 " "Using design file sege.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segE " "Found entity 1: segE" {  } { { "sege.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/sege.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segE converter:inst4\|segE:inst20 " "Elaborating entity \"segE\" for hierarchy \"converter:inst4\|segE:inst20\"" {  } { { "converter.bdf" "inst20" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/converter.bdf" { { 112 704 800 208 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279380 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst11 " "Primitive \"WIRE\" of instance \"inst11\" not used" {  } { { "sege.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/sege.bdf" { { 208 168 216 240 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796279381 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "sege.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/sege.bdf" { { 208 416 464 240 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796279381 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst9 " "Primitive \"WIRE\" of instance \"inst9\" not used" {  } { { "sege.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/sege.bdf" { { 80 168 216 112 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796279381 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segf.bdf 1 1 " "Using design file segf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segF " "Found entity 1: segF" {  } { { "segf.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/segf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segF converter:inst4\|segF:inst21 " "Elaborating entity \"segF\" for hierarchy \"converter:inst4\|segF:inst21\"" {  } { { "converter.bdf" "inst21" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/converter.bdf" { { 248 704 800 344 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279393 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "segf.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/segf.bdf" { { 192 400 448 224 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764796279394 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segg.bdf 1 1 " "Using design file segg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segG " "Found entity 1: segG" {  } { { "segg.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/segg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796279408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764796279408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segG converter:inst4\|segG:inst22 " "Elaborating entity \"segG\" for hierarchy \"converter:inst4\|segG:inst22\"" {  } { { "converter.bdf" "inst22" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/converter.bdf" { { 392 704 800 488 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796279409 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "NEANDER:inst\|RUN_STEP:inst22\|Multiplexador:inst\|inst5~0 " "Found clock multiplexer NEANDER:inst\|RUN_STEP:inst22\|Multiplexador:inst\|inst5~0" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/multiplexador.bdf" { { 128 584 648 176 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1764796279890 "|NEANDER_W_7SEG|NEANDER:inst|RUN_STEP:inst22|Multiplexador:inst|inst5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1764796279890 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NEANDER:inst\|ROM:inst25\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NEANDER:inst\|ROM:inst25\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764796280111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764796280111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764796280111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764796280111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764796280111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764796280111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE NEANDER_W_7SEG.NEANDER_W_7SEG0.rtl.mif " "Parameter INIT_FILE set to NEANDER_W_7SEG.NEANDER_W_7SEG0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764796280111 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764796280111 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764796280111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NEANDER:inst\|ROM:inst25\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"NEANDER:inst\|ROM:inst25\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764796280183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NEANDER:inst\|ROM:inst25\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"NEANDER:inst\|ROM:inst25\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796280184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796280184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796280184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796280184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796280184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796280184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE NEANDER_W_7SEG.NEANDER_W_7SEG0.rtl.mif " "Parameter \"INIT_FILE\" = \"NEANDER_W_7SEG.NEANDER_W_7SEG0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764796280184 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764796280184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1111.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1111 " "Found entity 1: altsyncram_1111" {  } { { "db/altsyncram_1111.tdf" "" { Text "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER_W_7SEG/db/altsyncram_1111.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764796280250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764796280250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764796280825 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1764796281436 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764796281934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764796281934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764796282032 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764796282032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Implemented 231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764796282032 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1764796282032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764796282032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764796282059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:11:22 2025 " "Processing ended: Wed Dec 03 18:11:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764796282059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764796282059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764796282059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764796282059 ""}
