{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79959,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79991,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000408746,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000126566,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.08319e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000126566,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 22.5216,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 36.2848,
	"finish__design__instance__count__class:timing_repair_buffer": 16,
	"finish__design__instance__area__class:timing_repair_buffer": 108.854,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 18.768,
	"finish__design__instance__count__class:sequential_cell": 28,
	"finish__design__instance__area__class:sequential_cell": 703.174,
	"finish__design__instance__count__class:multi_input_combinational_cell": 53,
	"finish__design__instance__area__class:multi_input_combinational_cell": 435.418,
	"finish__design__instance__count": 110,
	"finish__design__instance__area": 1325.02,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.4711,
	"finish__clock__skew__setup": 0.00777917,
	"finish__clock__skew__hold": 0.00777917,
	"finish__timing__drv__max_slew_limit": 0.857612,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.921122,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000466694,
	"finish__power__switching__total": 0.000193737,
	"finish__power__leakage__total": 6.86215e-10,
	"finish__power__total": 0.000660432,
	"finish__design__io": 16,
	"finish__design__die__area": 3125.37,
	"finish__design__core__area": 2757.64,
	"finish__design__instance__count": 141,
	"finish__design__instance__area": 1363.81,
	"finish__design__instance__count__stdcell": 141,
	"finish__design__instance__area__stdcell": 1363.81,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.494555,
	"finish__design__instance__utilization__stdcell": 0.494555,
	"finish__design__rows": 19,
	"finish__design__rows:unithd": 19,
	"finish__design__sites": 2204,
	"finish__design__sites:unithd": 2204,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}