Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Elizabeth/Documents/CE 1202 Lab/ToyProcessor/full_adder_full_adder_sch_tb_isim_translate.exe -prj C:/Users/Elizabeth/Documents/CE 1202 Lab/ToyProcessor/full_adder_full_adder_sch_tb_translate.prj work.full_adder_full_adder_sch_tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Elizabeth/Documents/CE 1202 Lab/ToyProcessor/full_adder_test.v" into library work
ERROR:Simulator:702 - Can not find design unit work.glbl in library work located at isim/work 
