
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800200  000014a0  00001534  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014a0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001e  0080020a  0080020a  0000153e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000153e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001570  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c8  00000000  00000000  000015b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a0e  00000000  00000000  00001778  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001229  00000000  00000000  00003186  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000143e  00000000  00000000  000043af  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000374  00000000  00000000  000057f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008e4  00000000  00000000  00005b64  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a45  00000000  00000000  00006448  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  00006e8d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 f0 08 	jmp	0x11e0	; 0x11e0 <__vector_1>
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	80 c4       	rjmp	.+2304   	; 0x952 <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	93 c0       	rjmp	.+294    	; 0x1b4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	1e 03       	fmul	r17, r22
      e6:	2c 03       	fmul	r18, r20
      e8:	3a 03       	fmul	r19, r18
      ea:	48 03       	fmul	r20, r16
      ec:	56 03       	mulsu	r21, r22
      ee:	64 03       	mulsu	r22, r20
      f0:	72 03       	mulsu	r23, r18
      f2:	80 03       	fmuls	r16, r16
      f4:	bf 03       	fmulsu	r19, r23
      f6:	90 03       	fmuls	r17, r16
      f8:	a0 03       	fmuls	r18, r16
      fa:	b0 03       	fmuls	r19, r16
      fc:	d0 03       	fmuls	r21, r16
      fe:	dd 03       	fmulsu	r21, r21
     100:	ea 03       	fmulsu	r22, r18
     102:	f7 03       	fmuls	r23, r23
     104:	04 04       	cpc	r0, r4
     106:	11 04       	cpc	r1, r1
     108:	1e 04       	cpc	r1, r14
     10a:	2b 04       	cpc	r2, r11
     10c:	63 04       	cpc	r6, r3
     10e:	39 04       	cpc	r3, r9
     110:	47 04       	cpc	r4, r7
     112:	55 04       	cpc	r5, r5
     114:	13 05       	cpc	r17, r3
     116:	21 05       	cpc	r18, r1
     118:	2f 05       	cpc	r18, r15
     11a:	3d 05       	cpc	r19, r13
     11c:	4b 05       	cpc	r20, r11
     11e:	59 05       	cpc	r21, r9
     120:	67 05       	cpc	r22, r7
     122:	75 05       	cpc	r23, r5
     124:	b4 05       	cpc	r27, r4
     126:	85 05       	cpc	r24, r5
     128:	95 05       	cpc	r25, r5
     12a:	a5 05       	cpc	r26, r5
     12c:	c5 05       	cpc	r28, r5
     12e:	dc 05       	cpc	r29, r12
     130:	f3 05       	cpc	r31, r3
     132:	0a 06       	cpc	r0, r26
     134:	21 06       	cpc	r2, r17
     136:	38 06       	cpc	r3, r24
     138:	4f 06       	cpc	r4, r31
     13a:	66 06       	cpc	r6, r22
     13c:	c6 06       	cpc	r12, r22
     13e:	7e 06       	cpc	r7, r30
     140:	96 06       	cpc	r9, r22
     142:	ae 06       	cpc	r10, r30
     144:	f2 06       	cpc	r15, r18
     146:	ff 06       	cpc	r15, r31
     148:	0c 07       	cpc	r16, r28
     14a:	19 07       	cpc	r17, r25
     14c:	26 07       	cpc	r18, r22
     14e:	33 07       	cpc	r19, r19
     150:	40 07       	cpc	r20, r16
     152:	4d 07       	cpc	r20, r29
     154:	88 07       	cpc	r24, r24
     156:	5c 07       	cpc	r21, r28
     158:	6b 07       	cpc	r22, r27
     15a:	7a 07       	cpc	r23, r26
     15c:	9a 07       	cpc	r25, r26
     15e:	b7 07       	cpc	r27, r23
     160:	d4 07       	cpc	r29, r20
     162:	f1 07       	cpc	r31, r17
     164:	0e 08       	sbc	r0, r14
     166:	2b 08       	sbc	r2, r11
     168:	48 08       	sbc	r4, r8
     16a:	65 08       	sbc	r6, r5
     16c:	e8 08       	sbc	r14, r8
     16e:	86 08       	sbc	r8, r6
     170:	a7 08       	sbc	r10, r7
     172:	c8 08       	sbc	r12, r8

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	e0 ea       	ldi	r30, 0xA0	; 160
     18c:	f4 e1       	ldi	r31, 0x14	; 20
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	aa 30       	cpi	r26, 0x0A	; 10
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	aa e0       	ldi	r26, 0x0A	; 10
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a8 32       	cpi	r26, 0x28	; 40
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	1c d1       	rcall	.+568    	; 0x3e8 <main>
     1b0:	0c 94 4e 0a 	jmp	0x149c	; 0x149c <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <opdaterKommando>:
 volatile static int state;
 volatile static int firstCheck = 1;
 volatile int lektorGone_;
 void opdaterKommando()
 {
	 if ((lektorOptaget_ == '0') && (lektortilStede_ == '0'))
     1b6:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorOptaget_>
     1ba:	80 33       	cpi	r24, 0x30	; 48
     1bc:	11 f5       	brne	.+68     	; 0x202 <opdaterKommando+0x4c>
     1be:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     1c2:	80 33       	cpi	r24, 0x30	; 48
     1c4:	f1 f4       	brne	.+60     	; 0x202 <opdaterKommando+0x4c>
	 {
		 if ((state == 00) && (firstCheck != 1))
     1c6:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     1ca:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     1ce:	89 2b       	or	r24, r25
     1d0:	49 f4       	brne	.+18     	; 0x1e4 <opdaterKommando+0x2e>
     1d2:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     1d6:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	19 f0       	breq	.+6      	; 0x1e4 <opdaterKommando+0x2e>
		 {
			 aendring_ = 0;
     1de:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <aendring_>
     1e2:	a7 c0       	rjmp	.+334    	; 0x332 <opdaterKommando+0x17c>
		 }
		 else
		 {
			 aendring_ = 1;
     1e4:	81 e0       	ldi	r24, 0x01	; 1
     1e6:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'A'; // V indikerer at lektor er væk!	
     1ea:	81 e4       	ldi	r24, 0x41	; 65
     1ec:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 00;
     1f0:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <__data_end+0x1>
     1f4:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <__data_end>
			 lektorGone_ = 0;   
     1f8:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <lektorGone_+0x1>
     1fc:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <lektorGone_>
     200:	98 c0       	rjmp	.+304    	; 0x332 <opdaterKommando+0x17c>
		 }
	 }
	 else if ((lektorOptaget_ == '0') && (lektortilStede_ == '1'))
     202:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorOptaget_>
     206:	80 33       	cpi	r24, 0x30	; 48
     208:	29 f5       	brne	.+74     	; 0x254 <opdaterKommando+0x9e>
     20a:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     20e:	81 33       	cpi	r24, 0x31	; 49
     210:	09 f5       	brne	.+66     	; 0x254 <opdaterKommando+0x9e>
	 {
		 if ((state == 01) && (firstCheck != 1))
     212:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     216:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     21a:	01 97       	sbiw	r24, 0x01	; 1
     21c:	49 f4       	brne	.+18     	; 0x230 <opdaterKommando+0x7a>
     21e:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     222:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     226:	01 97       	sbiw	r24, 0x01	; 1
     228:	19 f0       	breq	.+6      	; 0x230 <opdaterKommando+0x7a>
		 {
			 aendring_ = 0;
     22a:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <aendring_>
		 }
		 else
		 {
			 resetTimer();
     22e:	81 c0       	rjmp	.+258    	; 0x332 <opdaterKommando+0x17c>
			 aendring_ = 1;
     230:	6e d3       	rcall	.+1756   	; 0x90e <resetTimer>
     232:	81 e0       	ldi	r24, 0x01	; 1
     234:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'F';		// T Indikerer at lektor er tilstede
     238:	86 e4       	ldi	r24, 0x46	; 70
     23a:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 01;
     23e:	81 e0       	ldi	r24, 0x01	; 1
     240:	90 e0       	ldi	r25, 0x00	; 0
     242:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     246:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
			 lektorGone_ = 0;
     24a:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <lektorGone_+0x1>
     24e:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <lektorGone_>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '0'))
     252:	6f c0       	rjmp	.+222    	; 0x332 <opdaterKommando+0x17c>
     254:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorOptaget_>
     258:	81 33       	cpi	r24, 0x31	; 49
     25a:	09 f0       	breq	.+2      	; 0x25e <opdaterKommando+0xa8>
     25c:	43 c0       	rjmp	.+134    	; 0x2e4 <opdaterKommando+0x12e>
     25e:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     262:	80 33       	cpi	r24, 0x30	; 48
     264:	09 f0       	breq	.+2      	; 0x268 <opdaterKommando+0xb2>
	 {
		 if ((state == 10) && (firstCheck != 1))
     266:	3e c0       	rjmp	.+124    	; 0x2e4 <opdaterKommando+0x12e>
     268:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     26c:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     270:	0a 97       	sbiw	r24, 0x0a	; 10
     272:	31 f5       	brne	.+76     	; 0x2c0 <opdaterKommando+0x10a>
     274:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     278:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     27c:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     27e:	01 f1       	breq	.+64     	; 0x2c0 <opdaterKommando+0x10a>
			 if (returnerTimerStatus() == 0 && lektorGone_ != 1)
     280:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <aendring_>
     284:	38 d3       	rcall	.+1648   	; 0x8f6 <returnerTimerStatus>
     286:	89 2b       	or	r24, r25
     288:	09 f0       	breq	.+2      	; 0x28c <opdaterKommando+0xd6>
     28a:	53 c0       	rjmp	.+166    	; 0x332 <opdaterKommando+0x17c>
     28c:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorGone_>
     290:	90 91 1d 02 	lds	r25, 0x021D	; 0x80021d <lektorGone_+0x1>
     294:	01 97       	sbiw	r24, 0x01	; 1
     296:	09 f4       	brne	.+2      	; 0x29a <opdaterKommando+0xe4>
			 {
			 aendring_ = 1;
     298:	4c c0       	rjmp	.+152    	; 0x332 <opdaterKommando+0x17c>
     29a:	81 e0       	ldi	r24, 0x01	; 1
     29c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'A';		//A FOR AWAY
     2a0:	81 e4       	ldi	r24, 0x41	; 65
     2a2:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 10;
     2a6:	8a e0       	ldi	r24, 0x0A	; 10
     2a8:	90 e0       	ldi	r25, 0x00	; 0
     2aa:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     2ae:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
			 lektorGone_ = 1;
     2b2:	81 e0       	ldi	r24, 0x01	; 1
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	90 93 1d 02 	sts	0x021D, r25	; 0x80021d <lektorGone_+0x1>
     2ba:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <lektorGone_>
			 }
		 }
		 else
		 {		
			 setTimer();
     2be:	39 c0       	rjmp	.+114    	; 0x332 <opdaterKommando+0x17c>
			 aendring_ = 1;
     2c0:	31 d3       	rcall	.+1634   	; 0x924 <setTimer>
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'B';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     2c8:	82 e4       	ldi	r24, 0x42	; 66
     2ca:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 10;
     2ce:	8a e0       	ldi	r24, 0x0A	; 10
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     2d6:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
			 lektorGone_ = 0;
     2da:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <lektorGone_+0x1>
     2de:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <lektorGone_>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '1'))
     2e2:	27 c0       	rjmp	.+78     	; 0x332 <opdaterKommando+0x17c>
     2e4:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorOptaget_>
     2e8:	81 33       	cpi	r24, 0x31	; 49
     2ea:	19 f5       	brne	.+70     	; 0x332 <opdaterKommando+0x17c>
     2ec:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     2f0:	81 33       	cpi	r24, 0x31	; 49
	 {
		 if ((state == 11) && (firstCheck != 1))
     2f2:	f9 f4       	brne	.+62     	; 0x332 <opdaterKommando+0x17c>
     2f4:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     2f8:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     2fc:	0b 97       	sbiw	r24, 0x0b	; 11
     2fe:	49 f4       	brne	.+18     	; 0x312 <opdaterKommando+0x15c>
     300:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     304:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     308:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     30a:	19 f0       	breq	.+6      	; 0x312 <opdaterKommando+0x15c>
     30c:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <aendring_>
		 }
		 else
		 {
			 aendring_ = 1;
     310:	10 c0       	rjmp	.+32     	; 0x332 <opdaterKommando+0x17c>
     312:	81 e0       	ldi	r24, 0x01	; 1
     314:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'B';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     318:	82 e4       	ldi	r24, 0x42	; 66
     31a:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 11;
     31e:	8b e0       	ldi	r24, 0x0B	; 11
     320:	90 e0       	ldi	r25, 0x00	; 0
     322:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     326:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
			 lektorGone_ = 0;
     32a:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <lektorGone_+0x1>
     32e:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <lektorGone_>
		 }
	 }

	 if (firstCheck == 1)
     332:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     336:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     33a:	01 97       	sbiw	r24, 0x01	; 1
	 {
		 firstCheck = 0;
     33c:	21 f4       	brne	.+8      	; 0x346 <opdaterKommando+0x190>
     33e:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <firstCheck+0x1>
     342:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <firstCheck>
     346:	08 95       	ret

00000348 <start1msDelay>:
 }

  void start1msDelay()
  {
	  // Timer3: Normal mode, PS = 0
	  TCCR3A = 0b00000000;
     348:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	  TCCR3B = 0b00000001;
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  // Overflow hvert MS.
	  //Sæt timerStatus til '1' (=going)
	  //timerStatus_3 = '1';
	  TCNT3 = (0xFFFF-16000);
     352:	8f e7       	ldi	r24, 0x7F	; 127
     354:	91 ec       	ldi	r25, 0xC1	; 193
     356:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     35a:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	  while ((TIFR3 & (1<<0)) == 0)
     35e:	c0 9b       	sbis	0x18, 0	; 24
     360:	fe cf       	rjmp	.-4      	; 0x35e <start1msDelay+0x16>
	  {}
	  TCCR3B = 0;
     362:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  TIFR3 = 1<<0;
     366:	81 e0       	ldi	r24, 0x01	; 1
     368:	88 bb       	out	0x18, r24	; 24
     36a:	08 95       	ret

0000036c <sendBurst>:
	  //timerStatus_3 = '0';
  }

  void sendBurst()
  {
	  ZCDetected_ = 0;
     36c:	10 92 20 02 	sts	0x0220, r1	; 0x800220 <ZCDetected_+0x1>
     370:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <ZCDetected_>
	  //PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	  DDRB |= 1 << 7;
	  start1msDelay();
     374:	27 9a       	sbi	0x04, 7	; 4
	  //Sæt PORTH til input igen.
	  DDRB &= ~(1 << 7);
     376:	e8 df       	rcall	.-48     	; 0x348 <start1msDelay>
     378:	27 98       	cbi	0x04, 7	; 4
     37a:	08 95       	ret

0000037c <ventPaaZC>:
  }

  void ventPaaZC()
  {
	  ZCDetected_ = 0;
     37c:	10 92 20 02 	sts	0x0220, r1	; 0x800220 <ZCDetected_+0x1>
     380:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <ZCDetected_>
	  while(ZCDetected_ == 0)	{}
     384:	80 91 1f 02 	lds	r24, 0x021F	; 0x80021f <ZCDetected_>
     388:	90 91 20 02 	lds	r25, 0x0220	; 0x800220 <ZCDetected_+0x1>
     38c:	89 2b       	or	r24, r25
     38e:	d1 f3       	breq	.-12     	; 0x384 <ventPaaZC+0x8>
  }
     390:	08 95       	ret

00000392 <initBurst>:

  void initBurst()
  {
	  // PH = input (burst not outgoing)
	  DDRH = 0;
     392:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	  // Toggle OC2B on compare match
	  // Mode = 4 (CTC)
	  // Clock prescaler = 1
	  TCCR0A = 0b01000010;
     396:	82 e4       	ldi	r24, 0x42	; 66
     398:	84 bd       	out	0x24, r24	; 36
	  TCCR0B = 0b00000001;
     39a:	91 e0       	ldi	r25, 0x01	; 1
     39c:	95 bd       	out	0x25, r25	; 37
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
     39e:	87 bd       	out	0x27, r24	; 39
     3a0:	08 95       	ret

000003a2 <start400usDelay>:
  }

   void start400usDelay()
   {
	   // Timer4: Normal mode, PS = 0
	   TCCR4A = 0b00000000;
     3a2:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
	   TCCR4B = 0b00000001;
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   // Overflow hvert MS.
	   //Sæt timerStatus til '1' (=going)
	   //timerStatus_3 = '1';
	   TCNT4 = 63936;
     3ac:	80 ec       	ldi	r24, 0xC0	; 192
     3ae:	99 ef       	ldi	r25, 0xF9	; 249
     3b0:	90 93 a5 00 	sts	0x00A5, r25	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     3b4:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
	   while ((TIFR4 & (1<<0)) == 0)
     3b8:	c8 9b       	sbis	0x19, 0	; 25
     3ba:	fe cf       	rjmp	.-4      	; 0x3b8 <start400usDelay+0x16>
	   {}
	   TCCR4B = 0;
     3bc:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   TIFR4 = 1<<0;
     3c0:	81 e0       	ldi	r24, 0x01	; 1
     3c2:	89 bb       	out	0x19, r24	; 25
     3c4:	08 95       	ret

000003c6 <sendCharX10>:
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
  }

  void sendCharX10(char Tegn)
  {
     3c6:	cf 93       	push	r28
     3c8:	df 93       	push	r29
     3ca:	d8 2f       	mov	r29, r24
	  // 8 data bits (LSB first)!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	  for (i = 0; i<8; i++)
	  {
	  ventPaaZC();
	  start1msDelay();
	  start1msDelay();
     3cc:	c8 e0       	ldi	r28, 0x08	; 8
	  start400usDelay();
     3ce:	d6 df       	rcall	.-84     	; 0x37c <ventPaaZC>
		  if(x & 0b10000000)
     3d0:	bb df       	rcall	.-138    	; 0x348 <start1msDelay>
     3d2:	ba df       	rcall	.-140    	; 0x348 <start1msDelay>
		  {
			  sendBurst();
     3d4:	e6 df       	rcall	.-52     	; 0x3a2 <start400usDelay>
     3d6:	dd 23       	and	r29, r29
		  }
		  x = x<<1;
     3d8:	0c f4       	brge	.+2      	; 0x3dc <sendCharX10+0x16>
     3da:	c8 df       	rcall	.-112    	; 0x36c <sendBurst>
	  unsigned char x = Tegn;
	  // Start bit
	  //ventPaaZC();
	  //sendBurst();
	  // 8 data bits (LSB first)!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	  for (i = 0; i<8; i++)
     3dc:	dd 0f       	add	r29, r29
		  x = x<<1;
	  }
	  //ventPaaZC();
	  //sendBurst(); //stopbit
	  //Test ###DUNNO what the stopbit is###
  }
     3de:	c1 50       	subi	r28, 0x01	; 1
     3e0:	b1 f7       	brne	.-20     	; 0x3ce <sendCharX10+0x8>
     3e2:	df 91       	pop	r29
     3e4:	cf 91       	pop	r28
     3e6:	08 95       	ret

000003e8 <main>:
#include "zeroCrossDetector.h"
#include "X10_Master.h"


int main(void)
{
     3e8:	cf 93       	push	r28
     3ea:	df 93       	push	r29
     3ec:	00 d0       	rcall	.+0      	; 0x3ee <main+0x6>
     3ee:	cd b7       	in	r28, 0x3d	; 61
     3f0:	de b7       	in	r29, 0x3e	; 62
	//Initializing
	initSensor('B', 2);
     3f2:	62 e0       	ldi	r22, 0x02	; 2
     3f4:	70 e0       	ldi	r23, 0x00	; 0
     3f6:	82 e4       	ldi	r24, 0x42	; 66
     3f8:	f9 d0       	rcall	.+498    	; 0x5ec <initSensor>
	initToggleSwitch('B', 3);
     3fa:	63 e0       	ldi	r22, 0x03	; 3
     3fc:	70 e0       	ldi	r23, 0x00	; 0
     3fe:	82 e4       	ldi	r24, 0x42	; 66
     400:	e8 d2       	rcall	.+1488   	; 0x9d2 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     402:	64 e0       	ldi	r22, 0x04	; 4
     404:	70 e0       	ldi	r23, 0x00	; 0
	initZCDetector();
     406:	82 e4       	ldi	r24, 0x42	; 66
     408:	c3 d4       	rcall	.+2438   	; 0xd90 <initToggleSwitchLED>
	initBurst();
     40a:	e3 d6       	rcall	.+3526   	; 0x11d2 <initZCDetector>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-kommando (bestående af LEKTORID1 og COMMAND).
		if (aendring_ == 1)
		{
			//COMMAND = 'c';
			streng[0] = LEKTORID1;
     40c:	c2 df       	rcall	.-124    	; 0x392 <initBurst>
     40e:	78 94       	sei
		*/
		int n;
	while(1)
	{	
		// Go through UC1 & UC2 -- also changes LED according to actual status.
		lektorStatus_PaaKontor();
     410:	0f 2e       	mov	r0, r31
     412:	f1 e4       	ldi	r31, 0x41	; 65
		lektorStatus_Optaget();
     414:	9f 2e       	mov	r9, r31
     416:	f0 2d       	mov	r31, r0
		// Check om der er sket en ændring, opdatér kommando baseret på dette.
		opdaterKommando(); //Returnerer umiddelbart 'V' for 'Væk'.
     418:	dd d0       	rcall	.+442    	; 0x5d4 <lektorStatus_PaaKontor>
     41a:	c3 d0       	rcall	.+390    	; 0x5a2 <lektorStatus_Optaget>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-kommando (bestående af LEKTORID1 og COMMAND).
		if (aendring_ == 1)
     41c:	cc de       	rcall	.-616    	; 0x1b6 <opdaterKommando>
     41e:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <aendring_>
		{
			//COMMAND = 'c';
			streng[0] = LEKTORID1;
     422:	81 30       	cpi	r24, 0x01	; 1
			streng[1] = COMMAND;
     424:	c9 f7       	brne	.-14     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     426:	99 82       	std	Y+1, r9	; 0x01
     428:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <COMMAND>
			streng[2] = '\0';
			unsigned char* konverteretStreng = stringToManchester(streng);
     42c:	8a 83       	std	Y+2, r24	; 0x02
     42e:	1b 82       	std	Y+3, r1	; 0x03
     430:	ce 01       	movw	r24, r28
     432:	01 96       	adiw	r24, 0x01	; 1
     434:	21 d0       	rcall	.+66     	; 0x478 <stringToManchester>
     436:	7c 01       	movw	r14, r24
     438:	68 94       	set
			for (n = 0; n < 2; n++)
			{
			
			sendCharX10(STARTCODE);
     43a:	aa 24       	eor	r10, r10
     43c:	a1 f8       	bld	r10, 1
     43e:	b1 2c       	mov	r11, r1
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     440:	8e ee       	ldi	r24, 0xEE	; 238
     442:	c1 df       	rcall	.-126    	; 0x3c6 <sendCharX10>
     444:	67 01       	movw	r12, r14
			{
				sendCharX10(konverteretStreng[i]);
     446:	00 e0       	ldi	r16, 0x00	; 0
     448:	10 e0       	ldi	r17, 0x00	; 0
     44a:	06 c0       	rjmp	.+12     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     44c:	f6 01       	movw	r30, r12
     44e:	81 91       	ld	r24, Z+
			unsigned char* konverteretStreng = stringToManchester(streng);
			for (n = 0; n < 2; n++)
			{
			
			sendCharX10(STARTCODE);
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     450:	6f 01       	movw	r12, r30
     452:	b9 df       	rcall	.-142    	; 0x3c6 <sendCharX10>
     454:	0f 5f       	subi	r16, 0xFF	; 255
     456:	1f 4f       	sbci	r17, 0xFF	; 255
     458:	f7 01       	movw	r30, r14
     45a:	01 90       	ld	r0, Z+
     45c:	00 20       	and	r0, r0
     45e:	e9 f7       	brne	.-6      	; 0x45a <__LOCK_REGION_LENGTH__+0x5a>
     460:	31 97       	sbiw	r30, 0x01	; 1
     462:	ee 19       	sub	r30, r14
     464:	ff 09       	sbc	r31, r15
			{
				sendCharX10(konverteretStreng[i]);
			}
			start1msDelay();
     466:	0e 17       	cp	r16, r30
     468:	1f 07       	cpc	r17, r31
     46a:	80 f3       	brcs	.-32     	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
     46c:	6d df       	rcall	.-294    	; 0x348 <start1msDelay>
     46e:	f1 e0       	ldi	r31, 0x01	; 1
			//COMMAND = 'c';
			streng[0] = LEKTORID1;
			streng[1] = COMMAND;
			streng[2] = '\0';
			unsigned char* konverteretStreng = stringToManchester(streng);
			for (n = 0; n < 2; n++)
     470:	af 1a       	sub	r10, r31
     472:	b1 08       	sbc	r11, r1
     474:	29 f7       	brne	.-54     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     476:	d0 cf       	rjmp	.-96     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>

00000478 <stringToManchester>:
void freePtr(){
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     478:	8f 92       	push	r8
     47a:	9f 92       	push	r9
     47c:	af 92       	push	r10
     47e:	bf 92       	push	r11
     480:	cf 92       	push	r12
     482:	df 92       	push	r13
     484:	ef 92       	push	r14
     486:	ff 92       	push	r15
     488:	0f 93       	push	r16
     48a:	1f 93       	push	r17
     48c:	cf 93       	push	r28
     48e:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     490:	22 e0       	ldi	r18, 0x02	; 2
     492:	88 30       	cpi	r24, 0x08	; 8
     494:	92 07       	cpc	r25, r18
     496:	09 f4       	brne	.+2      	; 0x49a <stringToManchester+0x22>
     498:	6c c0       	rjmp	.+216    	; 0x572 <stringToManchester+0xfa>
     49a:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     49c:	fc 01       	movw	r30, r24
     49e:	01 90       	ld	r0, Z+
     4a0:	00 20       	and	r0, r0
     4a2:	e9 f7       	brne	.-6      	; 0x49e <stringToManchester+0x26>
     4a4:	31 97       	sbiw	r30, 0x01	; 1
     4a6:	e8 1b       	sub	r30, r24
     4a8:	f9 0b       	sbc	r31, r25
     4aa:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     4ac:	cf 01       	movw	r24, r30
     4ae:	88 0f       	add	r24, r24
     4b0:	99 1f       	adc	r25, r25
     4b2:	61 e0       	ldi	r22, 0x01	; 1
     4b4:	70 e0       	ldi	r23, 0x00	; 0
     4b6:	03 96       	adiw	r24, 0x03	; 3
     4b8:	af d6       	rcall	.+3422   	; 0x1218 <calloc>
     4ba:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <manchesterPtr+0x1>
     4be:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <manchesterPtr>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     4c2:	1a 14       	cp	r1, r10
     4c4:	1b 04       	cpc	r1, r11
     4c6:	0c f0       	brlt	.+2      	; 0x4ca <stringToManchester+0x52>
     4c8:	56 c0       	rjmp	.+172    	; 0x576 <stringToManchester+0xfe>
     4ca:	7e 01       	movw	r14, r28
     4cc:	a0 e0       	ldi	r26, 0x00	; 0
     4ce:	b0 e0       	ldi	r27, 0x00	; 0
     4d0:	60 e0       	ldi	r22, 0x00	; 0
     4d2:	70 e0       	ldi	r23, 0x00	; 0
     4d4:	28 e0       	ldi	r18, 0x08	; 8
     4d6:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     4d8:	01 e0       	ldi	r16, 0x01	; 1
     4da:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     4dc:	0f 2e       	mov	r0, r31
     4de:	f7 e0       	ldi	r31, 0x07	; 7
     4e0:	9f 2e       	mov	r9, r31
     4e2:	f0 2d       	mov	r31, r0
     4e4:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     4e6:	f7 01       	movw	r30, r14
     4e8:	c1 91       	ld	r28, Z+
     4ea:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     4ec:	47 e0       	ldi	r20, 0x07	; 7
     4ee:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     4f0:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     4f2:	21 50       	subi	r18, 0x01	; 1
     4f4:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     4f6:	28 30       	cpi	r18, 0x08	; 8
     4f8:	31 05       	cpc	r19, r1
     4fa:	20 f0       	brcs	.+8      	; 0x504 <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     4fc:	6f 5f       	subi	r22, 0xFF	; 255
     4fe:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     500:	29 2d       	mov	r18, r9
     502:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     504:	fe 01       	movw	r30, r28
     506:	04 2e       	mov	r0, r20
     508:	02 c0       	rjmp	.+4      	; 0x50e <stringToManchester+0x96>
     50a:	f5 95       	asr	r31
     50c:	e7 95       	ror	r30
     50e:	0a 94       	dec	r0
     510:	e2 f7       	brpl	.-8      	; 0x50a <stringToManchester+0x92>
     512:	e0 ff       	sbrs	r30, 0
     514:	12 c0       	rjmp	.+36     	; 0x53a <stringToManchester+0xc2>
			{
				manchesterPtr[i + t] |= 1 << counter;
     516:	fb 01       	movw	r30, r22
     518:	ea 0f       	add	r30, r26
     51a:	fb 1f       	adc	r31, r27
     51c:	e8 0f       	add	r30, r24
     51e:	f9 1f       	adc	r31, r25
     520:	68 01       	movw	r12, r16
     522:	02 2e       	mov	r0, r18
     524:	02 c0       	rjmp	.+4      	; 0x52a <stringToManchester+0xb2>
     526:	cc 0c       	add	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	0a 94       	dec	r0
     52c:	e2 f7       	brpl	.-8      	; 0x526 <stringToManchester+0xae>
     52e:	d0 80       	ld	r13, Z
     530:	cd 28       	or	r12, r13
     532:	c0 82       	st	Z, r12
				--counter;
     534:	21 50       	subi	r18, 0x01	; 1
     536:	31 09       	sbc	r19, r1
     538:	11 c0       	rjmp	.+34     	; 0x55c <stringToManchester+0xe4>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     53a:	fb 01       	movw	r30, r22
     53c:	ea 0f       	add	r30, r26
     53e:	fb 1f       	adc	r31, r27
     540:	e8 0f       	add	r30, r24
     542:	f9 1f       	adc	r31, r25
				--counter;
     544:	21 50       	subi	r18, 0x01	; 1
     546:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     548:	68 01       	movw	r12, r16
     54a:	02 2e       	mov	r0, r18
     54c:	02 c0       	rjmp	.+4      	; 0x552 <stringToManchester+0xda>
     54e:	cc 0c       	add	r12, r12
     550:	dd 1c       	adc	r13, r13
     552:	0a 94       	dec	r0
     554:	e2 f7       	brpl	.-8      	; 0x54e <stringToManchester+0xd6>
     556:	d0 80       	ld	r13, Z
     558:	cd 28       	or	r12, r13
     55a:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     55c:	41 50       	subi	r20, 0x01	; 1
     55e:	51 09       	sbc	r21, r1
     560:	40 f6       	brcc	.-112    	; 0x4f2 <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     562:	61 50       	subi	r22, 0x01	; 1
     564:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     566:	11 96       	adiw	r26, 0x01	; 1
     568:	aa 16       	cp	r10, r26
     56a:	bb 06       	cpc	r11, r27
     56c:	09 f0       	breq	.+2      	; 0x570 <stringToManchester+0xf8>
     56e:	bb cf       	rjmp	.-138    	; 0x4e6 <stringToManchester+0x6e>
     570:	02 c0       	rjmp	.+4      	; 0x576 <stringToManchester+0xfe>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     572:	80 e0       	ldi	r24, 0x00	; 0
     574:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     576:	df 91       	pop	r29
     578:	cf 91       	pop	r28
     57a:	1f 91       	pop	r17
     57c:	0f 91       	pop	r16
     57e:	ff 90       	pop	r15
     580:	ef 90       	pop	r14
     582:	df 90       	pop	r13
     584:	cf 90       	pop	r12
     586:	bf 90       	pop	r11
     588:	af 90       	pop	r10
     58a:	9f 90       	pop	r9
     58c:	8f 90       	pop	r8
     58e:	08 95       	ret

00000590 <skiftLEDTilstand_Optaget>:

}

 void skiftLEDTilstand_Optaget()
 {
	 if (lektorOptaget_ == '0')
     590:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorOptaget_>
     594:	80 33       	cpi	r24, 0x30	; 48
	 {
		 setToggleSwitchLED('0');
     596:	11 f4       	brne	.+4      	; 0x59c <skiftLEDTilstand_Optaget+0xc>
	 }

	 else
	 {
		 setToggleSwitchLED('1');
     598:	bc c4       	rjmp	.+2424   	; 0xf12 <setToggleSwitchLED>
     59a:	08 95       	ret
     59c:	81 e3       	ldi	r24, 0x31	; 49
     59e:	b9 c4       	rjmp	.+2418   	; 0xf12 <setToggleSwitchLED>
     5a0:	08 95       	ret

000005a2 <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     5a2:	e3 d2       	rcall	.+1478   	; 0xb6a <toggleSwitchStatus>
     5a4:	81 33       	cpi	r24, 0x31	; 49
     5a6:	21 f4       	brne	.+8      	; 0x5b0 <lektorStatus_Optaget+0xe>
     5a8:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorOptaget_>
     5ac:	f1 cf       	rjmp	.-30     	; 0x590 <skiftLEDTilstand_Optaget>
     5ae:	08 95       	ret
     5b0:	80 e3       	ldi	r24, 0x30	; 48
     5b2:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorOptaget_>
     5b6:	ec cf       	rjmp	.-40     	; 0x590 <skiftLEDTilstand_Optaget>
     5b8:	08 95       	ret

000005ba <skiftLEDTilstand_PaaKontor>:
 }


  void skiftLEDTilstand_PaaKontor()
  {
	  if (lektortilStede_ == '1' && returnerTimerStatus() == 0)
     5ba:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     5be:	81 33       	cpi	r24, 0x31	; 49
     5c0:	31 f4       	brne	.+12     	; 0x5ce <skiftLEDTilstand_PaaKontor+0x14>
     5c2:	99 d1       	rcall	.+818    	; 0x8f6 <returnerTimerStatus>
	  {
		  setToggleSwitchLED('0');
     5c4:	89 2b       	or	r24, r25
     5c6:	19 f4       	brne	.+6      	; 0x5ce <skiftLEDTilstand_PaaKontor+0x14>
	  }
	  else
	  {
		  setToggleSwitchLED('1');
     5c8:	80 e3       	ldi	r24, 0x30	; 48
     5ca:	a3 c4       	rjmp	.+2374   	; 0xf12 <setToggleSwitchLED>
     5cc:	08 95       	ret
     5ce:	81 e3       	ldi	r24, 0x31	; 49
     5d0:	a0 c4       	rjmp	.+2368   	; 0xf12 <setToggleSwitchLED>
     5d2:	08 95       	ret

000005d4 <lektorStatus_PaaKontor>:
     5d4:	d5 d0       	rcall	.+426    	; 0x780 <kontorStatus>
     5d6:	81 33       	cpi	r24, 0x31	; 49
     5d8:	21 f4       	brne	.+8      	; 0x5e2 <lektorStatus_PaaKontor+0xe>
     5da:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <lektortilStede_>
     5de:	ed cf       	rjmp	.-38     	; 0x5ba <skiftLEDTilstand_PaaKontor>
     5e0:	08 95       	ret
     5e2:	80 e3       	ldi	r24, 0x30	; 48
     5e4:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <lektortilStede_>
     5e8:	e8 cf       	rjmp	.-48     	; 0x5ba <skiftLEDTilstand_PaaKontor>
     5ea:	08 95       	ret

000005ec <initSensor>:
static char register_;
static short int pin_;

void initSensor(char register__, short int pin)
{
	if (register__ > 'L' || register__ < 'A')
     5ec:	9f eb       	ldi	r25, 0xBF	; 191
     5ee:	98 0f       	add	r25, r24
     5f0:	9c 30       	cpi	r25, 0x0C	; 12
     5f2:	20 f0       	brcs	.+8      	; 0x5fc <initSensor+0x10>
	{
		register_ = 'A';
     5f4:	81 e4       	ldi	r24, 0x41	; 65
     5f6:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <register_>
     5fa:	02 c0       	rjmp	.+4      	; 0x600 <initSensor+0x14>
	}
	else
	{
		register_ = register__;
     5fc:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <register_>
	}
	if (pin > 7 || pin < 0)
     600:	68 30       	cpi	r22, 0x08	; 8
     602:	71 05       	cpc	r23, r1
     604:	38 f0       	brcs	.+14     	; 0x614 <initSensor+0x28>
	{
		pin_ = 1;
     606:	81 e0       	ldi	r24, 0x01	; 1
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <pin_+0x1>
     60e:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <pin_>
     612:	04 c0       	rjmp	.+8      	; 0x61c <initSensor+0x30>
	}
	else
	{
		pin_ = pin;
     614:	70 93 0f 02 	sts	0x020F, r23	; 0x80020f <pin_+0x1>
     618:	60 93 0e 02 	sts	0x020E, r22	; 0x80020e <pin_>
	}

	switch (register_)
     61c:	e0 91 10 02 	lds	r30, 0x0210	; 0x800210 <register_>
     620:	8e 2f       	mov	r24, r30
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	fc 01       	movw	r30, r24
     626:	e1 54       	subi	r30, 0x41	; 65
     628:	f1 09       	sbc	r31, r1
     62a:	ec 30       	cpi	r30, 0x0C	; 12
     62c:	f1 05       	cpc	r31, r1
     62e:	08 f0       	brcs	.+2      	; 0x632 <initSensor+0x46>
     630:	a6 c0       	rjmp	.+332    	; 0x77e <initSensor+0x192>
     632:	88 27       	eor	r24, r24
     634:	ee 58       	subi	r30, 0x8E	; 142
     636:	ff 4f       	sbci	r31, 0xFF	; 255
     638:	8f 4f       	sbci	r24, 0xFF	; 255
     63a:	e6 c5       	rjmp	.+3020   	; 0x1208 <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << pin_);
     63c:	21 b1       	in	r18, 0x01	; 1
     63e:	81 e0       	ldi	r24, 0x01	; 1
     640:	90 e0       	ldi	r25, 0x00	; 0
     642:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     646:	02 c0       	rjmp	.+4      	; 0x64c <initSensor+0x60>
     648:	88 0f       	add	r24, r24
     64a:	99 1f       	adc	r25, r25
     64c:	0a 94       	dec	r0
     64e:	e2 f7       	brpl	.-8      	; 0x648 <initSensor+0x5c>
     650:	80 95       	com	r24
     652:	82 23       	and	r24, r18
     654:	81 b9       	out	0x01, r24	; 1
		break;
     656:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << pin_);
     658:	24 b1       	in	r18, 0x04	; 4
     65a:	81 e0       	ldi	r24, 0x01	; 1
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     662:	02 c0       	rjmp	.+4      	; 0x668 <initSensor+0x7c>
     664:	88 0f       	add	r24, r24
     666:	99 1f       	adc	r25, r25
     668:	0a 94       	dec	r0
     66a:	e2 f7       	brpl	.-8      	; 0x664 <initSensor+0x78>
     66c:	80 95       	com	r24
     66e:	82 23       	and	r24, r18
     670:	84 b9       	out	0x04, r24	; 4
		break;
     672:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << pin_);
     674:	27 b1       	in	r18, 0x07	; 7
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	90 e0       	ldi	r25, 0x00	; 0
     67a:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     67e:	02 c0       	rjmp	.+4      	; 0x684 <initSensor+0x98>
     680:	88 0f       	add	r24, r24
     682:	99 1f       	adc	r25, r25
     684:	0a 94       	dec	r0
     686:	e2 f7       	brpl	.-8      	; 0x680 <initSensor+0x94>
     688:	80 95       	com	r24
     68a:	82 23       	and	r24, r18
     68c:	87 b9       	out	0x07, r24	; 7
		break;
     68e:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << pin_);
     690:	2a b1       	in	r18, 0x0a	; 10
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     69a:	02 c0       	rjmp	.+4      	; 0x6a0 <initSensor+0xb4>
     69c:	88 0f       	add	r24, r24
     69e:	99 1f       	adc	r25, r25
     6a0:	0a 94       	dec	r0
     6a2:	e2 f7       	brpl	.-8      	; 0x69c <initSensor+0xb0>
     6a4:	80 95       	com	r24
     6a6:	82 23       	and	r24, r18
     6a8:	8a b9       	out	0x0a, r24	; 10
		break;
     6aa:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << pin_);
     6ac:	2d b1       	in	r18, 0x0d	; 13
     6ae:	81 e0       	ldi	r24, 0x01	; 1
     6b0:	90 e0       	ldi	r25, 0x00	; 0
     6b2:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     6b6:	02 c0       	rjmp	.+4      	; 0x6bc <initSensor+0xd0>
     6b8:	88 0f       	add	r24, r24
     6ba:	99 1f       	adc	r25, r25
     6bc:	0a 94       	dec	r0
     6be:	e2 f7       	brpl	.-8      	; 0x6b8 <initSensor+0xcc>
     6c0:	80 95       	com	r24
     6c2:	82 23       	and	r24, r18
     6c4:	8d b9       	out	0x0d, r24	; 13
		break;
     6c6:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << pin_);
     6c8:	20 b3       	in	r18, 0x10	; 16
     6ca:	81 e0       	ldi	r24, 0x01	; 1
     6cc:	90 e0       	ldi	r25, 0x00	; 0
     6ce:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     6d2:	02 c0       	rjmp	.+4      	; 0x6d8 <initSensor+0xec>
     6d4:	88 0f       	add	r24, r24
     6d6:	99 1f       	adc	r25, r25
     6d8:	0a 94       	dec	r0
     6da:	e2 f7       	brpl	.-8      	; 0x6d4 <initSensor+0xe8>
     6dc:	80 95       	com	r24
     6de:	82 23       	and	r24, r18
     6e0:	80 bb       	out	0x10, r24	; 16
		break;
     6e2:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << pin_);
     6e4:	23 b3       	in	r18, 0x13	; 19
     6e6:	81 e0       	ldi	r24, 0x01	; 1
     6e8:	90 e0       	ldi	r25, 0x00	; 0
     6ea:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     6ee:	02 c0       	rjmp	.+4      	; 0x6f4 <initSensor+0x108>
     6f0:	88 0f       	add	r24, r24
     6f2:	99 1f       	adc	r25, r25
     6f4:	0a 94       	dec	r0
     6f6:	e2 f7       	brpl	.-8      	; 0x6f0 <initSensor+0x104>
     6f8:	80 95       	com	r24
     6fa:	82 23       	and	r24, r18
     6fc:	83 bb       	out	0x13, r24	; 19
		break;
     6fe:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << pin_);
     700:	e1 e0       	ldi	r30, 0x01	; 1
     702:	f1 e0       	ldi	r31, 0x01	; 1
     704:	20 81       	ld	r18, Z
     706:	81 e0       	ldi	r24, 0x01	; 1
     708:	90 e0       	ldi	r25, 0x00	; 0
     70a:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     70e:	02 c0       	rjmp	.+4      	; 0x714 <initSensor+0x128>
     710:	88 0f       	add	r24, r24
     712:	99 1f       	adc	r25, r25
     714:	0a 94       	dec	r0
     716:	e2 f7       	brpl	.-8      	; 0x710 <initSensor+0x124>
     718:	80 95       	com	r24
     71a:	82 23       	and	r24, r18
     71c:	80 83       	st	Z, r24
		break;
     71e:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << pin_);
     720:	e4 e0       	ldi	r30, 0x04	; 4
     722:	f1 e0       	ldi	r31, 0x01	; 1
     724:	20 81       	ld	r18, Z
     726:	81 e0       	ldi	r24, 0x01	; 1
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     72e:	02 c0       	rjmp	.+4      	; 0x734 <initSensor+0x148>
     730:	88 0f       	add	r24, r24
     732:	99 1f       	adc	r25, r25
     734:	0a 94       	dec	r0
     736:	e2 f7       	brpl	.-8      	; 0x730 <initSensor+0x144>
     738:	80 95       	com	r24
     73a:	82 23       	and	r24, r18
     73c:	80 83       	st	Z, r24
		break;
     73e:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << pin_);
     740:	e7 e0       	ldi	r30, 0x07	; 7
     742:	f1 e0       	ldi	r31, 0x01	; 1
     744:	20 81       	ld	r18, Z
     746:	81 e0       	ldi	r24, 0x01	; 1
     748:	90 e0       	ldi	r25, 0x00	; 0
     74a:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     74e:	02 c0       	rjmp	.+4      	; 0x754 <initSensor+0x168>
     750:	88 0f       	add	r24, r24
     752:	99 1f       	adc	r25, r25
     754:	0a 94       	dec	r0
     756:	e2 f7       	brpl	.-8      	; 0x750 <initSensor+0x164>
     758:	80 95       	com	r24
     75a:	82 23       	and	r24, r18
     75c:	80 83       	st	Z, r24
		break;
     75e:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << pin_);
     760:	ea e0       	ldi	r30, 0x0A	; 10
     762:	f1 e0       	ldi	r31, 0x01	; 1
     764:	20 81       	ld	r18, Z
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     76e:	02 c0       	rjmp	.+4      	; 0x774 <initSensor+0x188>
     770:	88 0f       	add	r24, r24
     772:	99 1f       	adc	r25, r25
     774:	0a 94       	dec	r0
     776:	e2 f7       	brpl	.-8      	; 0x770 <initSensor+0x184>
     778:	80 95       	com	r24
     77a:	82 23       	and	r24, r18
     77c:	80 83       	st	Z, r24
     77e:	08 95       	ret

00000780 <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     780:	e0 91 10 02 	lds	r30, 0x0210	; 0x800210 <register_>
     784:	8e 2f       	mov	r24, r30
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	fc 01       	movw	r30, r24
     78a:	e1 54       	subi	r30, 0x41	; 65
     78c:	f1 09       	sbc	r31, r1
     78e:	ec 30       	cpi	r30, 0x0C	; 12
     790:	f1 05       	cpc	r31, r1
     792:	08 f0       	brcs	.+2      	; 0x796 <kontorStatus+0x16>
     794:	98 c0       	rjmp	.+304    	; 0x8c6 <kontorStatus+0x146>
     796:	88 27       	eor	r24, r24
     798:	e2 58       	subi	r30, 0x82	; 130
     79a:	ff 4f       	sbci	r31, 0xFF	; 255
     79c:	8f 4f       	sbci	r24, 0xFF	; 255
     79e:	34 c5       	rjmp	.+2664   	; 0x1208 <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << pin_))
     7a0:	80 b1       	in	r24, 0x00	; 0
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     7a8:	02 c0       	rjmp	.+4      	; 0x7ae <kontorStatus+0x2e>
     7aa:	95 95       	asr	r25
     7ac:	87 95       	ror	r24
     7ae:	0a 94       	dec	r0
     7b0:	e2 f7       	brpl	.-8      	; 0x7aa <kontorStatus+0x2a>
     7b2:	80 fd       	sbrc	r24, 0
     7b4:	8a c0       	rjmp	.+276    	; 0x8ca <kontorStatus+0x14a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7b6:	80 e3       	ldi	r24, 0x30	; 48
     7b8:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     7ba:	83 b1       	in	r24, 0x03	; 3
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     7c2:	02 c0       	rjmp	.+4      	; 0x7c8 <kontorStatus+0x48>
     7c4:	95 95       	asr	r25
     7c6:	87 95       	ror	r24
     7c8:	0a 94       	dec	r0
     7ca:	e2 f7       	brpl	.-8      	; 0x7c4 <kontorStatus+0x44>
     7cc:	80 fd       	sbrc	r24, 0
     7ce:	7f c0       	rjmp	.+254    	; 0x8ce <kontorStatus+0x14e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7d0:	80 e3       	ldi	r24, 0x30	; 48
     7d2:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     7d4:	86 b1       	in	r24, 0x06	; 6
     7d6:	90 e0       	ldi	r25, 0x00	; 0
     7d8:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     7dc:	02 c0       	rjmp	.+4      	; 0x7e2 <kontorStatus+0x62>
     7de:	95 95       	asr	r25
     7e0:	87 95       	ror	r24
     7e2:	0a 94       	dec	r0
     7e4:	e2 f7       	brpl	.-8      	; 0x7de <kontorStatus+0x5e>
     7e6:	80 fd       	sbrc	r24, 0
     7e8:	74 c0       	rjmp	.+232    	; 0x8d2 <kontorStatus+0x152>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7ea:	80 e3       	ldi	r24, 0x30	; 48
     7ec:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     7ee:	89 b1       	in	r24, 0x09	; 9
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     7f6:	02 c0       	rjmp	.+4      	; 0x7fc <kontorStatus+0x7c>
     7f8:	95 95       	asr	r25
     7fa:	87 95       	ror	r24
     7fc:	0a 94       	dec	r0
     7fe:	e2 f7       	brpl	.-8      	; 0x7f8 <kontorStatus+0x78>
     800:	80 fd       	sbrc	r24, 0
     802:	69 c0       	rjmp	.+210    	; 0x8d6 <kontorStatus+0x156>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     804:	80 e3       	ldi	r24, 0x30	; 48
     806:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     808:	8c b1       	in	r24, 0x0c	; 12
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     810:	02 c0       	rjmp	.+4      	; 0x816 <kontorStatus+0x96>
     812:	95 95       	asr	r25
     814:	87 95       	ror	r24
     816:	0a 94       	dec	r0
     818:	e2 f7       	brpl	.-8      	; 0x812 <kontorStatus+0x92>
     81a:	80 fd       	sbrc	r24, 0
     81c:	5e c0       	rjmp	.+188    	; 0x8da <kontorStatus+0x15a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     81e:	80 e3       	ldi	r24, 0x30	; 48
     820:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     822:	8f b1       	in	r24, 0x0f	; 15
     824:	90 e0       	ldi	r25, 0x00	; 0
     826:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     82a:	02 c0       	rjmp	.+4      	; 0x830 <kontorStatus+0xb0>
     82c:	95 95       	asr	r25
     82e:	87 95       	ror	r24
     830:	0a 94       	dec	r0
     832:	e2 f7       	brpl	.-8      	; 0x82c <kontorStatus+0xac>
     834:	80 fd       	sbrc	r24, 0
     836:	53 c0       	rjmp	.+166    	; 0x8de <kontorStatus+0x15e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     838:	80 e3       	ldi	r24, 0x30	; 48
     83a:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     83c:	82 b3       	in	r24, 0x12	; 18
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     844:	02 c0       	rjmp	.+4      	; 0x84a <kontorStatus+0xca>
     846:	95 95       	asr	r25
     848:	87 95       	ror	r24
     84a:	0a 94       	dec	r0
     84c:	e2 f7       	brpl	.-8      	; 0x846 <kontorStatus+0xc6>
     84e:	80 fd       	sbrc	r24, 0
     850:	48 c0       	rjmp	.+144    	; 0x8e2 <kontorStatus+0x162>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     852:	80 e3       	ldi	r24, 0x30	; 48
     854:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     856:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     85a:	90 e0       	ldi	r25, 0x00	; 0
     85c:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     860:	02 c0       	rjmp	.+4      	; 0x866 <kontorStatus+0xe6>
     862:	95 95       	asr	r25
     864:	87 95       	ror	r24
     866:	0a 94       	dec	r0
     868:	e2 f7       	brpl	.-8      	; 0x862 <kontorStatus+0xe2>
     86a:	80 fd       	sbrc	r24, 0
     86c:	3c c0       	rjmp	.+120    	; 0x8e6 <kontorStatus+0x166>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     86e:	80 e3       	ldi	r24, 0x30	; 48
     870:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     872:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     87c:	02 c0       	rjmp	.+4      	; 0x882 <kontorStatus+0x102>
     87e:	95 95       	asr	r25
     880:	87 95       	ror	r24
     882:	0a 94       	dec	r0
     884:	e2 f7       	brpl	.-8      	; 0x87e <kontorStatus+0xfe>
     886:	80 fd       	sbrc	r24, 0
     888:	30 c0       	rjmp	.+96     	; 0x8ea <kontorStatus+0x16a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     88a:	80 e3       	ldi	r24, 0x30	; 48
     88c:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     88e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     892:	90 e0       	ldi	r25, 0x00	; 0
     894:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     898:	02 c0       	rjmp	.+4      	; 0x89e <kontorStatus+0x11e>
     89a:	95 95       	asr	r25
     89c:	87 95       	ror	r24
     89e:	0a 94       	dec	r0
     8a0:	e2 f7       	brpl	.-8      	; 0x89a <kontorStatus+0x11a>
     8a2:	80 fd       	sbrc	r24, 0
     8a4:	24 c0       	rjmp	.+72     	; 0x8ee <kontorStatus+0x16e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     8a6:	80 e3       	ldi	r24, 0x30	; 48
     8a8:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     8aa:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     8b4:	02 c0       	rjmp	.+4      	; 0x8ba <kontorStatus+0x13a>
     8b6:	95 95       	asr	r25
     8b8:	87 95       	ror	r24
     8ba:	0a 94       	dec	r0
     8bc:	e2 f7       	brpl	.-8      	; 0x8b6 <kontorStatus+0x136>
     8be:	80 fd       	sbrc	r24, 0
     8c0:	18 c0       	rjmp	.+48     	; 0x8f2 <kontorStatus+0x172>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     8c2:	80 e3       	ldi	r24, 0x30	; 48
     8c4:	08 95       	ret
		}
		break;
		default: return '0';
     8c6:	80 e3       	ldi	r24, 0x30	; 48
     8c8:	08 95       	ret
		case 'A':
	
		if (PINA & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8ca:	81 e3       	ldi	r24, 0x31	; 49
     8cc:	08 95       	ret

		case 'B':
		if (PINB & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8ce:	81 e3       	ldi	r24, 0x31	; 49
     8d0:	08 95       	ret

		case 'C':
		if (PINC & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8d2:	81 e3       	ldi	r24, 0x31	; 49
     8d4:	08 95       	ret

		case 'D':
		if (PIND & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8d6:	81 e3       	ldi	r24, 0x31	; 49
     8d8:	08 95       	ret

		case 'E':
		if (PINE & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8da:	81 e3       	ldi	r24, 0x31	; 49
     8dc:	08 95       	ret

		case 'F':
		if (PINF & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8de:	81 e3       	ldi	r24, 0x31	; 49
     8e0:	08 95       	ret

		case 'G':
		if (PING & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8e2:	81 e3       	ldi	r24, 0x31	; 49
     8e4:	08 95       	ret

		case 'H':
		if (PINH & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8e6:	81 e3       	ldi	r24, 0x31	; 49
     8e8:	08 95       	ret

		case 'J':
		if (PINJ & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8ea:	81 e3       	ldi	r24, 0x31	; 49
     8ec:	08 95       	ret

		case 'K':
		if (PINK & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8ee:	81 e3       	ldi	r24, 0x31	; 49
     8f0:	08 95       	ret

		case 'L':
		if (PINL & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8f2:	81 e3       	ldi	r24, 0x31	; 49
			return lektorDetected_;
		}
		break;
		default: return '0';
	}
     8f4:	08 95       	ret

000008f6 <returnerTimerStatus>:
 volatile int ctr_ = 0;
 volatile int timerStatus_ = 0;

 int returnerTimerStatus()
 {
	if (timerStatus_ == '0')
     8f6:	20 91 11 02 	lds	r18, 0x0211	; 0x800211 <timerStatus_>
     8fa:	30 91 12 02 	lds	r19, 0x0212	; 0x800212 <timerStatus_+0x1>
     8fe:	81 e0       	ldi	r24, 0x01	; 1
     900:	90 e0       	ldi	r25, 0x00	; 0
     902:	20 33       	cpi	r18, 0x30	; 48
     904:	31 05       	cpc	r19, r1
     906:	11 f4       	brne	.+4      	; 0x90c <returnerTimerStatus+0x16>
     908:	80 e0       	ldi	r24, 0x00	; 0
     90a:	90 e0       	ldi	r25, 0x00	; 0
	}
	else
	{
		return 1;
	}
 }
     90c:	08 95       	ret

0000090e <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     90e:	80 e3       	ldi	r24, 0x30	; 48
     910:	90 e0       	ldi	r25, 0x00	; 0
     912:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <timerStatus_+0x1>
     916:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <timerStatus_>
	ctr_ = 0;
     91a:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <ctr_+0x1>
     91e:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <ctr_>
     922:	08 95       	ret

00000924 <setTimer>:


 void setTimer()
 {
      //Sæt timerStatus til '1' (=going)
      timerStatus_ = '1';
     924:	81 e3       	ldi	r24, 0x31	; 49
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <timerStatus_+0x1>
     92c:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     930:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     934:	85 e0       	ldi	r24, 0x05	; 5
     936:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     93a:	86 ef       	ldi	r24, 0xF6	; 246
     93c:	92 ec       	ldi	r25, 0xC2	; 194
     93e:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     942:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     946:	ef e6       	ldi	r30, 0x6F	; 111
     948:	f0 e0       	ldi	r31, 0x00	; 0
     94a:	80 81       	ld	r24, Z
     94c:	81 60       	ori	r24, 0x01	; 1
     94e:	80 83       	st	Z, r24
     950:	08 95       	ret

00000952 <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     952:	1f 92       	push	r1
     954:	0f 92       	push	r0
     956:	0f b6       	in	r0, 0x3f	; 63
     958:	0f 92       	push	r0
     95a:	11 24       	eor	r1, r1
     95c:	0b b6       	in	r0, 0x3b	; 59
     95e:	0f 92       	push	r0
     960:	2f 93       	push	r18
     962:	3f 93       	push	r19
     964:	4f 93       	push	r20
     966:	5f 93       	push	r21
     968:	6f 93       	push	r22
     96a:	7f 93       	push	r23
     96c:	8f 93       	push	r24
     96e:	9f 93       	push	r25
     970:	af 93       	push	r26
     972:	bf 93       	push	r27
     974:	ef 93       	push	r30
     976:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     978:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <ctr_>
     97c:	90 91 14 02 	lds	r25, 0x0214	; 0x800214 <ctr_+0x1>
     980:	01 96       	adiw	r24, 0x01	; 1
     982:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <ctr_+0x1>
     986:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     98a:	86 ef       	ldi	r24, 0xF6	; 246
     98c:	92 ec       	ldi	r25, 0xC2	; 194
     98e:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     992:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 5) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     996:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <ctr_>
     99a:	90 91 14 02 	lds	r25, 0x0214	; 0x800214 <ctr_+0x1>
     99e:	05 97       	sbiw	r24, 0x05	; 5
	 {
		resetTimer();
     9a0:	29 f4       	brne	.+10     	; 0x9ac <__vector_20+0x5a>
		TIMSK1 &= 0;
     9a2:	b5 df       	rcall	.-150    	; 0x90e <resetTimer>
     9a4:	ef e6       	ldi	r30, 0x6F	; 111
     9a6:	f0 e0       	ldi	r31, 0x00	; 0
     9a8:	80 81       	ld	r24, Z
	 }
     9aa:	10 82       	st	Z, r1
     9ac:	ff 91       	pop	r31
     9ae:	ef 91       	pop	r30
     9b0:	bf 91       	pop	r27
     9b2:	af 91       	pop	r26
     9b4:	9f 91       	pop	r25
     9b6:	8f 91       	pop	r24
     9b8:	7f 91       	pop	r23
     9ba:	6f 91       	pop	r22
     9bc:	5f 91       	pop	r21
     9be:	4f 91       	pop	r20
     9c0:	3f 91       	pop	r19
     9c2:	2f 91       	pop	r18
     9c4:	0f 90       	pop	r0
     9c6:	0b be       	out	0x3b, r0	; 59
     9c8:	0f 90       	pop	r0
     9ca:	0f be       	out	0x3f, r0	; 63
     9cc:	0f 90       	pop	r0
     9ce:	1f 90       	pop	r1
     9d0:	18 95       	reti

000009d2 <initToggleSwitch>:
static char register_;
static short int pin_;

void initToggleSwitch(char register__, short int pin)
{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     9d2:	9f eb       	ldi	r25, 0xBF	; 191
     9d4:	98 0f       	add	r25, r24
     9d6:	9c 30       	cpi	r25, 0x0C	; 12
     9d8:	10 f4       	brcc	.+4      	; 0x9de <initToggleSwitch+0xc>
     9da:	89 34       	cpi	r24, 0x49	; 73
     9dc:	21 f4       	brne	.+8      	; 0x9e6 <initToggleSwitch+0x14>
 	{
	 	register_ = 'A';
     9de:	81 e4       	ldi	r24, 0x41	; 65
     9e0:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <register_>
     9e4:	02 c0       	rjmp	.+4      	; 0x9ea <initToggleSwitch+0x18>
 	}
	else
	{
		register_ = register__;
     9e6:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <register_>
	}
 	if (pin > 7)
     9ea:	68 30       	cpi	r22, 0x08	; 8
     9ec:	71 05       	cpc	r23, r1
     9ee:	3c f0       	brlt	.+14     	; 0x9fe <initToggleSwitch+0x2c>
 	{
	 	pin_ = 5;
     9f0:	85 e0       	ldi	r24, 0x05	; 5
     9f2:	90 e0       	ldi	r25, 0x00	; 0
     9f4:	90 93 16 02 	sts	0x0216, r25	; 0x800216 <pin_+0x1>
     9f8:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <pin_>
     9fc:	04 c0       	rjmp	.+8      	; 0xa06 <initToggleSwitch+0x34>
 	}
	else
	{
		pin_ = pin;
     9fe:	70 93 16 02 	sts	0x0216, r23	; 0x800216 <pin_+0x1>
     a02:	60 93 15 02 	sts	0x0215, r22	; 0x800215 <pin_>
	}
 	
 	switch (register_)
     a06:	e0 91 17 02 	lds	r30, 0x0217	; 0x800217 <register_>
     a0a:	8e 2f       	mov	r24, r30
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	fc 01       	movw	r30, r24
     a10:	e1 54       	subi	r30, 0x41	; 65
     a12:	f1 09       	sbc	r31, r1
     a14:	ec 30       	cpi	r30, 0x0C	; 12
     a16:	f1 05       	cpc	r31, r1
     a18:	08 f0       	brcs	.+2      	; 0xa1c <initToggleSwitch+0x4a>
     a1a:	a6 c0       	rjmp	.+332    	; 0xb68 <initToggleSwitch+0x196>
     a1c:	88 27       	eor	r24, r24
     a1e:	e6 57       	subi	r30, 0x76	; 118
     a20:	ff 4f       	sbci	r31, 0xFF	; 255
     a22:	8f 4f       	sbci	r24, 0xFF	; 255
     a24:	f1 c3       	rjmp	.+2018   	; 0x1208 <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << pin_);
     a26:	21 b1       	in	r18, 0x01	; 1
     a28:	81 e0       	ldi	r24, 0x01	; 1
     a2a:	90 e0       	ldi	r25, 0x00	; 0
     a2c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a30:	02 c0       	rjmp	.+4      	; 0xa36 <initToggleSwitch+0x64>
     a32:	88 0f       	add	r24, r24
     a34:	99 1f       	adc	r25, r25
     a36:	0a 94       	dec	r0
     a38:	e2 f7       	brpl	.-8      	; 0xa32 <initToggleSwitch+0x60>
     a3a:	80 95       	com	r24
     a3c:	82 23       	and	r24, r18
     a3e:	81 b9       	out	0x01, r24	; 1
	 	break;
     a40:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << pin_);
     a42:	24 b1       	in	r18, 0x04	; 4
     a44:	81 e0       	ldi	r24, 0x01	; 1
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a4c:	02 c0       	rjmp	.+4      	; 0xa52 <initToggleSwitch+0x80>
     a4e:	88 0f       	add	r24, r24
     a50:	99 1f       	adc	r25, r25
     a52:	0a 94       	dec	r0
     a54:	e2 f7       	brpl	.-8      	; 0xa4e <initToggleSwitch+0x7c>
     a56:	80 95       	com	r24
     a58:	82 23       	and	r24, r18
     a5a:	84 b9       	out	0x04, r24	; 4
	 	break;
     a5c:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << pin_);
     a5e:	27 b1       	in	r18, 0x07	; 7
     a60:	81 e0       	ldi	r24, 0x01	; 1
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a68:	02 c0       	rjmp	.+4      	; 0xa6e <initToggleSwitch+0x9c>
     a6a:	88 0f       	add	r24, r24
     a6c:	99 1f       	adc	r25, r25
     a6e:	0a 94       	dec	r0
     a70:	e2 f7       	brpl	.-8      	; 0xa6a <initToggleSwitch+0x98>
     a72:	80 95       	com	r24
     a74:	82 23       	and	r24, r18
     a76:	87 b9       	out	0x07, r24	; 7
	 	break;
     a78:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << pin_);
     a7a:	2a b1       	in	r18, 0x0a	; 10
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a84:	02 c0       	rjmp	.+4      	; 0xa8a <initToggleSwitch+0xb8>
     a86:	88 0f       	add	r24, r24
     a88:	99 1f       	adc	r25, r25
     a8a:	0a 94       	dec	r0
     a8c:	e2 f7       	brpl	.-8      	; 0xa86 <initToggleSwitch+0xb4>
     a8e:	80 95       	com	r24
     a90:	82 23       	and	r24, r18
     a92:	8a b9       	out	0x0a, r24	; 10
	 	break;
     a94:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << pin_);
     a96:	2d b1       	in	r18, 0x0d	; 13
     a98:	81 e0       	ldi	r24, 0x01	; 1
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     aa0:	02 c0       	rjmp	.+4      	; 0xaa6 <initToggleSwitch+0xd4>
     aa2:	88 0f       	add	r24, r24
     aa4:	99 1f       	adc	r25, r25
     aa6:	0a 94       	dec	r0
     aa8:	e2 f7       	brpl	.-8      	; 0xaa2 <initToggleSwitch+0xd0>
     aaa:	80 95       	com	r24
     aac:	82 23       	and	r24, r18
     aae:	8d b9       	out	0x0d, r24	; 13
	 	break;
     ab0:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << pin_);
     ab2:	20 b3       	in	r18, 0x10	; 16
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     abc:	02 c0       	rjmp	.+4      	; 0xac2 <initToggleSwitch+0xf0>
     abe:	88 0f       	add	r24, r24
     ac0:	99 1f       	adc	r25, r25
     ac2:	0a 94       	dec	r0
     ac4:	e2 f7       	brpl	.-8      	; 0xabe <initToggleSwitch+0xec>
     ac6:	80 95       	com	r24
     ac8:	82 23       	and	r24, r18
     aca:	80 bb       	out	0x10, r24	; 16
	 	break;
     acc:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << pin_);
     ace:	23 b3       	in	r18, 0x13	; 19
     ad0:	81 e0       	ldi	r24, 0x01	; 1
     ad2:	90 e0       	ldi	r25, 0x00	; 0
     ad4:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     ad8:	02 c0       	rjmp	.+4      	; 0xade <initToggleSwitch+0x10c>
     ada:	88 0f       	add	r24, r24
     adc:	99 1f       	adc	r25, r25
     ade:	0a 94       	dec	r0
     ae0:	e2 f7       	brpl	.-8      	; 0xada <initToggleSwitch+0x108>
     ae2:	80 95       	com	r24
     ae4:	82 23       	and	r24, r18
     ae6:	83 bb       	out	0x13, r24	; 19
	 	break;
     ae8:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << pin_);
     aea:	e1 e0       	ldi	r30, 0x01	; 1
     aec:	f1 e0       	ldi	r31, 0x01	; 1
     aee:	20 81       	ld	r18, Z
     af0:	81 e0       	ldi	r24, 0x01	; 1
     af2:	90 e0       	ldi	r25, 0x00	; 0
     af4:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     af8:	02 c0       	rjmp	.+4      	; 0xafe <initToggleSwitch+0x12c>
     afa:	88 0f       	add	r24, r24
     afc:	99 1f       	adc	r25, r25
     afe:	0a 94       	dec	r0
     b00:	e2 f7       	brpl	.-8      	; 0xafa <initToggleSwitch+0x128>
     b02:	80 95       	com	r24
     b04:	82 23       	and	r24, r18
     b06:	80 83       	st	Z, r24
	 	break;
     b08:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << pin_);
     b0a:	e4 e0       	ldi	r30, 0x04	; 4
     b0c:	f1 e0       	ldi	r31, 0x01	; 1
     b0e:	20 81       	ld	r18, Z
     b10:	81 e0       	ldi	r24, 0x01	; 1
     b12:	90 e0       	ldi	r25, 0x00	; 0
     b14:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     b18:	02 c0       	rjmp	.+4      	; 0xb1e <initToggleSwitch+0x14c>
     b1a:	88 0f       	add	r24, r24
     b1c:	99 1f       	adc	r25, r25
     b1e:	0a 94       	dec	r0
     b20:	e2 f7       	brpl	.-8      	; 0xb1a <initToggleSwitch+0x148>
     b22:	80 95       	com	r24
     b24:	82 23       	and	r24, r18
     b26:	80 83       	st	Z, r24
	 	break;
     b28:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << pin_);
     b2a:	e7 e0       	ldi	r30, 0x07	; 7
     b2c:	f1 e0       	ldi	r31, 0x01	; 1
     b2e:	20 81       	ld	r18, Z
     b30:	81 e0       	ldi	r24, 0x01	; 1
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     b38:	02 c0       	rjmp	.+4      	; 0xb3e <initToggleSwitch+0x16c>
     b3a:	88 0f       	add	r24, r24
     b3c:	99 1f       	adc	r25, r25
     b3e:	0a 94       	dec	r0
     b40:	e2 f7       	brpl	.-8      	; 0xb3a <initToggleSwitch+0x168>
     b42:	80 95       	com	r24
     b44:	82 23       	and	r24, r18
     b46:	80 83       	st	Z, r24
	 	break;
     b48:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << pin_);
     b4a:	ea e0       	ldi	r30, 0x0A	; 10
     b4c:	f1 e0       	ldi	r31, 0x01	; 1
     b4e:	20 81       	ld	r18, Z
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     b58:	02 c0       	rjmp	.+4      	; 0xb5e <initToggleSwitch+0x18c>
     b5a:	88 0f       	add	r24, r24
     b5c:	99 1f       	adc	r25, r25
     b5e:	0a 94       	dec	r0
     b60:	e2 f7       	brpl	.-8      	; 0xb5a <initToggleSwitch+0x188>
     b62:	80 95       	com	r24
     b64:	82 23       	and	r24, r18
     b66:	80 83       	st	Z, r24
     b68:	08 95       	ret

00000b6a <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     b6a:	e0 91 17 02 	lds	r30, 0x0217	; 0x800217 <register_>
     b6e:	8e 2f       	mov	r24, r30
     b70:	90 e0       	ldi	r25, 0x00	; 0
     b72:	fc 01       	movw	r30, r24
     b74:	e1 54       	subi	r30, 0x41	; 65
     b76:	f1 09       	sbc	r31, r1
     b78:	ec 30       	cpi	r30, 0x0C	; 12
     b7a:	f1 05       	cpc	r31, r1
     b7c:	08 f0       	brcs	.+2      	; 0xb80 <toggleSwitchStatus+0x16>
     b7e:	06 c1       	rjmp	.+524    	; 0xd8c <toggleSwitchStatus+0x222>
     b80:	88 27       	eor	r24, r24
     b82:	ea 56       	subi	r30, 0x6A	; 106
     b84:	ff 4f       	sbci	r31, 0xFF	; 255
     b86:	8f 4f       	sbci	r24, 0xFF	; 255
     b88:	3f c3       	rjmp	.+1662   	; 0x1208 <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << pin_))
     b8a:	80 b1       	in	r24, 0x00	; 0
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     b92:	02 c0       	rjmp	.+4      	; 0xb98 <toggleSwitchStatus+0x2e>
     b94:	95 95       	asr	r25
     b96:	87 95       	ror	r24
     b98:	0a 94       	dec	r0
     b9a:	e2 f7       	brpl	.-8      	; 0xb94 <toggleSwitchStatus+0x2a>
     b9c:	80 ff       	sbrs	r24, 0
     b9e:	06 c0       	rjmp	.+12     	; 0xbac <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     ba0:	81 e3       	ldi	r24, 0x31	; 49
     ba2:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     ba6:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     baa:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bac:	80 e3       	ldi	r24, 0x30	; 48
     bae:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     bb2:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     bb6:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     bb8:	83 b1       	in	r24, 0x03	; 3
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     bc0:	02 c0       	rjmp	.+4      	; 0xbc6 <toggleSwitchStatus+0x5c>
     bc2:	95 95       	asr	r25
     bc4:	87 95       	ror	r24
     bc6:	0a 94       	dec	r0
     bc8:	e2 f7       	brpl	.-8      	; 0xbc2 <toggleSwitchStatus+0x58>
     bca:	80 ff       	sbrs	r24, 0
     bcc:	06 c0       	rjmp	.+12     	; 0xbda <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     bce:	81 e3       	ldi	r24, 0x31	; 49
     bd0:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     bd4:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     bd8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bda:	80 e3       	ldi	r24, 0x30	; 48
     bdc:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     be0:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     be4:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     be6:	86 b1       	in	r24, 0x06	; 6
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     bee:	02 c0       	rjmp	.+4      	; 0xbf4 <toggleSwitchStatus+0x8a>
     bf0:	95 95       	asr	r25
     bf2:	87 95       	ror	r24
     bf4:	0a 94       	dec	r0
     bf6:	e2 f7       	brpl	.-8      	; 0xbf0 <toggleSwitchStatus+0x86>
     bf8:	80 ff       	sbrs	r24, 0
     bfa:	06 c0       	rjmp	.+12     	; 0xc08 <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     bfc:	81 e3       	ldi	r24, 0x31	; 49
     bfe:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c02:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c06:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c08:	80 e3       	ldi	r24, 0x30	; 48
     c0a:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c0e:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c12:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     c14:	89 b1       	in	r24, 0x09	; 9
     c16:	90 e0       	ldi	r25, 0x00	; 0
     c18:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     c1c:	02 c0       	rjmp	.+4      	; 0xc22 <toggleSwitchStatus+0xb8>
     c1e:	95 95       	asr	r25
     c20:	87 95       	ror	r24
     c22:	0a 94       	dec	r0
     c24:	e2 f7       	brpl	.-8      	; 0xc1e <toggleSwitchStatus+0xb4>
     c26:	80 ff       	sbrs	r24, 0
     c28:	06 c0       	rjmp	.+12     	; 0xc36 <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     c2a:	81 e3       	ldi	r24, 0x31	; 49
     c2c:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c30:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c34:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c36:	80 e3       	ldi	r24, 0x30	; 48
     c38:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c3c:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c40:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     c42:	8c b1       	in	r24, 0x0c	; 12
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     c4a:	02 c0       	rjmp	.+4      	; 0xc50 <toggleSwitchStatus+0xe6>
     c4c:	95 95       	asr	r25
     c4e:	87 95       	ror	r24
     c50:	0a 94       	dec	r0
     c52:	e2 f7       	brpl	.-8      	; 0xc4c <toggleSwitchStatus+0xe2>
     c54:	80 ff       	sbrs	r24, 0
     c56:	06 c0       	rjmp	.+12     	; 0xc64 <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     c58:	81 e3       	ldi	r24, 0x31	; 49
     c5a:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c5e:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c62:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c64:	80 e3       	ldi	r24, 0x30	; 48
     c66:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c6a:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c6e:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     c70:	8f b1       	in	r24, 0x0f	; 15
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     c78:	02 c0       	rjmp	.+4      	; 0xc7e <toggleSwitchStatus+0x114>
     c7a:	95 95       	asr	r25
     c7c:	87 95       	ror	r24
     c7e:	0a 94       	dec	r0
     c80:	e2 f7       	brpl	.-8      	; 0xc7a <toggleSwitchStatus+0x110>
     c82:	80 ff       	sbrs	r24, 0
     c84:	06 c0       	rjmp	.+12     	; 0xc92 <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     c86:	81 e3       	ldi	r24, 0x31	; 49
     c88:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c8c:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c90:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c92:	80 e3       	ldi	r24, 0x30	; 48
     c94:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c98:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c9c:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     c9e:	82 b3       	in	r24, 0x12	; 18
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     ca6:	02 c0       	rjmp	.+4      	; 0xcac <toggleSwitchStatus+0x142>
     ca8:	95 95       	asr	r25
     caa:	87 95       	ror	r24
     cac:	0a 94       	dec	r0
     cae:	e2 f7       	brpl	.-8      	; 0xca8 <toggleSwitchStatus+0x13e>
     cb0:	80 ff       	sbrs	r24, 0
     cb2:	06 c0       	rjmp	.+12     	; 0xcc0 <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     cb4:	81 e3       	ldi	r24, 0x31	; 49
     cb6:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     cba:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     cbe:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cc0:	80 e3       	ldi	r24, 0x30	; 48
     cc2:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     cc6:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     cca:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     ccc:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     cd6:	02 c0       	rjmp	.+4      	; 0xcdc <toggleSwitchStatus+0x172>
     cd8:	95 95       	asr	r25
     cda:	87 95       	ror	r24
     cdc:	0a 94       	dec	r0
     cde:	e2 f7       	brpl	.-8      	; 0xcd8 <toggleSwitchStatus+0x16e>
     ce0:	80 ff       	sbrs	r24, 0
     ce2:	06 c0       	rjmp	.+12     	; 0xcf0 <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     ce4:	81 e3       	ldi	r24, 0x31	; 49
     ce6:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     cea:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     cee:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cf0:	80 e3       	ldi	r24, 0x30	; 48
     cf2:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     cf6:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     cfa:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     cfc:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     d00:	90 e0       	ldi	r25, 0x00	; 0
     d02:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     d06:	02 c0       	rjmp	.+4      	; 0xd0c <toggleSwitchStatus+0x1a2>
     d08:	95 95       	asr	r25
     d0a:	87 95       	ror	r24
     d0c:	0a 94       	dec	r0
     d0e:	e2 f7       	brpl	.-8      	; 0xd08 <toggleSwitchStatus+0x19e>
     d10:	80 ff       	sbrs	r24, 0
     d12:	06 c0       	rjmp	.+12     	; 0xd20 <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     d14:	81 e3       	ldi	r24, 0x31	; 49
     d16:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d1a:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d1e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d20:	80 e3       	ldi	r24, 0x30	; 48
     d22:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d26:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d2a:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     d2c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     d36:	02 c0       	rjmp	.+4      	; 0xd3c <toggleSwitchStatus+0x1d2>
     d38:	95 95       	asr	r25
     d3a:	87 95       	ror	r24
     d3c:	0a 94       	dec	r0
     d3e:	e2 f7       	brpl	.-8      	; 0xd38 <toggleSwitchStatus+0x1ce>
     d40:	80 ff       	sbrs	r24, 0
     d42:	06 c0       	rjmp	.+12     	; 0xd50 <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     d44:	81 e3       	ldi	r24, 0x31	; 49
     d46:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d4a:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d4e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d50:	80 e3       	ldi	r24, 0x30	; 48
     d52:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d56:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d5a:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     d5c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     d60:	90 e0       	ldi	r25, 0x00	; 0
     d62:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <toggleSwitchStatus+0x202>
     d68:	95 95       	asr	r25
     d6a:	87 95       	ror	r24
     d6c:	0a 94       	dec	r0
     d6e:	e2 f7       	brpl	.-8      	; 0xd68 <toggleSwitchStatus+0x1fe>
     d70:	80 ff       	sbrs	r24, 0
     d72:	06 c0       	rjmp	.+12     	; 0xd80 <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     d74:	81 e3       	ldi	r24, 0x31	; 49
     d76:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d7a:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d7e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d80:	80 e3       	ldi	r24, 0x30	; 48
     d82:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d86:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d8a:	08 95       	ret
		}
		break;
		default: return '0';
     d8c:	80 e3       	ldi	r24, 0x30	; 48
	}
     d8e:	08 95       	ret

00000d90 <initToggleSwitchLED>:
 static char register_;
 static short int pin_;

 void initToggleSwitchLED(char register__, short int pin)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     d90:	9f eb       	ldi	r25, 0xBF	; 191
     d92:	98 0f       	add	r25, r24
     d94:	9c 30       	cpi	r25, 0x0C	; 12
     d96:	10 f4       	brcc	.+4      	; 0xd9c <initToggleSwitchLED+0xc>
     d98:	89 34       	cpi	r24, 0x49	; 73
     d9a:	21 f4       	brne	.+8      	; 0xda4 <initToggleSwitchLED+0x14>
	{
		register_ = 'A';
     d9c:	81 e4       	ldi	r24, 0x41	; 65
     d9e:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <register_>
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <initToggleSwitchLED+0x18>
	}
	else
	{
		register_ = register__;
     da4:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <register_>
	}
	if (pin > 7 || pin < 0)
     da8:	68 30       	cpi	r22, 0x08	; 8
     daa:	71 05       	cpc	r23, r1
     dac:	38 f0       	brcs	.+14     	; 0xdbc <initToggleSwitchLED+0x2c>
	{
		pin_ = 3;
     dae:	83 e0       	ldi	r24, 0x03	; 3
     db0:	90 e0       	ldi	r25, 0x00	; 0
     db2:	90 93 19 02 	sts	0x0219, r25	; 0x800219 <pin_+0x1>
     db6:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <pin_>
     dba:	04 c0       	rjmp	.+8      	; 0xdc4 <initToggleSwitchLED+0x34>
	}
	else
	{
		pin_ = pin;
     dbc:	70 93 19 02 	sts	0x0219, r23	; 0x800219 <pin_+0x1>
     dc0:	60 93 18 02 	sts	0x0218, r22	; 0x800218 <pin_>
	}

	//sæt given pin til output

	switch (register_)
     dc4:	e0 91 1a 02 	lds	r30, 0x021A	; 0x80021a <register_>
     dc8:	8e 2f       	mov	r24, r30
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	fc 01       	movw	r30, r24
     dce:	e1 54       	subi	r30, 0x41	; 65
     dd0:	f1 09       	sbc	r31, r1
     dd2:	ec 30       	cpi	r30, 0x0C	; 12
     dd4:	f1 05       	cpc	r31, r1
     dd6:	08 f0       	brcs	.+2      	; 0xdda <initToggleSwitchLED+0x4a>
     dd8:	9b c0       	rjmp	.+310    	; 0xf10 <initToggleSwitchLED+0x180>
     dda:	88 27       	eor	r24, r24
     ddc:	ee 55       	subi	r30, 0x5E	; 94
     dde:	ff 4f       	sbci	r31, 0xFF	; 255
     de0:	8f 4f       	sbci	r24, 0xFF	; 255
     de2:	12 c2       	rjmp	.+1060   	; 0x1208 <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << pin_);
     de4:	21 b1       	in	r18, 0x01	; 1
     de6:	81 e0       	ldi	r24, 0x01	; 1
     de8:	90 e0       	ldi	r25, 0x00	; 0
     dea:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     dee:	02 c0       	rjmp	.+4      	; 0xdf4 <initToggleSwitchLED+0x64>
     df0:	88 0f       	add	r24, r24
     df2:	99 1f       	adc	r25, r25
     df4:	0a 94       	dec	r0
     df6:	e2 f7       	brpl	.-8      	; 0xdf0 <initToggleSwitchLED+0x60>
     df8:	82 2b       	or	r24, r18
     dfa:	81 b9       	out	0x01, r24	; 1
	break;
     dfc:	08 95       	ret
	case 'B':
	DDRB |= (1 << pin_);
     dfe:	24 b1       	in	r18, 0x04	; 4
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e08:	02 c0       	rjmp	.+4      	; 0xe0e <initToggleSwitchLED+0x7e>
     e0a:	88 0f       	add	r24, r24
     e0c:	99 1f       	adc	r25, r25
     e0e:	0a 94       	dec	r0
     e10:	e2 f7       	brpl	.-8      	; 0xe0a <initToggleSwitchLED+0x7a>
     e12:	82 2b       	or	r24, r18
     e14:	84 b9       	out	0x04, r24	; 4
	break;
     e16:	08 95       	ret
	case 'C':
	DDRC |= (1 << pin_);
     e18:	27 b1       	in	r18, 0x07	; 7
     e1a:	81 e0       	ldi	r24, 0x01	; 1
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <initToggleSwitchLED+0x98>
     e24:	88 0f       	add	r24, r24
     e26:	99 1f       	adc	r25, r25
     e28:	0a 94       	dec	r0
     e2a:	e2 f7       	brpl	.-8      	; 0xe24 <initToggleSwitchLED+0x94>
     e2c:	82 2b       	or	r24, r18
     e2e:	87 b9       	out	0x07, r24	; 7
	break;
     e30:	08 95       	ret
	case 'D':
	DDRD |= (1 << pin_);
     e32:	2a b1       	in	r18, 0x0a	; 10
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e3c:	02 c0       	rjmp	.+4      	; 0xe42 <initToggleSwitchLED+0xb2>
     e3e:	88 0f       	add	r24, r24
     e40:	99 1f       	adc	r25, r25
     e42:	0a 94       	dec	r0
     e44:	e2 f7       	brpl	.-8      	; 0xe3e <initToggleSwitchLED+0xae>
     e46:	82 2b       	or	r24, r18
     e48:	8a b9       	out	0x0a, r24	; 10
	break;
     e4a:	08 95       	ret
	case 'E':
	DDRE |= (1 << pin_);
     e4c:	2d b1       	in	r18, 0x0d	; 13
     e4e:	81 e0       	ldi	r24, 0x01	; 1
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e56:	02 c0       	rjmp	.+4      	; 0xe5c <initToggleSwitchLED+0xcc>
     e58:	88 0f       	add	r24, r24
     e5a:	99 1f       	adc	r25, r25
     e5c:	0a 94       	dec	r0
     e5e:	e2 f7       	brpl	.-8      	; 0xe58 <initToggleSwitchLED+0xc8>
     e60:	82 2b       	or	r24, r18
     e62:	8d b9       	out	0x0d, r24	; 13
	break;
     e64:	08 95       	ret
	case 'F':
	DDRF |= (1 << pin_);
     e66:	20 b3       	in	r18, 0x10	; 16
     e68:	81 e0       	ldi	r24, 0x01	; 1
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e70:	02 c0       	rjmp	.+4      	; 0xe76 <initToggleSwitchLED+0xe6>
     e72:	88 0f       	add	r24, r24
     e74:	99 1f       	adc	r25, r25
     e76:	0a 94       	dec	r0
     e78:	e2 f7       	brpl	.-8      	; 0xe72 <initToggleSwitchLED+0xe2>
     e7a:	82 2b       	or	r24, r18
     e7c:	80 bb       	out	0x10, r24	; 16
	break;
     e7e:	08 95       	ret
	case 'G':
	DDRG |= (1 << pin_);
     e80:	23 b3       	in	r18, 0x13	; 19
     e82:	81 e0       	ldi	r24, 0x01	; 1
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e8a:	02 c0       	rjmp	.+4      	; 0xe90 <initToggleSwitchLED+0x100>
     e8c:	88 0f       	add	r24, r24
     e8e:	99 1f       	adc	r25, r25
     e90:	0a 94       	dec	r0
     e92:	e2 f7       	brpl	.-8      	; 0xe8c <initToggleSwitchLED+0xfc>
     e94:	82 2b       	or	r24, r18
     e96:	83 bb       	out	0x13, r24	; 19
	break;
     e98:	08 95       	ret
	case 'H':
	DDRH |= (1 << pin_);
     e9a:	e1 e0       	ldi	r30, 0x01	; 1
     e9c:	f1 e0       	ldi	r31, 0x01	; 1
     e9e:	20 81       	ld	r18, Z
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     ea8:	02 c0       	rjmp	.+4      	; 0xeae <initToggleSwitchLED+0x11e>
     eaa:	88 0f       	add	r24, r24
     eac:	99 1f       	adc	r25, r25
     eae:	0a 94       	dec	r0
     eb0:	e2 f7       	brpl	.-8      	; 0xeaa <initToggleSwitchLED+0x11a>
     eb2:	82 2b       	or	r24, r18
     eb4:	80 83       	st	Z, r24
	break;
     eb6:	08 95       	ret
	case 'J':
	DDRJ |= (1 << pin_);
     eb8:	e4 e0       	ldi	r30, 0x04	; 4
     eba:	f1 e0       	ldi	r31, 0x01	; 1
     ebc:	20 81       	ld	r18, Z
     ebe:	81 e0       	ldi	r24, 0x01	; 1
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     ec6:	02 c0       	rjmp	.+4      	; 0xecc <initToggleSwitchLED+0x13c>
     ec8:	88 0f       	add	r24, r24
     eca:	99 1f       	adc	r25, r25
     ecc:	0a 94       	dec	r0
     ece:	e2 f7       	brpl	.-8      	; 0xec8 <initToggleSwitchLED+0x138>
     ed0:	82 2b       	or	r24, r18
     ed2:	80 83       	st	Z, r24
	break;
     ed4:	08 95       	ret
	case 'K':
	DDRK |= (1 << pin_);
     ed6:	e7 e0       	ldi	r30, 0x07	; 7
     ed8:	f1 e0       	ldi	r31, 0x01	; 1
     eda:	20 81       	ld	r18, Z
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     ee4:	02 c0       	rjmp	.+4      	; 0xeea <initToggleSwitchLED+0x15a>
     ee6:	88 0f       	add	r24, r24
     ee8:	99 1f       	adc	r25, r25
     eea:	0a 94       	dec	r0
     eec:	e2 f7       	brpl	.-8      	; 0xee6 <initToggleSwitchLED+0x156>
     eee:	82 2b       	or	r24, r18
     ef0:	80 83       	st	Z, r24
	break;
     ef2:	08 95       	ret
	case 'L':
	DDRL |= (1 << pin_);
     ef4:	ea e0       	ldi	r30, 0x0A	; 10
     ef6:	f1 e0       	ldi	r31, 0x01	; 1
     ef8:	20 81       	ld	r18, Z
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <initToggleSwitchLED+0x178>
     f04:	88 0f       	add	r24, r24
     f06:	99 1f       	adc	r25, r25
     f08:	0a 94       	dec	r0
     f0a:	e2 f7       	brpl	.-8      	; 0xf04 <initToggleSwitchLED+0x174>
     f0c:	82 2b       	or	r24, r18
     f0e:	80 83       	st	Z, r24
     f10:	08 95       	ret

00000f12 <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     f12:	28 2f       	mov	r18, r24
	switch (register_)
     f14:	e0 91 1a 02 	lds	r30, 0x021A	; 0x80021a <register_>
     f18:	8e 2f       	mov	r24, r30
     f1a:	90 e0       	ldi	r25, 0x00	; 0
     f1c:	fc 01       	movw	r30, r24
     f1e:	e1 54       	subi	r30, 0x41	; 65
     f20:	f1 09       	sbc	r31, r1
     f22:	ec 30       	cpi	r30, 0x0C	; 12
     f24:	f1 05       	cpc	r31, r1
     f26:	08 f0       	brcs	.+2      	; 0xf2a <setToggleSwitchLED+0x18>
     f28:	53 c1       	rjmp	.+678    	; 0x11d0 <setToggleSwitchLED+0x2be>
     f2a:	88 27       	eor	r24, r24
     f2c:	e2 55       	subi	r30, 0x52	; 82
     f2e:	ff 4f       	sbci	r31, 0xFF	; 255
     f30:	8f 4f       	sbci	r24, 0xFF	; 255
     f32:	6a c1       	rjmp	.+724    	; 0x1208 <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     f34:	20 33       	cpi	r18, 0x30	; 48
     f36:	71 f4       	brne	.+28     	; 0xf54 <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << pin_);
     f38:	22 b1       	in	r18, 0x02	; 2
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	90 e0       	ldi	r25, 0x00	; 0
     f3e:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f42:	02 c0       	rjmp	.+4      	; 0xf48 <setToggleSwitchLED+0x36>
     f44:	88 0f       	add	r24, r24
     f46:	99 1f       	adc	r25, r25
     f48:	0a 94       	dec	r0
     f4a:	e2 f7       	brpl	.-8      	; 0xf44 <setToggleSwitchLED+0x32>
     f4c:	80 95       	com	r24
     f4e:	82 23       	and	r24, r18
     f50:	82 b9       	out	0x02, r24	; 2
     f52:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << pin_);
     f54:	22 b1       	in	r18, 0x02	; 2
     f56:	81 e0       	ldi	r24, 0x01	; 1
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f5e:	02 c0       	rjmp	.+4      	; 0xf64 <setToggleSwitchLED+0x52>
     f60:	88 0f       	add	r24, r24
     f62:	99 1f       	adc	r25, r25
     f64:	0a 94       	dec	r0
     f66:	e2 f7       	brpl	.-8      	; 0xf60 <setToggleSwitchLED+0x4e>
     f68:	82 2b       	or	r24, r18
     f6a:	82 b9       	out	0x02, r24	; 2
     f6c:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     f6e:	20 33       	cpi	r18, 0x30	; 48
     f70:	71 f4       	brne	.+28     	; 0xf8e <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << pin_);
     f72:	25 b1       	in	r18, 0x05	; 5
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	90 e0       	ldi	r25, 0x00	; 0
     f78:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f7c:	02 c0       	rjmp	.+4      	; 0xf82 <setToggleSwitchLED+0x70>
     f7e:	88 0f       	add	r24, r24
     f80:	99 1f       	adc	r25, r25
     f82:	0a 94       	dec	r0
     f84:	e2 f7       	brpl	.-8      	; 0xf7e <setToggleSwitchLED+0x6c>
     f86:	80 95       	com	r24
     f88:	82 23       	and	r24, r18
     f8a:	85 b9       	out	0x05, r24	; 5
     f8c:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << pin_);
     f8e:	25 b1       	in	r18, 0x05	; 5
     f90:	81 e0       	ldi	r24, 0x01	; 1
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f98:	02 c0       	rjmp	.+4      	; 0xf9e <setToggleSwitchLED+0x8c>
     f9a:	88 0f       	add	r24, r24
     f9c:	99 1f       	adc	r25, r25
     f9e:	0a 94       	dec	r0
     fa0:	e2 f7       	brpl	.-8      	; 0xf9a <setToggleSwitchLED+0x88>
     fa2:	82 2b       	or	r24, r18
     fa4:	85 b9       	out	0x05, r24	; 5
     fa6:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     fa8:	20 33       	cpi	r18, 0x30	; 48
     faa:	71 f4       	brne	.+28     	; 0xfc8 <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << pin_);
     fac:	28 b1       	in	r18, 0x08	; 8
     fae:	81 e0       	ldi	r24, 0x01	; 1
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     fb6:	02 c0       	rjmp	.+4      	; 0xfbc <setToggleSwitchLED+0xaa>
     fb8:	88 0f       	add	r24, r24
     fba:	99 1f       	adc	r25, r25
     fbc:	0a 94       	dec	r0
     fbe:	e2 f7       	brpl	.-8      	; 0xfb8 <setToggleSwitchLED+0xa6>
     fc0:	80 95       	com	r24
     fc2:	82 23       	and	r24, r18
     fc4:	88 b9       	out	0x08, r24	; 8
     fc6:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << pin_);
     fc8:	28 b1       	in	r18, 0x08	; 8
     fca:	81 e0       	ldi	r24, 0x01	; 1
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     fd2:	02 c0       	rjmp	.+4      	; 0xfd8 <setToggleSwitchLED+0xc6>
     fd4:	88 0f       	add	r24, r24
     fd6:	99 1f       	adc	r25, r25
     fd8:	0a 94       	dec	r0
     fda:	e2 f7       	brpl	.-8      	; 0xfd4 <setToggleSwitchLED+0xc2>
     fdc:	82 2b       	or	r24, r18
     fde:	88 b9       	out	0x08, r24	; 8
     fe0:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     fe2:	20 33       	cpi	r18, 0x30	; 48
     fe4:	71 f4       	brne	.+28     	; 0x1002 <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << pin_);
     fe6:	2b b1       	in	r18, 0x0b	; 11
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     ff0:	02 c0       	rjmp	.+4      	; 0xff6 <setToggleSwitchLED+0xe4>
     ff2:	88 0f       	add	r24, r24
     ff4:	99 1f       	adc	r25, r25
     ff6:	0a 94       	dec	r0
     ff8:	e2 f7       	brpl	.-8      	; 0xff2 <setToggleSwitchLED+0xe0>
     ffa:	80 95       	com	r24
     ffc:	82 23       	and	r24, r18
     ffe:	8b b9       	out	0x0b, r24	; 11
    1000:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << pin_);
    1002:	2b b1       	in	r18, 0x0b	; 11
    1004:	81 e0       	ldi	r24, 0x01	; 1
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    100c:	02 c0       	rjmp	.+4      	; 0x1012 <setToggleSwitchLED+0x100>
    100e:	88 0f       	add	r24, r24
    1010:	99 1f       	adc	r25, r25
    1012:	0a 94       	dec	r0
    1014:	e2 f7       	brpl	.-8      	; 0x100e <setToggleSwitchLED+0xfc>
    1016:	82 2b       	or	r24, r18
    1018:	8b b9       	out	0x0b, r24	; 11
    101a:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
    101c:	20 33       	cpi	r18, 0x30	; 48
    101e:	71 f4       	brne	.+28     	; 0x103c <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << pin_);
    1020:	2e b1       	in	r18, 0x0e	; 14
    1022:	81 e0       	ldi	r24, 0x01	; 1
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    102a:	02 c0       	rjmp	.+4      	; 0x1030 <setToggleSwitchLED+0x11e>
    102c:	88 0f       	add	r24, r24
    102e:	99 1f       	adc	r25, r25
    1030:	0a 94       	dec	r0
    1032:	e2 f7       	brpl	.-8      	; 0x102c <setToggleSwitchLED+0x11a>
    1034:	80 95       	com	r24
    1036:	82 23       	and	r24, r18
    1038:	8e b9       	out	0x0e, r24	; 14
    103a:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << pin_);
    103c:	2e b1       	in	r18, 0x0e	; 14
    103e:	81 e0       	ldi	r24, 0x01	; 1
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    1046:	02 c0       	rjmp	.+4      	; 0x104c <setToggleSwitchLED+0x13a>
    1048:	88 0f       	add	r24, r24
    104a:	99 1f       	adc	r25, r25
    104c:	0a 94       	dec	r0
    104e:	e2 f7       	brpl	.-8      	; 0x1048 <setToggleSwitchLED+0x136>
    1050:	82 2b       	or	r24, r18
    1052:	8e b9       	out	0x0e, r24	; 14
    1054:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
    1056:	20 33       	cpi	r18, 0x30	; 48
    1058:	71 f4       	brne	.+28     	; 0x1076 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << pin_);
    105a:	21 b3       	in	r18, 0x11	; 17
    105c:	81 e0       	ldi	r24, 0x01	; 1
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    1064:	02 c0       	rjmp	.+4      	; 0x106a <setToggleSwitchLED+0x158>
    1066:	88 0f       	add	r24, r24
    1068:	99 1f       	adc	r25, r25
    106a:	0a 94       	dec	r0
    106c:	e2 f7       	brpl	.-8      	; 0x1066 <setToggleSwitchLED+0x154>
    106e:	80 95       	com	r24
    1070:	82 23       	and	r24, r18
    1072:	81 bb       	out	0x11, r24	; 17
    1074:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << pin_);
    1076:	21 b3       	in	r18, 0x11	; 17
    1078:	81 e0       	ldi	r24, 0x01	; 1
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    1080:	02 c0       	rjmp	.+4      	; 0x1086 <setToggleSwitchLED+0x174>
    1082:	88 0f       	add	r24, r24
    1084:	99 1f       	adc	r25, r25
    1086:	0a 94       	dec	r0
    1088:	e2 f7       	brpl	.-8      	; 0x1082 <setToggleSwitchLED+0x170>
    108a:	82 2b       	or	r24, r18
    108c:	81 bb       	out	0x11, r24	; 17
    108e:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
    1090:	20 33       	cpi	r18, 0x30	; 48
    1092:	71 f4       	brne	.+28     	; 0x10b0 <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << pin_);
    1094:	24 b3       	in	r18, 0x14	; 20
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    109e:	02 c0       	rjmp	.+4      	; 0x10a4 <setToggleSwitchLED+0x192>
    10a0:	88 0f       	add	r24, r24
    10a2:	99 1f       	adc	r25, r25
    10a4:	0a 94       	dec	r0
    10a6:	e2 f7       	brpl	.-8      	; 0x10a0 <setToggleSwitchLED+0x18e>
    10a8:	80 95       	com	r24
    10aa:	82 23       	and	r24, r18
    10ac:	84 bb       	out	0x14, r24	; 20
    10ae:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << pin_);
    10b0:	24 b3       	in	r18, 0x14	; 20
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    10ba:	02 c0       	rjmp	.+4      	; 0x10c0 <setToggleSwitchLED+0x1ae>
    10bc:	88 0f       	add	r24, r24
    10be:	99 1f       	adc	r25, r25
    10c0:	0a 94       	dec	r0
    10c2:	e2 f7       	brpl	.-8      	; 0x10bc <setToggleSwitchLED+0x1aa>
    10c4:	82 2b       	or	r24, r18
    10c6:	84 bb       	out	0x14, r24	; 20
    10c8:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
    10ca:	20 33       	cpi	r18, 0x30	; 48
    10cc:	81 f4       	brne	.+32     	; 0x10ee <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << pin_);
    10ce:	e2 e0       	ldi	r30, 0x02	; 2
    10d0:	f1 e0       	ldi	r31, 0x01	; 1
    10d2:	20 81       	ld	r18, Z
    10d4:	81 e0       	ldi	r24, 0x01	; 1
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    10dc:	02 c0       	rjmp	.+4      	; 0x10e2 <setToggleSwitchLED+0x1d0>
    10de:	88 0f       	add	r24, r24
    10e0:	99 1f       	adc	r25, r25
    10e2:	0a 94       	dec	r0
    10e4:	e2 f7       	brpl	.-8      	; 0x10de <setToggleSwitchLED+0x1cc>
    10e6:	80 95       	com	r24
    10e8:	82 23       	and	r24, r18
    10ea:	80 83       	st	Z, r24
    10ec:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << pin_);
    10ee:	e2 e0       	ldi	r30, 0x02	; 2
    10f0:	f1 e0       	ldi	r31, 0x01	; 1
    10f2:	20 81       	ld	r18, Z
    10f4:	81 e0       	ldi	r24, 0x01	; 1
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    10fc:	02 c0       	rjmp	.+4      	; 0x1102 <setToggleSwitchLED+0x1f0>
    10fe:	88 0f       	add	r24, r24
    1100:	99 1f       	adc	r25, r25
    1102:	0a 94       	dec	r0
    1104:	e2 f7       	brpl	.-8      	; 0x10fe <setToggleSwitchLED+0x1ec>
    1106:	82 2b       	or	r24, r18
    1108:	80 83       	st	Z, r24
    110a:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    110c:	20 33       	cpi	r18, 0x30	; 48
    110e:	81 f4       	brne	.+32     	; 0x1130 <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << pin_);
    1110:	e5 e0       	ldi	r30, 0x05	; 5
    1112:	f1 e0       	ldi	r31, 0x01	; 1
    1114:	20 81       	ld	r18, Z
    1116:	81 e0       	ldi	r24, 0x01	; 1
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    111e:	02 c0       	rjmp	.+4      	; 0x1124 <setToggleSwitchLED+0x212>
    1120:	88 0f       	add	r24, r24
    1122:	99 1f       	adc	r25, r25
    1124:	0a 94       	dec	r0
    1126:	e2 f7       	brpl	.-8      	; 0x1120 <setToggleSwitchLED+0x20e>
    1128:	80 95       	com	r24
    112a:	82 23       	and	r24, r18
    112c:	80 83       	st	Z, r24
    112e:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << pin_);
    1130:	e5 e0       	ldi	r30, 0x05	; 5
    1132:	f1 e0       	ldi	r31, 0x01	; 1
    1134:	20 81       	ld	r18, Z
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    113e:	02 c0       	rjmp	.+4      	; 0x1144 <setToggleSwitchLED+0x232>
    1140:	88 0f       	add	r24, r24
    1142:	99 1f       	adc	r25, r25
    1144:	0a 94       	dec	r0
    1146:	e2 f7       	brpl	.-8      	; 0x1140 <setToggleSwitchLED+0x22e>
    1148:	82 2b       	or	r24, r18
    114a:	80 83       	st	Z, r24
    114c:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    114e:	20 33       	cpi	r18, 0x30	; 48
    1150:	81 f4       	brne	.+32     	; 0x1172 <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << pin_);
    1152:	e8 e0       	ldi	r30, 0x08	; 8
    1154:	f1 e0       	ldi	r31, 0x01	; 1
    1156:	20 81       	ld	r18, Z
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    1160:	02 c0       	rjmp	.+4      	; 0x1166 <setToggleSwitchLED+0x254>
    1162:	88 0f       	add	r24, r24
    1164:	99 1f       	adc	r25, r25
    1166:	0a 94       	dec	r0
    1168:	e2 f7       	brpl	.-8      	; 0x1162 <setToggleSwitchLED+0x250>
    116a:	80 95       	com	r24
    116c:	82 23       	and	r24, r18
    116e:	80 83       	st	Z, r24
    1170:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << pin_);
    1172:	e8 e0       	ldi	r30, 0x08	; 8
    1174:	f1 e0       	ldi	r31, 0x01	; 1
    1176:	20 81       	ld	r18, Z
    1178:	81 e0       	ldi	r24, 0x01	; 1
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    1180:	02 c0       	rjmp	.+4      	; 0x1186 <setToggleSwitchLED+0x274>
    1182:	88 0f       	add	r24, r24
    1184:	99 1f       	adc	r25, r25
    1186:	0a 94       	dec	r0
    1188:	e2 f7       	brpl	.-8      	; 0x1182 <setToggleSwitchLED+0x270>
    118a:	82 2b       	or	r24, r18
    118c:	80 83       	st	Z, r24
    118e:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    1190:	20 33       	cpi	r18, 0x30	; 48
    1192:	81 f4       	brne	.+32     	; 0x11b4 <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << pin_);
    1194:	eb e0       	ldi	r30, 0x0B	; 11
    1196:	f1 e0       	ldi	r31, 0x01	; 1
    1198:	20 81       	ld	r18, Z
    119a:	81 e0       	ldi	r24, 0x01	; 1
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    11a2:	02 c0       	rjmp	.+4      	; 0x11a8 <setToggleSwitchLED+0x296>
    11a4:	88 0f       	add	r24, r24
    11a6:	99 1f       	adc	r25, r25
    11a8:	0a 94       	dec	r0
    11aa:	e2 f7       	brpl	.-8      	; 0x11a4 <setToggleSwitchLED+0x292>
    11ac:	80 95       	com	r24
    11ae:	82 23       	and	r24, r18
    11b0:	80 83       	st	Z, r24
    11b2:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << pin_);
    11b4:	eb e0       	ldi	r30, 0x0B	; 11
    11b6:	f1 e0       	ldi	r31, 0x01	; 1
    11b8:	20 81       	ld	r18, Z
    11ba:	81 e0       	ldi	r24, 0x01	; 1
    11bc:	90 e0       	ldi	r25, 0x00	; 0
    11be:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    11c2:	02 c0       	rjmp	.+4      	; 0x11c8 <setToggleSwitchLED+0x2b6>
    11c4:	88 0f       	add	r24, r24
    11c6:	99 1f       	adc	r25, r25
    11c8:	0a 94       	dec	r0
    11ca:	e2 f7       	brpl	.-8      	; 0x11c4 <setToggleSwitchLED+0x2b2>
    11cc:	82 2b       	or	r24, r18
    11ce:	80 83       	st	Z, r24
    11d0:	08 95       	ret

000011d2 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    11d2:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    11d4:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    11d6:	83 e0       	ldi	r24, 0x03	; 3
    11d8:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    11dc:	e8 9a       	sbi	0x1d, 0	; 29
    11de:	08 95       	ret

000011e0 <__vector_1>:
	 //------------------------------------//
 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
    11e0:	1f 92       	push	r1
    11e2:	0f 92       	push	r0
    11e4:	0f b6       	in	r0, 0x3f	; 63
    11e6:	0f 92       	push	r0
    11e8:	11 24       	eor	r1, r1
    11ea:	8f 93       	push	r24
    11ec:	9f 93       	push	r25
	 ZCDetected_ = 1;
    11ee:	81 e0       	ldi	r24, 0x01	; 1
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	90 93 20 02 	sts	0x0220, r25	; 0x800220 <ZCDetected_+0x1>
    11f6:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <ZCDetected_>
    11fa:	9f 91       	pop	r25
    11fc:	8f 91       	pop	r24
    11fe:	0f 90       	pop	r0
    1200:	0f be       	out	0x3f, r0	; 63
    1202:	0f 90       	pop	r0
    1204:	1f 90       	pop	r1
    1206:	18 95       	reti

00001208 <__tablejump2__>:
    1208:	ee 0f       	add	r30, r30
    120a:	ff 1f       	adc	r31, r31
    120c:	88 1f       	adc	r24, r24
    120e:	8b bf       	out	0x3b, r24	; 59
    1210:	07 90       	elpm	r0, Z+
    1212:	f6 91       	elpm	r31, Z
    1214:	e0 2d       	mov	r30, r0
    1216:	19 94       	eijmp

00001218 <calloc>:
    1218:	0f 93       	push	r16
    121a:	1f 93       	push	r17
    121c:	cf 93       	push	r28
    121e:	df 93       	push	r29
    1220:	86 9f       	mul	r24, r22
    1222:	80 01       	movw	r16, r0
    1224:	87 9f       	mul	r24, r23
    1226:	10 0d       	add	r17, r0
    1228:	96 9f       	mul	r25, r22
    122a:	10 0d       	add	r17, r0
    122c:	11 24       	eor	r1, r1
    122e:	c8 01       	movw	r24, r16
    1230:	0d d0       	rcall	.+26     	; 0x124c <malloc>
    1232:	ec 01       	movw	r28, r24
    1234:	00 97       	sbiw	r24, 0x00	; 0
    1236:	21 f0       	breq	.+8      	; 0x1240 <calloc+0x28>
    1238:	a8 01       	movw	r20, r16
    123a:	60 e0       	ldi	r22, 0x00	; 0
    123c:	70 e0       	ldi	r23, 0x00	; 0
    123e:	27 d1       	rcall	.+590    	; 0x148e <memset>
    1240:	ce 01       	movw	r24, r28
    1242:	df 91       	pop	r29
    1244:	cf 91       	pop	r28
    1246:	1f 91       	pop	r17
    1248:	0f 91       	pop	r16
    124a:	08 95       	ret

0000124c <malloc>:
    124c:	0f 93       	push	r16
    124e:	1f 93       	push	r17
    1250:	cf 93       	push	r28
    1252:	df 93       	push	r29
    1254:	82 30       	cpi	r24, 0x02	; 2
    1256:	91 05       	cpc	r25, r1
    1258:	10 f4       	brcc	.+4      	; 0x125e <malloc+0x12>
    125a:	82 e0       	ldi	r24, 0x02	; 2
    125c:	90 e0       	ldi	r25, 0x00	; 0
    125e:	e0 91 26 02 	lds	r30, 0x0226	; 0x800226 <__flp>
    1262:	f0 91 27 02 	lds	r31, 0x0227	; 0x800227 <__flp+0x1>
    1266:	20 e0       	ldi	r18, 0x00	; 0
    1268:	30 e0       	ldi	r19, 0x00	; 0
    126a:	a0 e0       	ldi	r26, 0x00	; 0
    126c:	b0 e0       	ldi	r27, 0x00	; 0
    126e:	30 97       	sbiw	r30, 0x00	; 0
    1270:	19 f1       	breq	.+70     	; 0x12b8 <malloc+0x6c>
    1272:	40 81       	ld	r20, Z
    1274:	51 81       	ldd	r21, Z+1	; 0x01
    1276:	02 81       	ldd	r16, Z+2	; 0x02
    1278:	13 81       	ldd	r17, Z+3	; 0x03
    127a:	48 17       	cp	r20, r24
    127c:	59 07       	cpc	r21, r25
    127e:	c8 f0       	brcs	.+50     	; 0x12b2 <malloc+0x66>
    1280:	84 17       	cp	r24, r20
    1282:	95 07       	cpc	r25, r21
    1284:	69 f4       	brne	.+26     	; 0x12a0 <malloc+0x54>
    1286:	10 97       	sbiw	r26, 0x00	; 0
    1288:	31 f0       	breq	.+12     	; 0x1296 <malloc+0x4a>
    128a:	12 96       	adiw	r26, 0x02	; 2
    128c:	0c 93       	st	X, r16
    128e:	12 97       	sbiw	r26, 0x02	; 2
    1290:	13 96       	adiw	r26, 0x03	; 3
    1292:	1c 93       	st	X, r17
    1294:	27 c0       	rjmp	.+78     	; 0x12e4 <malloc+0x98>
    1296:	00 93 26 02 	sts	0x0226, r16	; 0x800226 <__flp>
    129a:	10 93 27 02 	sts	0x0227, r17	; 0x800227 <__flp+0x1>
    129e:	22 c0       	rjmp	.+68     	; 0x12e4 <malloc+0x98>
    12a0:	21 15       	cp	r18, r1
    12a2:	31 05       	cpc	r19, r1
    12a4:	19 f0       	breq	.+6      	; 0x12ac <malloc+0x60>
    12a6:	42 17       	cp	r20, r18
    12a8:	53 07       	cpc	r21, r19
    12aa:	18 f4       	brcc	.+6      	; 0x12b2 <malloc+0x66>
    12ac:	9a 01       	movw	r18, r20
    12ae:	bd 01       	movw	r22, r26
    12b0:	ef 01       	movw	r28, r30
    12b2:	df 01       	movw	r26, r30
    12b4:	f8 01       	movw	r30, r16
    12b6:	db cf       	rjmp	.-74     	; 0x126e <malloc+0x22>
    12b8:	21 15       	cp	r18, r1
    12ba:	31 05       	cpc	r19, r1
    12bc:	f9 f0       	breq	.+62     	; 0x12fc <malloc+0xb0>
    12be:	28 1b       	sub	r18, r24
    12c0:	39 0b       	sbc	r19, r25
    12c2:	24 30       	cpi	r18, 0x04	; 4
    12c4:	31 05       	cpc	r19, r1
    12c6:	80 f4       	brcc	.+32     	; 0x12e8 <malloc+0x9c>
    12c8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ca:	9b 81       	ldd	r25, Y+3	; 0x03
    12cc:	61 15       	cp	r22, r1
    12ce:	71 05       	cpc	r23, r1
    12d0:	21 f0       	breq	.+8      	; 0x12da <malloc+0x8e>
    12d2:	fb 01       	movw	r30, r22
    12d4:	93 83       	std	Z+3, r25	; 0x03
    12d6:	82 83       	std	Z+2, r24	; 0x02
    12d8:	04 c0       	rjmp	.+8      	; 0x12e2 <malloc+0x96>
    12da:	90 93 27 02 	sts	0x0227, r25	; 0x800227 <__flp+0x1>
    12de:	80 93 26 02 	sts	0x0226, r24	; 0x800226 <__flp>
    12e2:	fe 01       	movw	r30, r28
    12e4:	32 96       	adiw	r30, 0x02	; 2
    12e6:	44 c0       	rjmp	.+136    	; 0x1370 <malloc+0x124>
    12e8:	fe 01       	movw	r30, r28
    12ea:	e2 0f       	add	r30, r18
    12ec:	f3 1f       	adc	r31, r19
    12ee:	81 93       	st	Z+, r24
    12f0:	91 93       	st	Z+, r25
    12f2:	22 50       	subi	r18, 0x02	; 2
    12f4:	31 09       	sbc	r19, r1
    12f6:	39 83       	std	Y+1, r19	; 0x01
    12f8:	28 83       	st	Y, r18
    12fa:	3a c0       	rjmp	.+116    	; 0x1370 <malloc+0x124>
    12fc:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    1300:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    1304:	23 2b       	or	r18, r19
    1306:	41 f4       	brne	.+16     	; 0x1318 <malloc+0xcc>
    1308:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    130c:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1310:	30 93 25 02 	sts	0x0225, r19	; 0x800225 <__brkval+0x1>
    1314:	20 93 24 02 	sts	0x0224, r18	; 0x800224 <__brkval>
    1318:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    131c:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1320:	21 15       	cp	r18, r1
    1322:	31 05       	cpc	r19, r1
    1324:	41 f4       	brne	.+16     	; 0x1336 <malloc+0xea>
    1326:	2d b7       	in	r18, 0x3d	; 61
    1328:	3e b7       	in	r19, 0x3e	; 62
    132a:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    132e:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1332:	24 1b       	sub	r18, r20
    1334:	35 0b       	sbc	r19, r21
    1336:	e0 91 24 02 	lds	r30, 0x0224	; 0x800224 <__brkval>
    133a:	f0 91 25 02 	lds	r31, 0x0225	; 0x800225 <__brkval+0x1>
    133e:	e2 17       	cp	r30, r18
    1340:	f3 07       	cpc	r31, r19
    1342:	a0 f4       	brcc	.+40     	; 0x136c <malloc+0x120>
    1344:	2e 1b       	sub	r18, r30
    1346:	3f 0b       	sbc	r19, r31
    1348:	28 17       	cp	r18, r24
    134a:	39 07       	cpc	r19, r25
    134c:	78 f0       	brcs	.+30     	; 0x136c <malloc+0x120>
    134e:	ac 01       	movw	r20, r24
    1350:	4e 5f       	subi	r20, 0xFE	; 254
    1352:	5f 4f       	sbci	r21, 0xFF	; 255
    1354:	24 17       	cp	r18, r20
    1356:	35 07       	cpc	r19, r21
    1358:	48 f0       	brcs	.+18     	; 0x136c <malloc+0x120>
    135a:	4e 0f       	add	r20, r30
    135c:	5f 1f       	adc	r21, r31
    135e:	50 93 25 02 	sts	0x0225, r21	; 0x800225 <__brkval+0x1>
    1362:	40 93 24 02 	sts	0x0224, r20	; 0x800224 <__brkval>
    1366:	81 93       	st	Z+, r24
    1368:	91 93       	st	Z+, r25
    136a:	02 c0       	rjmp	.+4      	; 0x1370 <malloc+0x124>
    136c:	e0 e0       	ldi	r30, 0x00	; 0
    136e:	f0 e0       	ldi	r31, 0x00	; 0
    1370:	cf 01       	movw	r24, r30
    1372:	df 91       	pop	r29
    1374:	cf 91       	pop	r28
    1376:	1f 91       	pop	r17
    1378:	0f 91       	pop	r16
    137a:	08 95       	ret

0000137c <free>:
    137c:	cf 93       	push	r28
    137e:	df 93       	push	r29
    1380:	00 97       	sbiw	r24, 0x00	; 0
    1382:	09 f4       	brne	.+2      	; 0x1386 <free+0xa>
    1384:	81 c0       	rjmp	.+258    	; 0x1488 <free+0x10c>
    1386:	fc 01       	movw	r30, r24
    1388:	32 97       	sbiw	r30, 0x02	; 2
    138a:	13 82       	std	Z+3, r1	; 0x03
    138c:	12 82       	std	Z+2, r1	; 0x02
    138e:	a0 91 26 02 	lds	r26, 0x0226	; 0x800226 <__flp>
    1392:	b0 91 27 02 	lds	r27, 0x0227	; 0x800227 <__flp+0x1>
    1396:	10 97       	sbiw	r26, 0x00	; 0
    1398:	81 f4       	brne	.+32     	; 0x13ba <free+0x3e>
    139a:	20 81       	ld	r18, Z
    139c:	31 81       	ldd	r19, Z+1	; 0x01
    139e:	82 0f       	add	r24, r18
    13a0:	93 1f       	adc	r25, r19
    13a2:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    13a6:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    13aa:	28 17       	cp	r18, r24
    13ac:	39 07       	cpc	r19, r25
    13ae:	51 f5       	brne	.+84     	; 0x1404 <free+0x88>
    13b0:	f0 93 25 02 	sts	0x0225, r31	; 0x800225 <__brkval+0x1>
    13b4:	e0 93 24 02 	sts	0x0224, r30	; 0x800224 <__brkval>
    13b8:	67 c0       	rjmp	.+206    	; 0x1488 <free+0x10c>
    13ba:	ed 01       	movw	r28, r26
    13bc:	20 e0       	ldi	r18, 0x00	; 0
    13be:	30 e0       	ldi	r19, 0x00	; 0
    13c0:	ce 17       	cp	r28, r30
    13c2:	df 07       	cpc	r29, r31
    13c4:	40 f4       	brcc	.+16     	; 0x13d6 <free+0x5a>
    13c6:	4a 81       	ldd	r20, Y+2	; 0x02
    13c8:	5b 81       	ldd	r21, Y+3	; 0x03
    13ca:	9e 01       	movw	r18, r28
    13cc:	41 15       	cp	r20, r1
    13ce:	51 05       	cpc	r21, r1
    13d0:	f1 f0       	breq	.+60     	; 0x140e <free+0x92>
    13d2:	ea 01       	movw	r28, r20
    13d4:	f5 cf       	rjmp	.-22     	; 0x13c0 <free+0x44>
    13d6:	d3 83       	std	Z+3, r29	; 0x03
    13d8:	c2 83       	std	Z+2, r28	; 0x02
    13da:	40 81       	ld	r20, Z
    13dc:	51 81       	ldd	r21, Z+1	; 0x01
    13de:	84 0f       	add	r24, r20
    13e0:	95 1f       	adc	r25, r21
    13e2:	c8 17       	cp	r28, r24
    13e4:	d9 07       	cpc	r29, r25
    13e6:	59 f4       	brne	.+22     	; 0x13fe <free+0x82>
    13e8:	88 81       	ld	r24, Y
    13ea:	99 81       	ldd	r25, Y+1	; 0x01
    13ec:	84 0f       	add	r24, r20
    13ee:	95 1f       	adc	r25, r21
    13f0:	02 96       	adiw	r24, 0x02	; 2
    13f2:	91 83       	std	Z+1, r25	; 0x01
    13f4:	80 83       	st	Z, r24
    13f6:	8a 81       	ldd	r24, Y+2	; 0x02
    13f8:	9b 81       	ldd	r25, Y+3	; 0x03
    13fa:	93 83       	std	Z+3, r25	; 0x03
    13fc:	82 83       	std	Z+2, r24	; 0x02
    13fe:	21 15       	cp	r18, r1
    1400:	31 05       	cpc	r19, r1
    1402:	29 f4       	brne	.+10     	; 0x140e <free+0x92>
    1404:	f0 93 27 02 	sts	0x0227, r31	; 0x800227 <__flp+0x1>
    1408:	e0 93 26 02 	sts	0x0226, r30	; 0x800226 <__flp>
    140c:	3d c0       	rjmp	.+122    	; 0x1488 <free+0x10c>
    140e:	e9 01       	movw	r28, r18
    1410:	fb 83       	std	Y+3, r31	; 0x03
    1412:	ea 83       	std	Y+2, r30	; 0x02
    1414:	49 91       	ld	r20, Y+
    1416:	59 91       	ld	r21, Y+
    1418:	c4 0f       	add	r28, r20
    141a:	d5 1f       	adc	r29, r21
    141c:	ec 17       	cp	r30, r28
    141e:	fd 07       	cpc	r31, r29
    1420:	61 f4       	brne	.+24     	; 0x143a <free+0xbe>
    1422:	80 81       	ld	r24, Z
    1424:	91 81       	ldd	r25, Z+1	; 0x01
    1426:	84 0f       	add	r24, r20
    1428:	95 1f       	adc	r25, r21
    142a:	02 96       	adiw	r24, 0x02	; 2
    142c:	e9 01       	movw	r28, r18
    142e:	99 83       	std	Y+1, r25	; 0x01
    1430:	88 83       	st	Y, r24
    1432:	82 81       	ldd	r24, Z+2	; 0x02
    1434:	93 81       	ldd	r25, Z+3	; 0x03
    1436:	9b 83       	std	Y+3, r25	; 0x03
    1438:	8a 83       	std	Y+2, r24	; 0x02
    143a:	e0 e0       	ldi	r30, 0x00	; 0
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	12 96       	adiw	r26, 0x02	; 2
    1440:	8d 91       	ld	r24, X+
    1442:	9c 91       	ld	r25, X
    1444:	13 97       	sbiw	r26, 0x03	; 3
    1446:	00 97       	sbiw	r24, 0x00	; 0
    1448:	19 f0       	breq	.+6      	; 0x1450 <free+0xd4>
    144a:	fd 01       	movw	r30, r26
    144c:	dc 01       	movw	r26, r24
    144e:	f7 cf       	rjmp	.-18     	; 0x143e <free+0xc2>
    1450:	8d 91       	ld	r24, X+
    1452:	9c 91       	ld	r25, X
    1454:	11 97       	sbiw	r26, 0x01	; 1
    1456:	9d 01       	movw	r18, r26
    1458:	2e 5f       	subi	r18, 0xFE	; 254
    145a:	3f 4f       	sbci	r19, 0xFF	; 255
    145c:	82 0f       	add	r24, r18
    145e:	93 1f       	adc	r25, r19
    1460:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    1464:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    1468:	28 17       	cp	r18, r24
    146a:	39 07       	cpc	r19, r25
    146c:	69 f4       	brne	.+26     	; 0x1488 <free+0x10c>
    146e:	30 97       	sbiw	r30, 0x00	; 0
    1470:	29 f4       	brne	.+10     	; 0x147c <free+0x100>
    1472:	10 92 27 02 	sts	0x0227, r1	; 0x800227 <__flp+0x1>
    1476:	10 92 26 02 	sts	0x0226, r1	; 0x800226 <__flp>
    147a:	02 c0       	rjmp	.+4      	; 0x1480 <free+0x104>
    147c:	13 82       	std	Z+3, r1	; 0x03
    147e:	12 82       	std	Z+2, r1	; 0x02
    1480:	b0 93 25 02 	sts	0x0225, r27	; 0x800225 <__brkval+0x1>
    1484:	a0 93 24 02 	sts	0x0224, r26	; 0x800224 <__brkval>
    1488:	df 91       	pop	r29
    148a:	cf 91       	pop	r28
    148c:	08 95       	ret

0000148e <memset>:
    148e:	dc 01       	movw	r26, r24
    1490:	01 c0       	rjmp	.+2      	; 0x1494 <memset+0x6>
    1492:	6d 93       	st	X+, r22
    1494:	41 50       	subi	r20, 0x01	; 1
    1496:	50 40       	sbci	r21, 0x00	; 0
    1498:	e0 f7       	brcc	.-8      	; 0x1492 <memset+0x4>
    149a:	08 95       	ret

0000149c <_exit>:
    149c:	f8 94       	cli

0000149e <__stop_program>:
    149e:	ff cf       	rjmp	.-2      	; 0x149e <__stop_program>
