{"result": {"query": ":facetid:toc:\"db/conf/hotchips/hotchips2016.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "202.62"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "49", "@dc": "49", "@oc": "49", "@id": "40441369", "text": ":facetid:toc:db/conf/hotchips/hotchips2016.bht"}}, "hits": {"@total": "49", "@computed": "49", "@sent": "49", "@first": "0", "hit": [{"@score": "1", "@id": "2868307", "info": {"authors": {"author": [{"@pid": "48/6409", "text": "Kathirgamar Aingaran"}, {"@pid": "18/11263", "text": "Sumti Jairath"}, {"@pid": "37/5950", "text": "David Lutz"}]}, "title": "Software in Silicon in the Oracle SPARC M7 processor.", "venue": "Hot Chips Symposium", "pages": "1-31", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/AingaranJL16", "doi": "10.1109/HOTCHIPS.2016.7936220", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936220", "url": "https://dblp.org/rec/conf/hotchips/AingaranJL16"}, "url": "URL#2868307"}, {"@score": "1", "@id": "2868308", "info": {"authors": {"author": [{"@pid": "184/9852", "text": "Ittai Anati"}, {"@pid": "74/5591", "text": "David Blythe"}, {"@pid": "144/1684", "text": "Jack Doweck"}, {"@pid": "16/3631", "text": "Hong Jiang"}, {"@pid": "67/1664", "text": "Wen-Fu Kao"}, {"@pid": "200/5331", "text": "Julius Mandelblat"}, {"@pid": "72/2991", "text": "Lihu Rappoport"}, {"@pid": "51/7846", "text": "Efraim Rotem"}, {"@pid": "147/5059", "text": "Ahmad Yasin"}]}, "title": "Inside 6th gen Intel\u00ae Core\u2122: New microarchitecture code named skylake.", "venue": "Hot Chips Symposium", "pages": "1-39", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/AnatiBDJKMRRY16", "doi": "10.1109/HOTCHIPS.2016.7936222", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936222", "url": "https://dblp.org/rec/conf/hotchips/AnatiBDJKMRRY16"}, "url": "URL#2868308"}, {"@score": "1", "@id": "2868309", "info": {"authors": {"author": {"@pid": "208/8221", "text": "Peter Barry"}}, "title": "Design and development of a an ultra-low power Intel architecture MCU class SoCs.", "venue": "Hot Chips Symposium", "pages": "1-29", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Barry16", "doi": "10.1109/HOTCHIPS.2016.7936206", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936206", "url": "https://dblp.org/rec/conf/hotchips/Barry16"}, "url": "URL#2868309"}, {"@score": "1", "@id": "2868310", "info": {"authors": {"author": [{"@pid": "129/2035", "text": "Brent Bohnenstiehl"}, {"@pid": "124/6779", "text": "Aaron Stillmaker"}, {"@pid": "161/8837", "text": "Jon J. Pimentel"}, {"@pid": "186/1208", "text": "Timothy Andreas"}, {"@pid": "35/837-37", "text": "Bin Liu 0037"}, {"@pid": "87/3231", "text": "Anh Tran"}, {"@pid": "186/1133", "text": "Emmanuel Adeagbo"}, {"@pid": "22/1108", "text": "Bevan M. Baas"}]}, "title": "KiloCore: A 32 nm 1000-processor array.", "venue": "Hot Chips Symposium", "pages": "1-23", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/BohnenstiehlSPA16", "doi": "10.1109/HOTCHIPS.2016.7936218", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936218", "url": "https://dblp.org/rec/conf/hotchips/BohnenstiehlSPA16"}, "url": "URL#2868310"}, {"@score": "1", "@id": "2868311", "info": {"authors": {"author": [{"@pid": "314/0439", "text": "L\u00e9onie Buckley"}, {"@pid": "182/5400", "text": "Sam Caulfield"}, {"@pid": "76/3181", "text": "David Moloney"}]}, "title": "MvEcho - acoustic response modelling for auralisation.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/BuckleyCM16", "doi": "10.1109/HOTCHIPS.2016.7936238", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936238", "url": "https://dblp.org/rec/conf/hotchips/BuckleyCM16"}, "url": "URL#2868311"}, {"@score": "1", "@id": "2868312", "info": {"authors": {"author": [{"@pid": "314/0439", "text": "L\u00e9onie Buckley"}, {"@pid": "182/5400", "text": "Sam Caulfield"}, {"@pid": "76/3181", "text": "David Moloney"}]}, "title": "MvEcho.", "venue": "Hot Chips Symposium", "pages": "1-6", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/BuckleyCM16a", "doi": "10.1109/HOTCHIPS.2016.7936239", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936239", "url": "https://dblp.org/rec/conf/hotchips/BuckleyCM16a"}, "url": "URL#2868312"}, {"@score": "1", "@id": "2868313", "info": {"authors": {"author": {"@pid": "34/5767", "text": "Brad Burgess"}}, "title": "Samsung exynos M1 processor.", "venue": "Hot Chips Symposium", "pages": "1-18", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Burgess16", "doi": "10.1109/HOTCHIPS.2016.7936205", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936205", "url": "https://dblp.org/rec/conf/hotchips/Burgess16"}, "url": "URL#2868313"}, {"@score": "1", "@id": "2868314", "info": {"authors": {"author": {"@pid": "175/7670", "text": "Bernd Buxbaum"}}, "title": "VR and AR anytime and everywhere: Contributions of PMD depth sensing to an evolving ecosystem.", "venue": "Hot Chips Symposium", "pages": "1-19", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Buxbaum16", "doi": "10.1109/HOTCHIPS.2016.7936195", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936195", "url": "https://dblp.org/rec/conf/hotchips/Buxbaum16"}, "url": "URL#2868314"}, {"@score": "1", "@id": "2868315", "info": {"authors": {"author": [{"@pid": "88/9322", "text": "Rangeen Basu Roy Chowdhury"}, {"@pid": "180/6660", "text": "Anil K. Kannepalli"}, {"@pid": "87/6036", "text": "Eric Rotenberg"}]}, "title": "AnyCore-1: A comprehensively adaptive 4-way superscalar processor.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/ChowdhuryKR16", "doi": "10.1109/HOTCHIPS.2016.7936237", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936237", "url": "https://dblp.org/rec/conf/hotchips/ChowdhuryKR16"}, "url": "URL#2868315"}, {"@score": "1", "@id": "2868316", "info": {"authors": {"author": {"@pid": "97/5636", "text": "Mike Clark"}}, "title": "A new \u00d786 core architecture for the next generation of computing.", "venue": "Hot Chips Symposium", "pages": "1-19", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Clark16", "doi": "10.1109/HOTCHIPS.2016.7936224", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936224", "url": "https://dblp.org/rec/conf/hotchips/Clark16"}, "url": "URL#2868316"}, {"@score": "1", "@id": "2868317", "info": {"authors": {"author": [{"@pid": "121/1930", "text": "Tamer Dallou"}, {"@pid": "117/3892", "text": "Divino Cesar Soares Lucas"}, {"@pid": "a/GuidoAraujo", "text": "Guido Araujo"}, {"@pid": "208/8224", "text": "Lucas Morais"}, {"@pid": "208/8125", "text": "Eduardo Ferreira Barbosa"}, {"@pid": "42/4902-8", "text": "Michael Frank 0008"}, {"@pid": "142/4519", "text": "Richard Bagley"}, {"@pid": "208/8184", "text": "Raj Sayana"}]}, "title": "Task parallel programming model + hardware acceleration = performance advantage.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/DallouLAMBFBS16", "doi": "10.1109/HOTCHIPS.2016.7936235", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936235", "url": "https://dblp.org/rec/conf/hotchips/DallouLAMBFBS16"}, "url": "URL#2868317"}, {"@score": "1", "@id": "2868318", "info": {"authors": {"author": [{"@pid": "178/3195", "text": "John Danskin"}, {"@pid": "59/10247", "text": "Denis Foley"}]}, "title": "Pascal GPU with NVLink.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/DanskinF16", "doi": "10.1109/HOTCHIPS.2016.7936202", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936202", "url": "https://dblp.org/rec/conf/hotchips/DanskinF16"}, "url": "URL#2868318"}, {"@score": "1", "@id": "2868319", "info": {"authors": {"author": {"@pid": "208/8216", "text": "Jem Davies"}}, "title": "The bifrost GPU architecture and the ARM Mali-G71 GPU.", "venue": "Hot Chips Symposium", "pages": "1-31", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Davies16", "doi": "10.1109/HOTCHIPS.2016.7936201", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936201", "url": "https://dblp.org/rec/conf/hotchips/Davies16"}, "url": "URL#2868319"}, {"@score": "1", "@id": "2868320", "info": {"authors": {"author": {"@pid": "41/9967", "text": "Ivan Dryanovski"}}, "title": "3D reconstruction with tango.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Dryanovski16", "doi": "10.1109/HOTCHIPS.2016.7936198", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936198", "url": "https://dblp.org/rec/conf/hotchips/Dryanovski16"}, "url": "URL#2868320"}, {"@score": "1", "@id": "2868321", "info": {"authors": {"author": {"@pid": "208/8177", "text": "Ben Eckermann"}}, "title": "QORIQ\u00ae LS1012A: Big things in small packages: 64-bit core in a sub-10mm package.", "venue": "Hot Chips Symposium", "pages": "1-9", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Eckermann16", "doi": "10.1109/HOTCHIPS.2016.7936227", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936227", "url": "https://dblp.org/rec/conf/hotchips/Eckermann16"}, "url": "URL#2868321"}, {"@score": "1", "@id": "2868322", "info": {"authors": {"author": [{"@pid": "208/8138", "text": "Greg Efland"}, {"@pid": "96/4111", "text": "Sandip Parikh"}, {"@pid": "127/3210", "text": "Himanshu Sanghavi"}, {"@pid": "208/8136", "text": "Aamir Farooqui"}]}, "title": "High performance DSP for vision, imaging and neural networks.", "venue": "Hot Chips Symposium", "pages": "1-30", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/EflandPSF16", "doi": "10.1109/HOTCHIPS.2016.7936210", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936210", "url": "https://dblp.org/rec/conf/hotchips/EflandPSF16"}, "url": "URL#2868322"}, {"@score": "1", "@id": "2868323", "info": {"authors": {"author": [{"@pid": "161/4716", "text": "Kaiyuan Guo"}, {"@pid": "157/9925", "text": "Lingzhi Sui"}, {"@pid": "175/6226", "text": "Jiantao Qiu"}, {"@pid": "85/7898", "text": "Song Yao"}, {"@pid": "80/806-3", "text": "Song Han 0003"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "From model to FPGA: Software-hardware co-design for efficient neural network acceleration.", "venue": "Hot Chips Symposium", "pages": "1-27", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/GuoSQYHWY16", "doi": "10.1109/HOTCHIPS.2016.7936208", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936208", "url": "https://dblp.org/rec/conf/hotchips/GuoSQYHWY16"}, "url": "URL#2868323"}, {"@score": "1", "@id": "2868324", "info": {"authors": {"author": [{"@pid": "80/806-3", "text": "Song Han 0003"}, {"@pid": "88/10181", "text": "Xingyu Liu"}, {"@pid": "169/9863", "text": "Huizi Mao"}, {"@pid": "131/5127", "text": "Jing Pu"}, {"@pid": "68/8120", "text": "Ardavan Pedram"}, {"@pid": "h/MarkHorowitz", "text": "Mark Horowitz"}, {"@pid": "d/WJDally", "text": "Bill Dally"}]}, "title": "Deep compression and EIE: Efficient inference engine on compressed deep neural network.", "venue": "Hot Chips Symposium", "pages": "1-6", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/HanLMPPHD16", "doi": "10.1109/HOTCHIPS.2016.7936226", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936226", "url": "https://dblp.org/rec/conf/hotchips/HanLMPPHD16"}, "url": "URL#2868324"}, {"@score": "1", "@id": "2868325", "info": {"authors": {"author": {"@pid": "47/6120", "text": "Jin Kim"}}, "title": "The future of graphic and mobile memory for new applications.", "venue": "Hot Chips Symposium", "pages": "1-25", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Kim16", "doi": "10.1109/HOTCHIPS.2016.7936170", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936170", "url": "https://dblp.org/rec/conf/hotchips/Kim16"}, "url": "URL#2868325"}, {"@score": "1", "@id": "2868326", "info": {"authors": {"author": [{"@pid": "122/6099", "text": "Kyuho Jason Lee"}, {"@pid": "127/7680", "text": "Kyeongryeol Bong"}, {"@pid": "132/4398", "text": "Changhyeon Kim"}, {"@pid": "37/2676", "text": "Hoi-Jun Yoo"}]}, "title": "An intelligent ADAS processor with real-time semi-global matching and intention prediction for 720p stereo vision.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/LeeBKY16", "doi": "10.1109/HOTCHIPS.2016.7936225", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936225", "url": "https://dblp.org/rec/conf/hotchips/LeeBKY16"}, "url": "URL#2868326"}, {"@score": "1", "@id": "2868327", "info": {"authors": {"author": [{"@pid": "208/8215", "text": "Tsung-Yao Lin"}, {"@pid": "67/11207", "text": "Ming-Hsien Lee"}, {"@pid": "208/8121", "text": "Loda Chou"}, {"@pid": "176/6150", "text": "Clavin Peng"}, {"@pid": "208/8163", "text": "Jih-Ming Hsu"}, {"@pid": "66/3949", "text": "Jia-Ming Chen"}, {"@pid": "208/8132", "text": "John-CC Chen"}, {"@pid": "208/8100", "text": "Alex Chiou"}, {"@pid": "208/8210", "text": "Artis Chiu"}, {"@pid": "76/1630", "text": "David Lee"}, {"@pid": "208/8122", "text": "Carrie Huang"}, {"@pid": "130/4195", "text": "Kenny Lee"}, {"@pid": "208/8114", "text": "TzuHeng Wang"}, {"@pid": "88/1510", "text": "Wei-Ting Wang"}, {"@pid": "208/8173", "text": "Yenchi Lee"}, {"@pid": "11/10280", "text": "Chi-Hui Wang"}, {"@pid": "208/8219", "text": "Pao-Ching Tseng"}, {"@pid": "160/5167", "text": "Ryan Chen"}, {"@pid": "160/5531", "text": "Kevin Jou"}]}, "title": "Helio X20: The first tri-gear mobile SoC with CorePilot\u2122 3.0 technology.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/LinLCPHCCCCLHLW16", "doi": "10.1109/HOTCHIPS.2016.7936204", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936204", "url": "https://dblp.org/rec/conf/hotchips/LinLCPHCCCCLHLW16"}, "url": "URL#2868327"}, {"@score": "1", "@id": "2868328", "info": {"authors": {"author": [{"@pid": "33/10187", "text": "Mu-Shan Lin"}, {"@pid": "17/10183", "text": "Chien-Chun Tsai"}, {"@pid": "246/1041", "text": "Kenny Cheng-Hsiang Hsieh"}, {"@pid": "48/4907", "text": "Wen-Hung Huang"}, {"@pid": "13/4194", "text": "Yu-Chi Chen"}, {"@pid": "36/10181", "text": "Shu-Chun Yang"}, {"@pid": "48/10173", "text": "Chin-Ming Fu"}, {"@pid": "208/8111", "text": "Hao-Jie Zhan"}, {"@pid": "14/10185", "text": "Jinn-Yeh Chien"}, {"@pid": "208/8183", "text": "Shao-Yu Li"}, {"@pid": "48/1039", "text": "Y.-H. Chen"}, {"@pid": "50/7032", "text": "C.-C. Kuo"}, {"@pid": "208/8207", "text": "Shih-Peng Tai"}, {"@pid": "35/4237", "text": "Kazuyoshi Yamada"}]}, "title": "A 16nm 256-bit wide 89.6GByte/s total bandwidth in-package interconnect with 0.3V swing and 0.062pJ/bit power in InFO package.", "venue": "Hot Chips Symposium", "pages": "1-32", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/LinTHHCYFZCLCKT16", "doi": "10.1109/HOTCHIPS.2016.7936211", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936211", "url": "https://dblp.org/rec/conf/hotchips/LinTHHCYFZCLCKT16"}, "url": "URL#2868328"}, {"@score": "1", "@id": "2868329", "info": {"authors": {"author": {"@pid": "208/8188", "text": "Emanuele Mandelli"}}, "title": "Quantum dot based imagers for multispectral cameras and sensors.", "venue": "Hot Chips Symposium", "pages": "1-30", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Mandelli16", "doi": "10.1109/HOTCHIPS.2016.7936215", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936215", "url": "https://dblp.org/rec/conf/hotchips/Mandelli16"}, "url": "URL#2868329"}, {"@score": "1", "@id": "2868330", "info": {"authors": {"author": [{"@pid": "145/3514", "text": "Michael McKeown"}, {"@pid": "147/5196", "text": "Yaosheng Fu"}, {"@pid": "154/3537-3", "text": "Tri Minh Nguyen 0003"}, {"@pid": "142/3202", "text": "Yanqi Zhou"}, {"@pid": "157/2812", "text": "Jonathan Balkind"}, {"@pid": "177/8591", "text": "Alexey Lavrov"}, {"@pid": "166/3165", "text": "Mohammad Shahrad"}, {"@pid": "177/8617", "text": "Samuel Payne"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "Piton: A 25-core academic manycore research processor.", "venue": "Hot Chips Symposium", "pages": "1-38", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/McKeownFNZBLSPW16", "doi": "10.1109/HOTCHIPS.2016.7936217", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936217", "url": "https://dblp.org/rec/conf/hotchips/McKeownFNZBLSPW16"}, "url": "URL#2868330"}, {"@score": "1", "@id": "2868331", "info": {"authors": {"author": [{"@pid": "165/4467", "text": "Marco Minutoli"}, {"@pid": "115/7340", "text": "Vito Giovanni Castellana"}, {"@pid": "53/3654", "text": "Antonino Tumeo"}, {"@pid": "67/2653", "text": "Marco Lattuada 0001"}, {"@pid": "93/6703", "text": "Fabrizio Ferrandi"}]}, "title": "A dynamically scheduled architecture for the synthesis of graph methods.", "venue": "Hot Chips Symposium", "pages": "1-7", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/MinutoliCTLF16", "doi": "10.1109/HOTCHIPS.2016.7936228", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936228", "url": "https://dblp.org/rec/conf/hotchips/MinutoliCTLF16"}, "url": "URL#2868331"}, {"@score": "1", "@id": "2868332", "info": {"authors": {"author": {"@pid": "76/3181", "text": "David Moloney"}}, "title": "HW acceleration for volumetric applications.", "venue": "Hot Chips Symposium", "pages": "1-19", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Moloney16", "doi": "10.1109/HOTCHIPS.2016.7936196", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936196", "url": "https://dblp.org/rec/conf/hotchips/Moloney16"}, "url": "URL#2868332"}, {"@score": "1", "@id": "2868333", "info": {"authors": {"author": {"@pid": "76/3181", "text": "David Moloney"}}, "title": "Embedded deep neural networks: &quot;The cost of everything and the value of nothing&quot;.", "venue": "Hot Chips Symposium", "pages": "1-20", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Moloney16a", "doi": "10.1109/HOTCHIPS.2016.7936219", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936219", "url": "https://dblp.org/rec/conf/hotchips/Moloney16a"}, "url": "URL#2868333"}, {"@score": "1", "@id": "2868334", "info": {"authors": {"author": [{"@pid": "25/7039", "text": "Radhakrishnan Nagarajan"}, {"@pid": "176/6038", "text": "Sudeep Bhoja"}, {"@pid": "208/8101", "text": "Tom Issenhuth"}]}, "title": "100Gbit/s, 120km, PAM 4 based switch to switch, layer 2 silicon photonics based optical interconnects for datacenters.", "venue": "Hot Chips Symposium", "pages": "1-17", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/NagarajanBI16", "doi": "10.1109/HOTCHIPS.2016.7936212", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936212", "url": "https://dblp.org/rec/conf/hotchips/NagarajanBI16"}, "url": "URL#2868334"}, {"@score": "1", "@id": "2868335", "info": {"authors": {"author": [{"@pid": "58/11098", "text": "Tony Nowatzki"}, {"@pid": "22/858", "text": "Karthikeyan Sankaralingam"}]}, "title": "Modularizing the microprocessor core to outperform traditional out-of-order.", "venue": "Hot Chips Symposium", "pages": "1-4", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/NowatzkiS16", "doi": "10.1109/HOTCHIPS.2016.7936230", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936230", "url": "https://dblp.org/rec/conf/hotchips/NowatzkiS16"}, "url": "URL#2868335"}, {"@score": "1", "@id": "2868336", "info": {"authors": {"author": [{"@pid": "41/9860", "text": "Jian Ouyang"}, {"@pid": "87/3340", "text": "Wei Qi"}, {"@pid": "84/2694", "text": "Yong Wang"}, {"@pid": "208/8133", "text": "YichenTu"}, {"@pid": "02/736", "text": "Jing Wang"}, {"@pid": "208/8096", "text": "Bowen Jia"}]}, "title": "SDA: Software-Defined Accelerator for general-purpose big data analysis system.", "venue": "Hot Chips Symposium", "pages": "1-23", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/OuyangQWYWJ16", "doi": "10.1109/HOTCHIPS.2016.7936221", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936221", "url": "https://dblp.org/rec/conf/hotchips/OuyangQWYWJ16"}, "url": "URL#2868336"}, {"@score": "1", "@id": "2868337", "info": {"authors": {"author": {"@pid": "153/5980", "text": "J. Thomas Pawlowski"}}, "title": "Memory as we approach a new horizon.", "venue": "Hot Chips Symposium", "pages": "1-23", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Pawlowski16", "doi": "10.1109/HOTCHIPS.2016.7936169", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936169", "url": "https://dblp.org/rec/conf/hotchips/Pawlowski16"}, "url": "URL#2868337"}, {"@score": "1", "@id": "2868338", "info": {"authors": {"author": [{"@pid": "57/10596", "text": "Rafael Trapani Possignolo"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "LiveSynth: Towards an interactive synthesis flow.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/PossignoloR16", "doi": "10.1109/HOTCHIPS.2016.7936229", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936229", "url": "https://dblp.org/rec/conf/hotchips/PossignoloR16"}, "url": "URL#2868338"}, {"@score": "1", "@id": "2868339", "info": {"authors": {"author": [{"@pid": "152/2337", "text": "Luca Puglia"}, {"@pid": "208/8230", "text": "Mircea Ionica"}, {"@pid": "33/6076", "text": "Giancarlo Raiconi"}, {"@pid": "76/3181", "text": "David Moloney"}]}, "title": "Passive dense stereo vision on the Myriad2 VPU.", "venue": "Hot Chips Symposium", "pages": "1-5", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/PugliaIRM16", "doi": "10.1109/HOTCHIPS.2016.7936240", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936240", "url": "https://dblp.org/rec/conf/hotchips/PugliaIRM16"}, "url": "URL#2868339"}, {"@score": "1", "@id": "2868340", "info": {"authors": {"author": {"@pid": "121/3289", "text": "Suresh Ramalingam"}}, "title": "HBM package integration: Technology trends, challenges and applications.", "venue": "Hot Chips Symposium", "pages": "1-17", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Ramalingam16", "doi": "10.1109/HOTCHIPS.2016.7936172", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936172", "url": "https://dblp.org/rec/conf/hotchips/Ramalingam16"}, "url": "URL#2868340"}, {"@score": "1", "@id": "2868341", "info": {"authors": {"author": {"@pid": "196/2987", "text": "Allen Rush"}}, "title": "Memory technology and applications.", "venue": "Hot Chips Symposium", "pages": "1-14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Rush16", "doi": "10.1109/HOTCHIPS.2016.7936173", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936173", "url": "https://dblp.org/rec/conf/hotchips/Rush16"}, "url": "URL#2868341"}, {"@score": "1", "@id": "2868342", "info": {"authors": {"author": {"@pid": "10/6485", "text": "Stefan Rusu"}}, "title": "Welcome to 2016 Hot Chips.", "venue": "Hot Chips Symposium", "pages": "1-10", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Rusu16", "doi": "10.1109/HOTCHIPS.2016.7936200", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936200", "url": "https://dblp.org/rec/conf/hotchips/Rusu16"}, "url": "URL#2868342"}, {"@score": "1", "@id": "2868343", "info": {"authors": {"author": {"@pid": "208/8129", "text": "Yair Siegel"}}, "title": "The path to embedded vision &amp; AI using a low power vision DSP.", "venue": "Hot Chips Symposium", "pages": "1-28", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Siegel16", "doi": "10.1109/HOTCHIPS.2016.7936209", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936209", "url": "https://dblp.org/rec/conf/hotchips/Siegel16"}, "url": "URL#2868343"}, {"@score": "1", "@id": "2868344", "info": {"authors": {"author": {"@pid": "208/8205", "text": "Andi Skende"}}, "title": "Introducing &quot;parker&quot;: Next-generation tegra system-on-chip.", "venue": "Hot Chips Symposium", "pages": "1-17", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Skende16", "doi": "10.1109/HOTCHIPS.2016.7936207", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936207", "url": "https://dblp.org/rec/conf/hotchips/Skende16"}, "url": "URL#2868344"}, {"@score": "1", "@id": "2868345", "info": {"authors": {"author": {"@pid": "208/8091", "text": "Rafael Spring"}}, "title": "Mobile 3D capture for professional applications.", "venue": "Hot Chips Symposium", "pages": "1-38", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Spring16", "doi": "10.1109/HOTCHIPS.2016.7936199", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936199", "url": "https://dblp.org/rec/conf/hotchips/Spring16"}, "url": "URL#2868345"}, {"@score": "1", "@id": "2868346", "info": {"authors": {"author": [{"@pid": "72/4861", "text": "Phillip Stanley-Marbell"}, {"@pid": "42/10286", "text": "Pier Andrea Francese"}, {"@pid": "r/MartinCRinard", "text": "Martin C. Rinard"}]}, "title": "Encoder logic for reducing serial I/O power in sensors and sensor hubs.", "venue": "Hot Chips Symposium", "pages": "1-2", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Stanley-Marbell16", "doi": "10.1109/HOTCHIPS.2016.7936231", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936231", "url": "https://dblp.org/rec/conf/hotchips/Stanley-Marbell16"}, "url": "URL#2868346"}, {"@score": "1", "@id": "2868347", "info": {"authors": {"author": {"@pid": "200/5421", "text": "Nigel Stephens"}}, "title": "ARMv8-A next-generation vector architecture for HPC.", "venue": "Hot Chips Symposium", "pages": "1-31", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Stephens16", "doi": "10.1109/HOTCHIPS.2016.7936203", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936203", "url": "https://dblp.org/rec/conf/hotchips/Stephens16"}, "url": "URL#2868347"}, {"@score": "1", "@id": "2868348", "info": {"authors": {"author": {"@pid": "52/8314", "text": "Brian W. Thompto"}}, "title": "POWER9: Processor for the cognitive era.", "venue": "Hot Chips Symposium", "pages": "1-19", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Thompto16", "doi": "10.1109/HOTCHIPS.2016.7936223", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936223", "url": "https://dblp.org/rec/conf/hotchips/Thompto16"}, "url": "URL#2868348"}, {"@score": "1", "@id": "2868349", "info": {"authors": {"author": [{"@pid": "180/0143", "text": "Yuta Tokusashi"}, {"@pid": "60/6814", "text": "Hiroki Matsutani"}]}, "title": "NOSQL hardware appliance with multiple data structure.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/TokusashiM16", "doi": "10.1109/HOTCHIPS.2016.7936236", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936236", "url": "https://dblp.org/rec/conf/hotchips/TokusashiM16"}, "url": "URL#2868349"}, {"@score": "1", "@id": "2868350", "info": {"authors": {"author": [{"@pid": "131/5123", "text": "Christopher Torng"}, {"@pid": "184/8290", "text": "Moyang Wang"}, {"@pid": "208/8202", "text": "Bharath Sudheendra"}, {"@pid": "208/8118", "text": "Nagaraj Murali"}, {"@pid": "153/9770", "text": "Suren Jayasuriya"}, {"@pid": "39/7863", "text": "Shreesha Srinath"}, {"@pid": "208/8146", "text": "Taylor Pritchard"}, {"@pid": "208/4284", "text": "Robin Ying"}, {"@pid": "20/4601", "text": "Christopher Batten"}]}, "title": "Experiences using a novel Python-based hardware modeling framework for computer architecture test chips.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/TorngWSMJSPYB16", "doi": "10.1109/HOTCHIPS.2016.7936233", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936233", "url": "https://dblp.org/rec/conf/hotchips/TorngWSMJSPYB16"}, "url": "URL#2868350"}, {"@score": "1", "@id": "2868351", "info": {"authors": {"author": {"@pid": "208/8162", "text": "Kevin Tran"}}, "title": "The era of high bandwidth memory.", "venue": "Hot Chips Symposium", "pages": "1-22", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Tran16", "doi": "10.1109/HOTCHIPS.2016.7936171", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936171", "url": "https://dblp.org/rec/conf/hotchips/Tran16"}, "url": "URL#2868351"}, {"@score": "1", "@id": "2868352", "info": {"authors": {"author": [{"@pid": "08/11129", "text": "Cheng C. Wang"}, {"@pid": "17/1368", "text": "Dejan Markovic"}]}, "title": "Reconfigure your RTL with EFLX join the SoC revolution.", "venue": "Hot Chips Symposium", "pages": "1-5", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/WangM16", "doi": "10.1109/HOTCHIPS.2016.7936234", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936234", "url": "https://dblp.org/rec/conf/hotchips/WangM16"}, "url": "URL#2868352"}, {"@score": "1", "@id": "2868353", "info": {"authors": {"author": {"@pid": "95/9646", "text": "Larry Yang"}}, "title": "3D sensors for the rest of us.", "venue": "Hot Chips Symposium", "pages": "1-14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Yang16", "doi": "10.1109/HOTCHIPS.2016.7936194", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936194", "url": "https://dblp.org/rec/conf/hotchips/Yang16"}, "url": "URL#2868353"}, {"@score": "1", "@id": "2868354", "info": {"authors": {"author": {"@pid": "208/8226", "text": "Dor Zepeniuk"}}, "title": "Inuitive breakthrough solution for AR and VR worlds.", "venue": "Hot Chips Symposium", "pages": "1-14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Zepeniuk16", "doi": "10.1109/HOTCHIPS.2016.7936197", "ee": "https://doi.org/10.1109/HOTCHIPS.2016.7936197", "url": "https://dblp.org/rec/conf/hotchips/Zepeniuk16"}, "url": "URL#2868354"}, {"@score": "1", "@id": "2972132", "info": {"title": "2016 IEEE Hot Chips 28 Symposium (HCS), Cupertino, CA, USA, August 21-23, 2016", "venue": "Hot Chips Symposium", "publisher": "IEEE", "year": "2016", "type": "Editorship", "key": "conf/hotchips/2016", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7932734/proceeding", "url": "https://dblp.org/rec/conf/hotchips/2016"}, "url": "URL#2972132"}]}}}