// Seed: 1400948799
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output id_11,
    output logic id_12,
    output logic id_13,
    input id_14
);
  always @(posedge 1'd0) id_0 = 1;
  assign id_12 = {id_8{~1}};
endmodule
