
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/lbm_1004B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2504744 heartbeat IPC: 3.99242 cumulative IPC: 3.99242 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2504744 (Simulation time: 0 hr 0 min 30 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 37148212 heartbeat IPC: 0.288655 cumulative IPC: 0.288655 (Simulation time: 0 hr 3 min 13 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 72148685 heartbeat IPC: 0.28571 cumulative IPC: 0.287175 (Simulation time: 0 hr 5 min 57 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 107589846 heartbeat IPC: 0.282158 cumulative IPC: 0.285483 (Simulation time: 0 hr 8 min 42 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 143387660 heartbeat IPC: 0.279347 cumulative IPC: 0.283924 (Simulation time: 0 hr 11 min 28 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 178640060 heartbeat IPC: 0.283669 cumulative IPC: 0.283873 (Simulation time: 0 hr 14 min 14 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 213897997 heartbeat IPC: 0.283624 cumulative IPC: 0.283831 (Simulation time: 0 hr 17 min 0 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 271718607 heartbeat IPC: 0.172949 cumulative IPC: 0.260016 (Simulation time: 0 hr 22 min 28 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 305807369 heartbeat IPC: 0.293352 cumulative IPC: 0.263763 (Simulation time: 0 hr 25 min 12 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 340423008 heartbeat IPC: 0.288887 cumulative IPC: 0.266337 (Simulation time: 0 hr 27 min 56 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 375414147 heartbeat IPC: 0.285787 cumulative IPC: 0.268162 (Simulation time: 0 hr 30 min 39 sec) 
Finished CPU 0 instructions: 100000001 cycles: 372909403 cumulative IPC: 0.268162 (Simulation time: 0 hr 30 min 39 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.268162 instructions: 100000001 cycles: 372909403
cpu0_DTLB TOTAL     ACCESS:   13662792  HIT:   13612342  MISS:      50450
cpu0_DTLB LOAD      ACCESS:    6951387  HIT:    6938768  MISS:      12619
cpu0_DTLB RFO       ACCESS:    6711405  HIT:    6673574  MISS:      37831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 366.866 cycles
cpu0_ITLB TOTAL     ACCESS:     118792  HIT:     118791  MISS:          1
cpu0_ITLB LOAD      ACCESS:     118792  HIT:     118791  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 249 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 622.333 cycles
cpu0_STLB TOTAL     ACCESS:      50451  HIT:          5  MISS:      50446
cpu0_STLB LOAD      ACCESS:      12620  HIT:          0  MISS:      12620
cpu0_STLB RFO       ACCESS:      37831  HIT:          5  MISS:      37826
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 357.899 cycles
cpu0_L1D TOTAL     ACCESS:   15130242  HIT:    9809716  MISS:    5320526
cpu0_L1D LOAD      ACCESS:    4355897  HIT:    3549534  MISS:     806363
cpu0_L1D RFO       ACCESS:   10723914  HIT:    6209800  MISS:    4514114
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      50431  HIT:      50382  MISS:         49
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 528.41 cycles
cpu0_L2C TOTAL     ACCESS:    9834649  HIT:    6608159  MISS:    3226490
cpu0_L2C LOAD      ACCESS:     806369  HIT:        193  MISS:     806176
cpu0_L2C RFO       ACCESS:    4514114  HIT:    2093942  MISS:    2420172
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4514117  HIT:    4514024  MISS:         93
cpu0_L2C TRANSLATION ACCESS:         49  HIT:          0  MISS:         49
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 851.852 cycles
LLC TOTAL     ACCESS:    5646899  HIT:     982857  MISS:    4664042
LLC LOAD      ACCESS:     806176  HIT:         71  MISS:     806105
LLC RFO       ACCESS:    2420172  HIT:     254352  MISS:    2165820
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2420502  HIT:     728415  MISS:    1692087
LLC TRANSLATION ACCESS:         49  HIT:         19  MISS:         30
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 574.767 cycles
Insertion Distribution: 
	LOAD 0 0 0 0 0 11576 868129 
	RFO 142651 0 0 0 0 406161 1811587 
	PREF 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 1821219 
	 0 0 0 0 0 36 7 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      53309  ROW_BUFFER_MISS:    2918462
 DBUS AVG_CONGESTED_CYCLE:    3.99772
 WQ ROW_BUFFER_HIT:      27604  ROW_BUFFER_MISS:    2139830  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.2476% MPKI: 0.09355 Average ROB Occupancy at Mispredict: 169.667
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09349
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

