

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Fri Oct 16 09:49:56 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FIRs
* Solution:       original (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 1.50 ns | 0.996 ns |   0.41 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19| 28.500 ns | 28.500 ns |   20|   20|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP    |       17|       17|         9|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %src_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %src_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dst_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_3, i32, i32, void @empty_2, i32, i32, void @empty_4, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%br_ln26 = br void" [../srcs/FIRs.cpp:26]   --->   Operation 19 'br' 'br_ln26' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i4, void, i4 %i_1, void %.split"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%icmp_ln26 = icmp_eq  i4 %i, i4" [../srcs/FIRs.cpp:26]   --->   Operation 21 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.70ns)   --->   "%i_1 = add i4 %i, i4" [../srcs/FIRs.cpp:26]   --->   Operation 23 'add' 'i_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void" [../srcs/FIRs.cpp:26]   --->   Operation 24 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 25 [8/8] (0.53ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 25 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 26 [7/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 26 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 27 [6/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 27 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 28 [5/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 28 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 29 [4/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 29 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.99>
ST_8 : Operation 30 [3/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 30 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 31 [2/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 31 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [../srcs/FIRs.cpp:26]   --->   Operation 32 'specpipeline' 'specpipeline_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../srcs/FIRs.cpp:26]   --->   Operation 33 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 34 [1/8] (0.69ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 34 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../srcs/FIRs.cpp:31]   --->   Operation 36 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1.5ns, clock uncertainty: 0.405ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../srcs/FIRs.cpp:26) [12]  (0.603 ns)

 <State 2>: 0.708ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../srcs/FIRs.cpp:26) [12]  (0 ns)
	'add' operation ('i', ../srcs/FIRs.cpp:26) [15]  (0.708 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'call' operation ('call_ln29', ../srcs/FIRs.cpp:29) to 'standard' [20]  (0.535 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'call' operation ('call_ln29', ../srcs/FIRs.cpp:29) to 'standard' [20]  (0.996 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'call' operation ('call_ln29', ../srcs/FIRs.cpp:29) to 'standard' [20]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'call' operation ('call_ln29', ../srcs/FIRs.cpp:29) to 'standard' [20]  (0.996 ns)

 <State 7>: 0.996ns
The critical path consists of the following:
	'call' operation ('call_ln29', ../srcs/FIRs.cpp:29) to 'standard' [20]  (0.996 ns)

 <State 8>: 0.996ns
The critical path consists of the following:
	'call' operation ('call_ln29', ../srcs/FIRs.cpp:29) to 'standard' [20]  (0.996 ns)

 <State 9>: 0.996ns
The critical path consists of the following:
	'call' operation ('call_ln29', ../srcs/FIRs.cpp:29) to 'standard' [20]  (0.996 ns)

 <State 10>: 0.7ns
The critical path consists of the following:
	'call' operation ('call_ln29', ../srcs/FIRs.cpp:29) to 'standard' [20]  (0.7 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
