
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. m2s_creative_ddr_top, 812, 1040, 131, 0, 0, 0, 4, 10, 69
.	. User_Interfaces, 670, 965, 117, 0, 0, 0, 4, 2, 0
.	.	. CoreAPB3_C0, 0, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreAPB3_Z3, 0, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAPB3_MUXPTOB3, 0, 39, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreGPIO_C0, 18, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z4, 18, 12, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreTimer_C0, 118, 123, 44, 0, 0, 0, 0, 0, 0
.	.	.	. CoreTimer_32s_1s_19s_0s, 118, 123, 44, 0, 0, 0, 0, 0, 0
.	.	. CoreUARTapb_C0, 114, 137, 19, 0, 0, 0, 0, 0, 0
.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z5, 114, 137, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s, 90, 110, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s, 41, 72, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 21, 22, 5, 0, 0, 0, 0, 0, 0
.	.	. SD_IF, 211, 325, 27, 0, 0, 0, 2, 1, 0
.	.	.	. CORESPI_C1, 211, 325, 27, 0, 0, 0, 2, 1, 0
.	.	.	.	. CORESPI_Z7, 211, 325, 27, 0, 0, 0, 2, 1, 0
.	.	.	.	.	. spi_8s_8s_32s_49s_1_1_1_0s, 211, 325, 27, 0, 0, 0, 2, 1, 0
.	.	.	.	.	.	. spi_chanctrl_Z6, 132, 145, 14, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	.	. spi_clockmux, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. spi_control_8s, 0, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. spi_fifo_8s_32s_5, 18, 53, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. spi_fifo_8s_32s_5_1, 18, 33, 13, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. spi_rf_8s_49s_0, 43, 77, 0, 0, 0, 0, 0, 0, 0
.	.	. spi_flash, 209, 322, 27, 0, 0, 0, 2, 1, 0
.	.	.	. CORESPI_C0, 209, 322, 27, 0, 0, 0, 2, 1, 0
.	.	.	.	. CORESPI_Z9, 209, 322, 27, 0, 0, 0, 2, 1, 0
.	.	.	.	.	. spi_32s_8s_32s_7s_1_1_1_0s, 209, 322, 27, 0, 0, 0, 2, 1, 0
.	.	.	.	.	.	. spi_chanctrl_Z8, 130, 147, 14, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	.	. spi_clockmux_0, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. spi_control_8s_0, 0, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. spi_fifo_8s_32s_5_1_0, 18, 33, 13, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. spi_fifo_8s_32s_5_2, 18, 53, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. spi_rf_32s_7s_0, 43, 83, 0, 0, 0, 0, 0, 0, 0
.	. ddr_mss, 142, 75, 14, 0, 0, 0, 0, 8, 50
.	.	. ddr_mss_sb, 142, 75, 14, 0, 0, 0, 0, 8, 50
.	.	.	. CoreConfigP_Z1, 74, 54, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreResetP_Z2, 68, 20, 14, 0, 0, 0, 0, 4, 0
.	.	.	. ddr_mss_sb_CCC_0_FCCC, 0, 0, 0, 0, 0, 0, 0, 1, 1
.	.	.	. ddr_mss_sb_FABOSC_0_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. ddr_mss_sb_MSS, 0, 1, 0, 0, 0, 0, 0, 2, 49