{
    "line_num": [
        [
            896,
            919
        ],
        [
            879,
            893
        ],
        [
            868,
            876
        ],
        [
            854,
            865
        ],
        [
            838,
            851
        ],
        [
            806,
            835
        ],
        [
            775,
            797
        ],
        [
            759,
            772
        ],
        [
            745,
            756
        ],
        [
            726,
            742
        ],
        [
            706,
            723
        ],
        [
            659,
            703
        ],
        [
            613,
            656
        ],
        [
            601,
            610
        ],
        [
            584,
            598
        ],
        [
            568,
            581
        ],
        [
            556,
            565
        ],
        [
            537,
            552
        ],
        [
            524,
            534
        ],
        [
            500,
            521
        ],
        [
            470,
            493
        ],
        [
            432,
            466
        ],
        [
            281,
            428
        ],
        [
            266,
            272
        ],
        [
            221,
            264
        ],
        [
            191,
            218
        ],
        [
            157,
            184
        ],
        [
            143,
            154
        ],
        [
            136,
            201
        ],
        [
            123,
            129
        ],
        [
            105,
            121
        ]
    ],
    "blocks": [
        "function more_to_come;\ninput [15:0] regs;\ninput [31:0] i;\nbegin\ncase (i)\n    15 : more_to_come = 1'd0;\n    14 : more_to_come =  regs[15]    ? 1'd1 : 1'd0;\n    13 : more_to_come = |regs[15:14] ? 1'd1 : 1'd0;\n    12 : more_to_come = |regs[15:13] ? 1'd1 : 1'd0;\n    11 : more_to_come = |regs[15:12] ? 1'd1 : 1'd0;\n    10 : more_to_come = |regs[15:11] ? 1'd1 : 1'd0;\n     9 : more_to_come = |regs[15:10] ? 1'd1 : 1'd0;\n     8 : more_to_come = |regs[15: 9] ? 1'd1 : 1'd0;\n     7 : more_to_come = |regs[15: 8] ? 1'd1 : 1'd0;\n     6 : more_to_come = |regs[15: 7] ? 1'd1 : 1'd0;\n     5 : more_to_come = |regs[15: 6] ? 1'd1 : 1'd0;\n     4 : more_to_come = |regs[15: 5] ? 1'd1 : 1'd0;\n     3 : more_to_come = |regs[15: 4] ? 1'd1 : 1'd0;\n     2 : more_to_come = |regs[15: 3] ? 1'd1 : 1'd0;\n     1 : more_to_come = |regs[15: 2] ? 1'd1 : 1'd0;\n     0 : more_to_come = |regs[15: 1] ? 1'd1 : 1'd0;\nendcase\nend\nendfunction",
        "function [3:0] numchars;\ninput [(5*8)-1:0] xINSTRUCTION_EXECUTE;\nbegin\n     if (xINSTRUCTION_EXECUTE[31:0] == \"    \")\n    numchars = 4'd1;\nelse if (xINSTRUCTION_EXECUTE[23:0] == \"   \")\n    numchars = 4'd2;\nelse if (xINSTRUCTION_EXECUTE[15:0] == \"  \")\n    numchars = 4'd3;\nelse if (xINSTRUCTION_EXECUTE[7:0]  == \" \")\n    numchars = 4'd4;\nelse    \n    numchars = 4'd5;\nend\nendfunction",
        "function [3:0] get_4bit_signal;\ninput [2:0] num;\nbegin\n    case (num)\n        3'd0: get_4bit_signal = `U_EXECUTE.o_byte_enable;\n        3'd1: get_4bit_signal = `U_WB.mem_load_rd_r;\n    endcase\nend\nendfunction",
        "function get_1bit_signal;\ninput [2:0] num;\nbegin\n    case (num)\n        3'd0: get_1bit_signal = `U_EXECUTE.o_write_enable;\n        3'd1: get_1bit_signal = `U_AMBER.mem_stall;\n        3'd2: get_1bit_signal = `U_EXECUTE.o_daddress_valid;\n        3'd3: get_1bit_signal = `U_AMBER.core_stall;\n        3'd4: get_1bit_signal = `U_WB.mem_read_data_valid_r;\n    endcase\nend\nendfunction",
        "function [31:0] get_32bit_signal;\ninput [2:0] num;\nbegin\n    case (num)\n        3'd0: get_32bit_signal = `U_EXECUTE.pc_nxt;\n        3'd1: get_32bit_signal = `U_EXECUTE.o_iaddress;\n        3'd2: get_32bit_signal = `U_EXECUTE.o_daddress;\n        3'd3: get_32bit_signal = `U_EXECUTE.o_write_data;\n\n        3'd4: get_32bit_signal = `U_EXECUTE.i_wb_read_data;\n        3'd5: get_32bit_signal = `U_WB.daddress_r;\n    endcase\nend\nendfunction",
        "function [31:0] get_reg_val;\ninput [4:0] regnum;\nbegin\n    case (regnum)\n        5'd0   : get_reg_val = `U_REGISTER_BANK.r0_out;\n        5'd1   : get_reg_val = `U_REGISTER_BANK.r1_out; \n        5'd2   : get_reg_val = `U_REGISTER_BANK.r2_out; \n        5'd3   : get_reg_val = `U_REGISTER_BANK.r3_out; \n        5'd4   : get_reg_val = `U_REGISTER_BANK.r4_out; \n        5'd5   : get_reg_val = `U_REGISTER_BANK.r5_out; \n        5'd6   : get_reg_val = `U_REGISTER_BANK.r6_out; \n        5'd7   : get_reg_val = `U_REGISTER_BANK.r7_out; \n        5'd8   : get_reg_val = `U_REGISTER_BANK.r8_out; \n        5'd9   : get_reg_val = `U_REGISTER_BANK.r9_out; \n        5'd10  : get_reg_val = `U_REGISTER_BANK.r10_out; \n        5'd11  : get_reg_val = `U_REGISTER_BANK.r11_out; \n        5'd12  : get_reg_val = `U_REGISTER_BANK.r12_out; \n        5'd13  : get_reg_val = `U_REGISTER_BANK.r13_out; \n        5'd14  : get_reg_val = `U_REGISTER_BANK.r14_out; \n        5'd15  : get_reg_val = `U_REGISTER_BANK.r15_out_rm; \n        \n        5'd16  : get_reg_val = `U_REGISTER_BANK.r14_svc;\n        5'd17  : get_reg_val = `U_REGISTER_BANK.r14_firq;\n        5'd18  : get_reg_val = `U_REGISTER_BANK.r14_irq;\n        5'd19  : get_reg_val = `U_REGISTER_BANK.r14_svc;\n        5'd20  : get_reg_val = `U_REGISTER_BANK.r14_svc;\n        5'd21  : get_reg_val = `U_REGISTER_BANK.r15_out_rn; \n    endcase\nend\nendfunction",
        "task fwrite_hex_drop_zeros;\ninput [31:0] file;\ninput [31:0] num;\n    begin\n    if (num[31:28] != 4'd0) \n        $fwrite(file, \"%x\", num);\n    else if (num[27:24] != 4'd0) \n        $fwrite(file, \"%x\", num[27:0]);\n    else if (num[23:20] != 4'd0) \n        $fwrite(file, \"%x\", num[23:0]);\n    else if (num[19:16] != 4'd0) \n        $fwrite(file, \"%x\", num[19:0]);\n    else if (num[15:12] != 4'd0) \n        $fwrite(file, \"%x\", num[15:0]);\n    else if (num[11:8] != 4'd0) \n        $fwrite(file, \"%x\", num[11:0]);\n    else if (num[7:4] != 4'd0) \n        $fwrite(file, \"%x\", num[7:0]);\n    else\n        $fwrite(file, \"%x\", num[3:0]);\n        \n    end\nendtask",
        "task warmreg;\ninput [3:0] regnum;\n    begin\n    if (regnum < 4'd12)\n        $fwrite(decompile_file,\"r%1d\", regnum);\n    else\n    case (regnum)\n        4'd12   : $fwrite(decompile_file,\"ip\");\n        4'd13   : $fwrite(decompile_file,\"sp\");\n        4'd14   : $fwrite(decompile_file,\"lr\");\n        4'd15   : $fwrite(decompile_file,\"pc\");\n    endcase\n    end\nendtask",
        "task wshiftreg;\n    begin\n    case(execute_instruction[6:5])\n        2'd0: $fwrite(decompile_file,\", lsl \");\n        2'd1: $fwrite(decompile_file,\", lsr \");\n        2'd2: $fwrite(decompile_file,\", asr \");\n        2'd3: $fwrite(decompile_file,\", ror \"); \n    endcase\n\n    warmreg(reg_s); \n    end\nendtask",
        "task wshift;\n    begin                                                                                                        \n    \n    if (execute_instruction[6:5] != LSL || shift_imm != 5'd0)                                                    \n        begin                                                                                                    \n        case(execute_instruction[6:5])                                                                           \n            2'd0: $fwrite(decompile_file,\", lsl\");                                                               \n            2'd1: $fwrite(decompile_file,\", lsr\");                                                               \n            2'd2: $fwrite(decompile_file,\", asr\");                                                               \n            2'd3: if (shift_imm == 5'd0) $fwrite(decompile_file,\", rrx\"); else $fwrite(decompile_file,\", ror\");  \n        endcase                                                                                                  \n\n       if (execute_instruction[6:5] != 2'd3 || shift_imm != 5'd0)                                                \n           $fwrite(decompile_file,\" #%1d\", shift_imm);                                                           \n       end                                                                                                       \n    end                                                                                                          \nendtask",
        "task mtrans_args;\n    begin\n    warmreg(reg_n);\n    if (execute_instruction[21]) $fwrite(decompile_file,\"!\");\n    $fwrite(decompile_file,\", {\");\n    for (i=0;i<16;i=i+1)\n        if (execute_instruction[i])  \n            begin \n            warmreg(i); \n            if (more_to_come(execute_instruction[15:0], i))\n                $fwrite(decompile_file,\", \"); \n            end\n    $fwrite(decompile_file,\"}\");\n    \n    if (execute_instruction[22:20] == 3'b100)  \n        $fwrite(decompile_file,\"^\");\n    end\nendtask",
        "task trans_args;\n    begin\n    warmreg(reg_d);   \n\n    casez ({execute_instruction[25:23], execute_instruction[21], no_shift, offset12==12'd0})\n           6'b0100?0 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", #-%1d]\" , offset12); end\n           6'b0110?0 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", #%1d]\"  , offset12); end\n           6'b0100?1 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"]\"); end\n           6'b0110?1 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"]\"); end\n           6'b0101?? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", #-%1d]!\", offset12); end\n           6'b0111?? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", #%1d]!\" , offset12); end\n\n           6'b0000?0 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], #-%1d\", offset12); end\n           6'b0010?0 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], #%1d\" , offset12); end\n           6'b0001?0 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], #-%1d\", offset12); end\n           6'b0011?0 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], #%1d\" , offset12); end\n     \n           6'b0000?1 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"]\"); end\n           6'b0010?1 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"]\"); end\n           6'b0001?1 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"]\"); end\n           6'b0011?1 : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"]\"); end\n\n           6'b11001? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", -\");  warmreg(reg_m); $fwrite(decompile_file,\"]\");  end\n           6'b11101? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", \");   warmreg(reg_m); $fwrite(decompile_file,\"]\");  end\n           6'b11011? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", -\");  warmreg(reg_m); $fwrite(decompile_file,\"]!\"); end\n           6'b11111? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", \");   warmreg(reg_m); $fwrite(decompile_file,\"]!\"); end\n\n           6'b10001? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], -\"); warmreg(reg_m);  end\n           6'b10101? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], \");  warmreg(reg_m);  end\n           6'b10011? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], -\"); warmreg(reg_m);  end\n           6'b10111? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], \");  warmreg(reg_m);  end\n\n           6'b11000? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", -\");  warmreg(reg_m); wshift; $fwrite(decompile_file,\"]\"); end\n           6'b11100? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", \");   warmreg(reg_m); wshift; $fwrite(decompile_file,\"]\"); end\n           6'b11010? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", -\");  warmreg(reg_m); wshift; $fwrite(decompile_file,\"]!\");end\n           6'b11110? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\", \");   warmreg(reg_m); wshift; $fwrite(decompile_file,\"]!\");end\n\n           6'b10000? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], -\"); warmreg(reg_m); wshift; end\n           6'b10100? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], \");  warmreg(reg_m); wshift; end\n           6'b10010? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], -\"); warmreg(reg_m); wshift; end\n           6'b10110? : begin $fwrite(decompile_file,\", [\"); warmreg(reg_n); $fwrite(decompile_file,\"], \");  warmreg(reg_m); wshift; end\n\n    endcase       \n    end\nendtask",
        "task regop_args;\n    begin\n    if (!opcode_compare)\n        warmreg(reg_d);\n        \n    if (!opcode_move )\n        begin\n        if (!opcode_compare)\n            begin\n            $fwrite(decompile_file,\", \");\n            if (reg_d < 4'd10 || reg_d > 4'd12) \n                $fwrite(decompile_file,\" \");\n            end\n        warmreg(reg_n);\n        $fwrite(decompile_file,\", \");\n        if (reg_n < 4'd10 || reg_n > 4'd12) \n            $fwrite(decompile_file,\" \");\n        end\n    else\n        begin\n        $fwrite(decompile_file,\", \");\n        if (reg_d < 4'd10 || reg_d > 4'd12) \n            $fwrite(decompile_file,\" \");\n        end    \n            \n    if (shift_op_imm)  \n        begin\n        if (|imm32[31:15])\n            $fwrite(decompile_file,\"#0x%08h\", imm32);\n        else\n            $fwrite(decompile_file,\"#%1d\", imm32);\n        end        \n    else \n        begin\n        warmreg(reg_m);\n        if (execute_instruction[4]) \n            \n            wshiftreg;\n        else \n            \n            wshift;\n        end       \n    end\nendtask",
        "task swap_args;\n    begin\n    warmreg(reg_d);\n    $fwrite(decompile_file,\", \");\n    warmreg(reg_m);\n    $fwrite(decompile_file,\", [\");\n    warmreg(reg_n); \n    $fwrite(decompile_file,\"]\");\n    end\nendtask",
        "task mult_args;\n    begin\n    warmreg(reg_n);  \n    $fwrite(decompile_file,\", \");\n    warmreg(reg_m);\n    $fwrite(decompile_file,\", \");\n    warmreg(reg_s); \n\n    if (execute_instruction[21]) \n        begin\n        $fwrite(decompile_file,\", \");\n        warmreg(reg_d); \n        end\n    end\nendtask",
        "task branch_args;\nreg [31:0] shift_amount;\n    begin\n    if (execute_instruction[23]) \n        shift_amount = {~execute_instruction[23:0] + 24'd1, 2'd0};\n    else\n        shift_amount = {execute_instruction[23:0], 2'd0};\n\n    if (execute_instruction[23]) \n        fwrite_hex_drop_zeros ( decompile_file, get_reg_val( 5'd21 ) - shift_amount );\n    else             \n        fwrite_hex_drop_zeros ( decompile_file, get_reg_val( 5'd21 ) + shift_amount );\n    end\nendtask",
        "task codtrans_args;\n    begin\n    \n    $fwrite(decompile_file,\"%1d, \", execute_instruction[11:8]);\n    \n    $fwrite(decompile_file,\"cr%1d, \", execute_instruction[15:12]);\n    \n    warmreg(reg_n); \n    end\nendtask",
        "task cortrans_args;\n    begin\n    \n    $fwrite(decompile_file,\"%1d, \", execute_instruction[11:8]);\n    \n    $fwrite(decompile_file,\"%1d, \", execute_instruction[23:21]);\n    \n    warmreg(reg_d); \n    \n    $fwrite(decompile_file,\", cr%1d\", execute_instruction[19:16]);\n    \n    $fwrite(decompile_file,\", cr%1d\", execute_instruction[3:0]);\n    \n    $fwrite(decompile_file,\", {%1d}\",   execute_instruction[7:5]);\n    end\nendtask",
        "task w_mtrans_type;\n    begin\n    case( mtrans_itype )\n        4'h0:    $fwrite(decompile_file,\"da\");\n        4'h1:    $fwrite(decompile_file,\"ia\");\n        4'h2:    $fwrite(decompile_file,\"db\");\n        4'h3:    $fwrite(decompile_file,\"ib\");\n        default: $fwrite(decompile_file,\"xx\");\n    endcase    \n    end\nendtask",
        "task wcond;\n    begin\n    case( condition)\n        4'h0:    $fwrite(decompile_file,\"eq\");\n        4'h1:    $fwrite(decompile_file,\"ne\");\n        4'h2:    $fwrite(decompile_file,\"cs\");\n        4'h3:    $fwrite(decompile_file,\"cc\");\n        4'h4:    $fwrite(decompile_file,\"mi\");\n        4'h5:    $fwrite(decompile_file,\"pl\");\n        4'h6:    $fwrite(decompile_file,\"vs\");\n        4'h7:    $fwrite(decompile_file,\"vc\");\n        4'h8:    $fwrite(decompile_file,\"hi\");\n        4'h9:    $fwrite(decompile_file,\"ls\"); \n        4'ha:    $fwrite(decompile_file,\"ge\"); \n        4'hb:    $fwrite(decompile_file,\"lt\");\n        4'hc:    $fwrite(decompile_file,\"gt\");\n        4'hd:    $fwrite(decompile_file,\"le\"); \n        4'he:    $fwrite(decompile_file,\"  \");  \n        default: $fwrite(decompile_file,\"nv\");  \n    endcase    \n    end\nendtask",
        "always @( posedge reset, posedge clk ) begin\n\tif (reset) begin\n\t\n\tend else begin\n\t\t  if ( \n\t\t       i_pc_sel != 3'd0 && \n\t\t       i_pc_wen &&\n\t\t       !i_core_stall && \n\t\t       i_instruction_execute && \n\t\t       i_interrupt == 3'd0 &&\n\t\t       !execute_undefined &&\n\t\t       itype != SWI &&\n\t\t       execute_address != get_32bit_signal(0)  \n\t\t       )\n\t\t      begin\n\t\t      $fwrite(decompile_file,\"%09d              jump    from \", `U_TB.clk_count);\n\t\t      fwrite_hex_drop_zeros(decompile_file,  pcf(execute_address));\n\t\t      $fwrite(decompile_file,\" to \");\n\t\t      fwrite_hex_drop_zeros(decompile_file,  pcf(get_32bit_signal(0)) ); \n\t\t      $fwrite(decompile_file,\", r0 %08h, \",  get_reg_val ( 5'd0 ));\n\t\t      $fwrite(decompile_file,\"r1 %08h\\n\",    get_reg_val ( 5'd1 ));\n\t\t      end\n\tend\nend",
        "always @( posedge reset, posedge clk ) begin\n\tif (reset) begin\n\t\tinterrupt_d1 <= 3'b000;\n\tend else begin\n\t    if ( !i_core_stall )\n\t\t  begin\n\t\t  interrupt_d1 <= i_interrupt;\n\t\t  \n\t\t  \n\t\t  if ( interrupt_d1 != 3'd0 && i_interrupt_state )\n\t\t      begin\n\t\t      $fwrite( decompile_file,\"%09d              interrupt \", `U_TB.clk_count );\n\t\t      case ( interrupt_d1 )\n\t\t          3'd1:    $fwrite( decompile_file,\"data abort\" );\n\t\t          3'd2:    $fwrite( decompile_file,\"firq\" );\n\t\t          3'd3:    $fwrite( decompile_file,\"irq\" );\n\t\t          3'd4:    $fwrite( decompile_file,\"address exception\" );\n\t\t          3'd5:    $fwrite( decompile_file,\"instruction abort\" );\n\t\t          default: $fwrite( decompile_file,\"unknown type\" );\n\t\t      endcase\n\t\t      $fwrite( decompile_file,\", return addr \" );\n\t\t      \n\t\t      case ( interrupt_d1 )\n\t\t          3'd1:    $fwrite(decompile_file,\"%08h\\n\",  pcf(get_reg_val(5'd16)));\n\t\t          3'd2:    $fwrite(decompile_file,\"%08h\\n\",  pcf(get_reg_val(5'd17)));\n\t\t          3'd3:    $fwrite(decompile_file,\"%08h\\n\",  pcf(get_reg_val(5'd18)));\n\t\t          3'd4:    $fwrite(decompile_file,\"%08h\\n\",  pcf(get_reg_val(5'd19)));\n\t\t          3'd5:    $fwrite(decompile_file,\"%08h\\n\",  pcf(get_reg_val(5'd19)));\n\t\t          3'd7:    $fwrite(decompile_file,\"%08h\\n\",  pcf(get_reg_val(5'd20)));\n\t\t          default: ;\n\t\t      endcase\n\t\t      end\n\t\tend\n\tend\nend",
        "always @( posedge reset, posedge clk ) begin\n\tif (reset) begin\n\t\ttmp_address <= 'd0;\n\tend else begin\n    \t\t\n\t\tif ( get_1bit_signal(0) && !get_1bit_signal(3) ) begin\n\t\t\t$fwrite(decompile_file, \"%09d              write   addr \", `U_TB.clk_count);\n\t\t\ttmp_address = get_32bit_signal(2);\n\t\t\tfwrite_hex_drop_zeros(decompile_file, {tmp_address [31:2], 2'd0} );\n\t\n\t\t\t$fwrite(decompile_file, \", data %08h, be %h\", \n\t\t\t    get_32bit_signal(3),    \n\t\t\t    get_4bit_signal (0));   \n\t\t\t\t\t\t\t   \n\t\t\t$fwrite(decompile_file, \"\\n\");\n\t\tend\n\t\t\n\t\tif ( get_1bit_signal(4) && !get_1bit_signal(1) ) begin\n\t\t\t$fwrite(decompile_file, \"%09d              read    addr \", `U_TB.clk_count);\n\t\t\ttmp_address = get_32bit_signal(5);\n\t\t\tfwrite_hex_drop_zeros(decompile_file, {tmp_address[31:2], 2'd0} );    \n\t\t\t\t   \n\t\t\t$fwrite(decompile_file, \", data %08h to \", get_32bit_signal(4));\n\t\t\twarmreg(get_4bit_signal(1)); \n\t\t\t\t\t\t\t  \n\t\t\t$fwrite(decompile_file, \"\\n\");\n\t\tend\n\t\t\n\t\tif ( execute_now ) begin\n\t\t\t\n\t\t\tif ( interrupt_d1 == 3'd0 || interrupt_d1 == 3'd7 ) begin\n\t\t\t\t$fwrite(decompile_file,\"%09d  \", `U_TB.clk_count);\n\n\t\t\t\t\n\t\t\t\tif      ( execute_address < 32'h10)        $fwrite(decompile_file,\"       %01x:  \", {execute_address[ 3:1], 1'd0});\n\t\t\t\telse if ( execute_address < 32'h100)       $fwrite(decompile_file,\"      %02x:  \",  {execute_address[ 7:1], 1'd0}); \n\t\t\t\telse if ( execute_address < 32'h1000)      $fwrite(decompile_file,\"     %03x:  \",   {execute_address[11:1], 1'd0}); \n\t\t\t\telse if ( execute_address < 32'h10000)     $fwrite(decompile_file,\"    %04x:  \",    {execute_address[15:1], 1'd0});\n\t\t\t\telse if ( execute_address < 32'h100000)    $fwrite(decompile_file,\"   %05x:  \",     {execute_address[19:1], 1'd0});\n\t\t\t\telse if ( execute_address < 32'h1000000)   $fwrite(decompile_file,\"  %06x:  \",      {execute_address[23:1], 1'd0});\n\t\t\t\telse if ( execute_address < 32'h10000000)  $fwrite(decompile_file,\" %07x:  \",       {execute_address[27:1], 1'd0});\n\t\t\t\telse                                       $fwrite(decompile_file,\"%8x:  \",         {execute_address[31:1], 1'd0});\n\t\t\t\t\n\t\t\t\t\n\t\t\t\tif (!i_instruction_execute) begin\n\t\t\t\t\t$fwrite(decompile_file,\"-\");\n\t\t\t\t\tif ( itype == SWI )\n\t\t\t\t\t  $display (\"Cycle %09d  SWI not taken *************\", `U_TB.clk_count);\n\t\t\t\t\tend\n\t\t\t\telse     \n\t\t\t\t\t$fwrite(decompile_file,\" \");\n\t\t\t    \n\t\t\t\t\n\t\t\t\t\n\t\t\t\t\n\t\t\t\tcase (numchars( xINSTRUCTION_EXECUTE ))\n\t\t\t\t    4'd1: $fwrite(decompile_file,\"%s\", xINSTRUCTION_EXECUTE[39:32] );\n\t\t\t\t    4'd2: $fwrite(decompile_file,\"%s\", xINSTRUCTION_EXECUTE[39:24] );\n\t\t\t\t    4'd3: $fwrite(decompile_file,\"%s\", xINSTRUCTION_EXECUTE[39:16] );\n\t\t\t\t    4'd4: $fwrite(decompile_file,\"%s\", xINSTRUCTION_EXECUTE[39: 8] );\n\t\t\t\tdefault:  $fwrite(decompile_file,\"%s\", xINSTRUCTION_EXECUTE[39: 0] );\n\t\t\t\tendcase\n\n\t\t\t\tfchars = 8 - numchars(xINSTRUCTION_EXECUTE);\n\t\t  \n\t\t\t\t\n\t\t\t\tif (itype   == MTRANS )\n\t\t\t\t    begin\n\t\t\t\t    w_mtrans_type;           \n\t\t\t\t    fchars = fchars - 2;\n\t\t\t\t    end\n\n\t\t\t\t\n\t\t\t\tif ( ((itype == REGOP && !opcode_compare) || itype == MULT ) && s_bit == 1'b1 )\n\t\t\t\t    begin\n\t\t\t\t    $fwrite(decompile_file,\"s\");\n\t\t\t\t    fchars = fchars - 1;\n\t\t\t\t    end\n\n\t\t\t\t\n\t\t\t\tif ( itype == REGOP && opcode_compare && s_bit == 1'b1 && reg_d == 4'd15 )\n\t\t\t\t    begin\n\t\t\t\t    $fwrite(decompile_file,\"p\");\n\t\t\t\t    fchars = fchars - 1;\n\t\t\t\t    end\n\n\t\t\t\t\n\t\t\t\tif ( condition != AL )\n\t\t\t\t    begin\n\t\t\t\t    wcond;\n\t\t\t\t    fchars = fchars - 2;\n\t\t\t\t    end\n\t\t\t\t\t\t    \n\t\t\t\t\n\t\t\t\tcase ( fchars )\n\t\t\t\t    4'd0: $fwrite(decompile_file,\"\");\n\t\t\t\t    4'd1: $fwrite(decompile_file,\" \");\n\t\t\t\t    4'd2: $fwrite(decompile_file,\"  \");\n\t\t\t\t    4'd3: $fwrite(decompile_file,\"   \");\n\t\t\t\t    4'd4: $fwrite(decompile_file,\"    \");\n\t\t\t\t    4'd5: $fwrite(decompile_file,\"     \");\n\t\t\t\t    4'd6: $fwrite(decompile_file,\"      \");\n\t\t\t\t    4'd7: $fwrite(decompile_file,\"       \");\n\t\t\t\t    4'd8: $fwrite(decompile_file,\"        \");\n\t\t\t\tdefault:  $fwrite(decompile_file,\"         \");\n\t\t\t\tendcase\n\n\t\t\t\t\n\t\t\t\t\n\t\t\t\t\n\t\t\t\tcase ( itype )\n\t\t\t\t    REGOP:     regop_args;\n\t\t\t\t    TRANS:     trans_args;\n\t\t\t\t    MTRANS:    mtrans_args;\n\t\t\t\t    BRANCH:    branch_args;\n\t\t\t\t    MULT:      mult_args;\n\t\t\t\t    SWAP:      swap_args;\n\t\t\t\t    CODTRANS:  codtrans_args; \n\t\t\t\t    COREGOP:   begin \n\t\t\t\t\t\t   \n\t\t\t\t\t\t   $write(\"Coregop not implemented in decompiler yet\\n\"); \n\t\t\t\t\t\t   end\n\t\t\t\t    CORTRANS:  cortrans_args; \n\t\t\t\t    SWI:       $fwrite(decompile_file,\"#0x%06h\", execute_instruction[23:0]);\n\t\t\t\t    default: begin\n\t\t\t\t\t\t `TB_ERROR_MESSAGE\n\t\t\t\t\t\t $write(\"Unknown Instruction Type ERROR\\n\");\n\t\t\t\t\t\t end                     \n\t\t\t\tendcase\n\n\t\t\t\t$fwrite( decompile_file,\"\\n\" );\n\t\t\tend\n\n\t\t\t\n\t\t\tif ( i_instruction_execute && execute_undefined ) begin\n\t\t\t\t$fwrite( decompile_file,\"%09d              interrupt undefined instruction\", `U_TB.clk_count );\n\t\t\t\t$fwrite( decompile_file,\", return addr \" );\n\t\t\t\t$fwrite( decompile_file,\"%08x\\n\",  pcf(get_reg_val(5'd21)-4'd4) );\n\t\t\tend\n\n\t\t\t\n\t\t\tif ( i_instruction_execute && itype == SWI ) begin\n\t\t\t\t$fwrite( decompile_file,\"%09d              interrupt swi\", `U_TB.clk_count );\n\t\t\t\t$fwrite( decompile_file,\", return addr \" );\n\t\t\t\t$fwrite( decompile_file,\"%08x\\n\",  pcf(get_reg_val(5'd21)-4'd4) );\n\t\t\tend\n\t\tend\n\tend",
        "always @ ( posedge reset, posedge clk ) begin\n\tif (reset) begin\n\t\txINSTRUCTION_EXECUTE_R <= \"---   \";\n\tend else begin\n\t\txINSTRUCTION_EXECUTE_R <= xINSTRUCTION_EXECUTE;\n\tend\nend",
        "always @*\n    begin\n    \n    if ( !execute_now ) \n        begin \n        xINSTRUCTION_EXECUTE =  xINSTRUCTION_EXECUTE_R; \n        end \n\n    else if ( itype == REGOP    && opcode == ADC                                                          ) xINSTRUCTION_EXECUTE = \"adc  \";\n    else if ( itype == REGOP    && opcode == ADD                                                          ) xINSTRUCTION_EXECUTE = \"add  \";\n    else if ( itype == REGOP    && opcode == AND                                                          ) xINSTRUCTION_EXECUTE = \"and  \";\n    else if ( itype == BRANCH   && execute_instruction[24] == 1'b0                                        ) xINSTRUCTION_EXECUTE = \"b    \";\n    else if ( itype == REGOP    && opcode == BIC                                                          ) xINSTRUCTION_EXECUTE = \"bic  \";\n    else if ( itype == BRANCH   && execute_instruction[24] == 1'b1                                        ) xINSTRUCTION_EXECUTE = \"bl   \";\n    else if ( itype == COREGOP                                                                            ) xINSTRUCTION_EXECUTE = \"cdp  \";\n    else if ( itype == REGOP    && opcode == CMN                                                          ) xINSTRUCTION_EXECUTE = \"cmn  \";\n    else if ( itype == REGOP    && opcode == CMP                                                          ) xINSTRUCTION_EXECUTE = \"cmp  \";\n    else if ( itype == REGOP    && opcode == EOR                                                          ) xINSTRUCTION_EXECUTE = \"eor  \";\n    else if ( itype == CODTRANS && execute_instruction[20] == 1'b1                                        ) xINSTRUCTION_EXECUTE = \"ldc  \";\n    else if ( itype == MTRANS   && execute_instruction[20] == 1'b1                                        ) xINSTRUCTION_EXECUTE = \"ldm  \";\n    else if ( itype == TRANS    && {execute_instruction[22],execute_instruction[20]}    == {1'b0, 1'b1}   ) xINSTRUCTION_EXECUTE = \"ldr  \";\n    else if ( itype == TRANS    && {execute_instruction[22],execute_instruction[20]}    == {1'b1, 1'b1}   ) xINSTRUCTION_EXECUTE = \"ldrb \";\n    else if ( itype == CORTRANS && execute_instruction[20] == 1'b0                                        ) xINSTRUCTION_EXECUTE = \"mcr  \";\n    else if ( itype == MULT     && execute_instruction[21] == 1'b1                                        ) xINSTRUCTION_EXECUTE = \"mla  \";\n    else if ( itype == REGOP    && opcode == MOV                                                          ) xINSTRUCTION_EXECUTE = \"mov  \";\n    else if ( itype == CORTRANS && execute_instruction[20] == 1'b1                                        ) xINSTRUCTION_EXECUTE = \"mrc  \";\n    else if ( itype == MULT     && execute_instruction[21] == 1'b0                                        ) xINSTRUCTION_EXECUTE = \"mul  \";\n    else if ( itype == REGOP    && opcode == MVN                                                          ) xINSTRUCTION_EXECUTE = \"mvn  \";\n    else if ( itype == REGOP    && opcode == ORR                                                          ) xINSTRUCTION_EXECUTE = \"orr  \";\n    else if ( itype == REGOP    && opcode == RSB                                                          ) xINSTRUCTION_EXECUTE = \"rsb  \";\n    else if ( itype == REGOP    && opcode == RSC                                                          ) xINSTRUCTION_EXECUTE = \"rsc  \";\n    else if ( itype == REGOP    && opcode == SBC                                                          ) xINSTRUCTION_EXECUTE = \"sbc  \";\n    else if ( itype == CODTRANS && execute_instruction[20] == 1'b0                                        ) xINSTRUCTION_EXECUTE = \"stc  \";\n    else if ( itype == MTRANS   && execute_instruction[20] == 1'b0                                        ) xINSTRUCTION_EXECUTE = \"stm  \";\n    else if ( itype == TRANS    && {execute_instruction[22],execute_instruction[20]}    == {1'b0, 1'b0}   ) xINSTRUCTION_EXECUTE = \"str  \";\n    else if ( itype == TRANS    && {execute_instruction[22],execute_instruction[20]}    == {1'b1, 1'b0}   ) xINSTRUCTION_EXECUTE = \"strb \";\n    else if ( itype == REGOP    && opcode == SUB                                                          ) xINSTRUCTION_EXECUTE = \"sub  \";  \n    else if ( itype == SWI                                                                                ) xINSTRUCTION_EXECUTE = \"swi  \";  \n    else if ( itype == SWAP     && execute_instruction[22] == 1'b0                                        ) xINSTRUCTION_EXECUTE = \"swp  \";  \n    else if ( itype == SWAP     && execute_instruction[22] == 1'b1                                        ) xINSTRUCTION_EXECUTE = \"swpb \";  \n    else if ( itype == REGOP    && opcode == TEQ                                                          ) xINSTRUCTION_EXECUTE = \"teq  \";  \n    else if ( itype == REGOP    && opcode == TST                                                          ) xINSTRUCTION_EXECUTE = \"tst  \";  \n    else                                                                                                    xINSTRUCTION_EXECUTE = \"unkow\";  \n    end",
        "assign itype = \n    {execute_instruction[27:23], execute_instruction[21:20], execute_instruction[11:4] } == { 5'b00010, 2'b00, 8'b00001001 } ? SWAP     :  \n    {execute_instruction[27:22], execute_instruction[7:4]                              } == { 6'b000000, 4'b1001           } ? MULT     :  \n    {execute_instruction[27:26]                                                        } == { 2'b00                        } ? REGOP    :    \n    {execute_instruction[27:26]                                                        } == { 2'b01                        } ? TRANS    :\n    {execute_instruction[27:25]                                                        } == { 3'b100                       } ? MTRANS   :\n    {execute_instruction[27:25]                                                        } == { 3'b101                       } ? BRANCH   :\n    {execute_instruction[27:25]                                                        } == { 3'b110                       } ? CODTRANS :\n    {execute_instruction[27:24], execute_instruction[4]                                } == { 4'b1110, 1'b0                } ? COREGOP  :\n    {execute_instruction[27:24], execute_instruction[4]                                } == { 4'b1110, 1'b1                } ? CORTRANS :\n                                                                                                                               SWI      ;\n\n                                                                                                                 \n\n\n\n\nassign TYPE_NAME    = itype == REGOP    ? \"REGOP   \" :\n                      itype == MULT     ? \"MULT    \" :\n                      itype == SWAP     ? \"SWAP    \" :\n                      itype == TRANS    ? \"TRANS   \" : \n                      itype == MTRANS   ? \"MTRANS  \" : \n                      itype == BRANCH   ? \"BRANCH  \" : \n                      itype == CODTRANS ? \"CODTRANS\" : \n                      itype == COREGOP  ? \"COREGOP \" : \n                      itype == CORTRANS ? \"CORTRANS\" : \n                      itype == SWI      ? \"SWI     \" : \n                                         \"UNKNOWN \" ;",
        "assign opcode_compare =\n            opcode == CMP || \n            opcode == CMN || \n            opcode == TEQ || \n            opcode == TST ;\n            \nassign opcode_move =\n            opcode == MOV || \n            opcode == MVN ;\n            \nassign shift_op_imm = itype == REGOP && execute_instruction[25] == 1'd1;\n\nassign imm32 =  execute_instruction[11:8] == 4'h0 ? {            24'h0, imm8[7:0] } :\n                execute_instruction[11:8] == 4'h1 ? { imm8[1:0], 24'h0, imm8[7:2] } :\n                execute_instruction[11:8] == 4'h2 ? { imm8[3:0], 24'h0, imm8[7:4] } :\n                execute_instruction[11:8] == 4'h3 ? { imm8[5:0], 24'h0, imm8[7:6] } :\n                execute_instruction[11:8] == 4'h4 ? { imm8[7:0], 24'h0            } :\n                execute_instruction[11:8] == 4'h5 ? { 2'h0,  imm8[7:0], 22'h0 }     :\n                execute_instruction[11:8] == 4'h6 ? { 4'h0,  imm8[7:0], 20'h0 }     :\n                execute_instruction[11:8] == 4'h7 ? { 6'h0,  imm8[7:0], 18'h0 }     :\n                execute_instruction[11:8] == 4'h8 ? { 8'h0,  imm8[7:0], 16'h0 }     :\n                execute_instruction[11:8] == 4'h9 ? { 10'h0, imm8[7:0], 14'h0 }     :\n                execute_instruction[11:8] == 4'ha ? { 12'h0, imm8[7:0], 12'h0 }     :\n                execute_instruction[11:8] == 4'hb ? { 14'h0, imm8[7:0], 10'h0 }     :\n                execute_instruction[11:8] == 4'hc ? { 16'h0, imm8[7:0], 8'h0  }     :\n                execute_instruction[11:8] == 4'hd ? { 18'h0, imm8[7:0], 6'h0  }     :\n                execute_instruction[11:8] == 4'he ? { 20'h0, imm8[7:0], 4'h0  }     :\n                                                    { 22'h0, imm8[7:0], 2'h0  }     ;",
        "assign opcode       = execute_instruction[24:21];\nassign condition    = execute_instruction[31:28];\nassign s_bit        = execute_instruction[20];\nassign reg_n        = execute_instruction[19:16];\nassign reg_d        = execute_instruction[15:12];\nassign reg_m        = execute_instruction[3:0];\nassign reg_s        = execute_instruction[11:8];\nassign shift_imm    = execute_instruction[11:7];\nassign offset12     = execute_instruction[11:0];\nassign offset8      = {execute_instruction[11:8], execute_instruction[3:0]};\nassign imm8         = execute_instruction[7:0];\nassign no_shift     = execute_instruction[11:4] == 8'h0;",
        "initial \n    #1 decompile_file = $fopen(`A25_DECOMPILE_FILE, \"w\");\n\n\n\n\n\nassign opcode       = execute_instruction[24:21];\nassign condition    = execute_instruction[31:28];\nassign s_bit        = execute_instruction[20];\nassign reg_n        = execute_instruction[19:16];\nassign reg_d        = execute_instruction[15:12];\nassign reg_m        = execute_instruction[3:0];\nassign reg_s        = execute_instruction[11:8];\nassign shift_imm    = execute_instruction[11:7];\nassign offset12     = execute_instruction[11:0];\nassign offset8      = {execute_instruction[11:8], execute_instruction[3:0]};\nassign imm8         = execute_instruction[7:0];\nassign no_shift     = execute_instruction[11:4] == 8'h0;\nassign mtrans_itype = execute_instruction[24:23];\n\nassign opcode_compare =\n            opcode == CMP || \n            opcode == CMN || \n            opcode == TEQ || \n            opcode == TST ;\n            \nassign opcode_move =\n            opcode == MOV || \n            opcode == MVN ;\n            \nassign shift_op_imm = itype == REGOP && execute_instruction[25] == 1'd1;\n\nassign imm32 =  execute_instruction[11:8] == 4'h0 ? {            24'h0, imm8[7:0] } :\n                execute_instruction[11:8] == 4'h1 ? { imm8[1:0], 24'h0, imm8[7:2] } :\n                execute_instruction[11:8] == 4'h2 ? { imm8[3:0], 24'h0, imm8[7:4] } :\n                execute_instruction[11:8] == 4'h3 ? { imm8[5:0], 24'h0, imm8[7:6] } :\n                execute_instruction[11:8] == 4'h4 ? { imm8[7:0], 24'h0            } :\n                execute_instruction[11:8] == 4'h5 ? { 2'h0,  imm8[7:0], 22'h0 }     :\n                execute_instruction[11:8] == 4'h6 ? { 4'h0,  imm8[7:0], 20'h0 }     :\n                execute_instruction[11:8] == 4'h7 ? { 6'h0,  imm8[7:0], 18'h0 }     :\n                execute_instruction[11:8] == 4'h8 ? { 8'h0,  imm8[7:0], 16'h0 }     :\n                execute_instruction[11:8] == 4'h9 ? { 10'h0, imm8[7:0], 14'h0 }     :\n                execute_instruction[11:8] == 4'ha ? { 12'h0, imm8[7:0], 12'h0 }     :\n                execute_instruction[11:8] == 4'hb ? { 14'h0, imm8[7:0], 10'h0 }     :\n                execute_instruction[11:8] == 4'hc ? { 16'h0, imm8[7:0], 8'h0  }     :\n                execute_instruction[11:8] == 4'hd ? { 18'h0, imm8[7:0], 6'h0  }     :\n                execute_instruction[11:8] == 4'he ? { 20'h0, imm8[7:0], 4'h0  }     :\n                                                    { 22'h0, imm8[7:0], 2'h0  }     ;\n\n\n\n\n\n\nassign itype = \n    {execute_instruction[27:23], execute_instruction[21:20], execute_instruction[11:4] } == { 5'b00010, 2'b00, 8'b00001001 } ? SWAP     :  \n    {execute_instruction[27:22], execute_instruction[7:4]                              } == { 6'b000000, 4'b1001           } ? MULT     :  \n    {execute_instruction[27:26]                                                        } == { 2'b00                        } ? REGOP    :    \n    {execute_instruction[27:26]                                                        } == { 2'b01                        } ? TRANS    :\n    {execute_instruction[27:25]                                                        } == { 3'b100                       } ? MTRANS   :\n    {execute_instruction[27:25]                                                        } == { 3'b101                       } ? BRANCH   :\n    {execute_instruction[27:25]                                                        } == { 3'b110                       } ? CODTRANS :\n    {execute_instruction[27:24], execute_instruction[4]                                } == { 4'b1110, 1'b0                } ? COREGOP  :\n    {execute_instruction[27:24], execute_instruction[4]                                } == { 4'b1110, 1'b1                } ? CORTRANS :\n                                                                                                                               SWI      ;",
        "always @ ( posedge reset, posedge clk ) begin\n\tif (reset) begin\n\t\texecute_valid = 'd0;\n\tend else if ( !i_core_stall ) begin\n\t\texecute_valid <= i_instruction_valid;\n\tend\nend",
        "always @( posedge reset, posedge clk ) begin\n\tif (reset) begin\n\t\texecute_address <= 'd0;\n\t\texecute_instruction <= 'd0;\n\t\texecute_now <= 'd0;\n\t\texecute_undefined <= 'd0;\n\tend else begin\n\t\tif ( !i_core_stall && i_instruction_valid ) begin\n\t\t\texecute_instruction <= i_instruction;\n\t\t\texecute_address     <= i_instruction_address;\n\t\t\texecute_undefined   <= i_instruction_undefined;\n\t\t\texecute_now         <= 1'd1;\n\t\tend else begin\n\t\t\texecute_now         <= 1'd0;\n\t\tend\n\tend\nend"
    ]
}