INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/imports/new/add_sub_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_1/new/Lab2b_Part0_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
