<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="io_bufffer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="io_buffer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="io_buffer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="io_buffer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="io_buffer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="io_buffer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="io_buffer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="io_buffer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="io_buffer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="io_buffer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="io_buffer.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="io_buffer.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="io_buffer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="io_buffer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="io_buffer.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="io_buffer.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="io_buffer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="io_buffer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="io_buffer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="io_buffer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="io_buffer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="io_buffer.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="io_buffer.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="io_buffer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="io_buffer_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="io_buffer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="io_buffer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="io_buffer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="io_buffer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="io_buffer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="io_buffer_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="io_buffer_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="io_buffer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="io_buffer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="io_buffer_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="io_buffer_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="io_buffer_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="io_buffer_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="io_buffer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1682628191" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1682628191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682628191" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3229765274137576906" xil_pn:start_ts="1682628191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682628191" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7428946176659918000" xil_pn:start_ts="1682628191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682628191" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1682628191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682628191" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2682881058916465080" xil_pn:start_ts="1682628191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682628191" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1682628191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682628191" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1357019399746630042" xil_pn:start_ts="1682628191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682695749" xil_pn:in_ck="166105408865810389" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6798396391876747997" xil_pn:start_ts="1682695743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="io_buffer.lso"/>
      <outfile xil_pn:name="io_buffer.ngc"/>
      <outfile xil_pn:name="io_buffer.ngr"/>
      <outfile xil_pn:name="io_buffer.prj"/>
      <outfile xil_pn:name="io_buffer.stx"/>
      <outfile xil_pn:name="io_buffer.syr"/>
      <outfile xil_pn:name="io_buffer.xst"/>
      <outfile xil_pn:name="io_buffer_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1682695749" xil_pn:in_ck="4476463040944814769" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119202487746778381" xil_pn:start_ts="1682695749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682695754" xil_pn:in_ck="2121621515631308968" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2086518212297044851" xil_pn:start_ts="1682695749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="io_buffer.bld"/>
      <outfile xil_pn:name="io_buffer.ngd"/>
      <outfile xil_pn:name="io_buffer_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1682695758" xil_pn:in_ck="-996159850474065559" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1682695754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="io_buffer.pcf"/>
      <outfile xil_pn:name="io_buffer_map.map"/>
      <outfile xil_pn:name="io_buffer_map.mrp"/>
      <outfile xil_pn:name="io_buffer_map.ncd"/>
      <outfile xil_pn:name="io_buffer_map.ngm"/>
      <outfile xil_pn:name="io_buffer_map.xrpt"/>
      <outfile xil_pn:name="io_buffer_summary.xml"/>
      <outfile xil_pn:name="io_buffer_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1682695768" xil_pn:in_ck="1910465100853570210" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1682695758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="io_buffer.ncd"/>
      <outfile xil_pn:name="io_buffer.pad"/>
      <outfile xil_pn:name="io_buffer.par"/>
      <outfile xil_pn:name="io_buffer.ptwx"/>
      <outfile xil_pn:name="io_buffer.unroutes"/>
      <outfile xil_pn:name="io_buffer.xpi"/>
      <outfile xil_pn:name="io_buffer_pad.csv"/>
      <outfile xil_pn:name="io_buffer_pad.txt"/>
      <outfile xil_pn:name="io_buffer_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1682696014" xil_pn:in_ck="-3578650482228007884" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1682696010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="io_buffer.bgn"/>
      <outfile xil_pn:name="io_buffer.bit"/>
      <outfile xil_pn:name="io_buffer.drc"/>
      <outfile xil_pn:name="io_buffer.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1682695768" xil_pn:in_ck="4722610853825236453" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1682695765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="io_buffer.twr"/>
      <outfile xil_pn:name="io_buffer.twx"/>
    </transform>
    <transform xil_pn:end_ts="1682628347" xil_pn:in_ck="-6860738708836370996" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1682628316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
