{
	"route__net": 3304,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 1028,
	"route__wirelength__iter:1": 156543,
	"route__drc_errors__iter:2": 468,
	"route__wirelength__iter:2": 156194,
	"route__drc_errors__iter:3": 345,
	"route__wirelength__iter:3": 156122,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 156156,
	"route__drc_errors": 0,
	"route__wirelength": 156156,
	"route__vias": 23266,
	"route__vias__singlecut": 23266,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 1e+06,
	"design__core__area": 965290,
	"design__instance__count": 17079,
	"design__instance__area": 42799.8,
	"design__instance__count__stdcell": 17079,
	"design__instance__area__stdcell": 42799.8,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.0443388,
	"design__instance__utilization__stdcell": 0.0443388,
	"design__instance__count__class:fill_cell": 718,
	"design__instance__count__class:tap_cell": 13718,
	"design__instance__count__class:antenna_cell": 90,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 273,
	"design__instance__count__class:inverter": 62,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2916,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}