{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 442,
    "design__inferred_latch__count": 0,
    "design__instance__count": 15650,
    "design__instance__area": 118738,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 411,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.006146503146737814,
    "power__switching__total": 0.00233241799287498,
    "power__leakage__total": 1.2253150316610117e-07,
    "power__total": 0.008479043841362,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.33377665465146267,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.339320997570943,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2462922158153717,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 2.3931586278930888,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.246292,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 2.393159,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 411,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3118446977800757,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.31586409382095365,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.07847012151058282,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.837821169488983,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.07847,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 6.837821,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 411,
    "design__max_cap_violation__count": 1,
    "clock__skew__worst_hold": -0.3044138083326459,
    "clock__skew__worst_setup": 0.3086373743935268,
    "timing__hold__ws": 0.07749512362278217,
    "timing__setup__ws": 2.055981221243141,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.077495,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 2.055981,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 682.64 225.76",
    "design__core__bbox": "2.76 2.72 679.88 223.04",
    "design__io": 45,
    "design__die__area": 154113,
    "design__core__area": 149183,
    "design__instance__count__stdcell": 15650,
    "design__instance__area__stdcell": 118738,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.795919,
    "design__instance__utilization__stdcell": 0.795919,
    "design__instance__count__class:buffer": 66,
    "design__instance__count__class:inverter": 89,
    "design__instance__count__class:sequential_cell": 1657,
    "design__instance__count__class:multi_input_combinational_cell": 5638,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 6073,
    "design__instance__count__class:tap_cell": 2158,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 330911,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 1892,
    "design__instance__count__class:clock_buffer": 91,
    "design__instance__count__class:clock_inverter": 28,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 1270,
    "antenna__violating__nets": 2,
    "antenna__violating__pins": 2,
    "route__antenna_violation__count": 2,
    "design__instance__count__class:antenna_cell": 4031,
    "antenna_diodes_count": 13,
    "route__net": 9445,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 8823,
    "route__wirelength__iter:1": 392011,
    "route__drc_errors__iter:2": 5243,
    "route__wirelength__iter:2": 389034,
    "route__drc_errors__iter:3": 4829,
    "route__wirelength__iter:3": 388281,
    "route__drc_errors__iter:4": 976,
    "route__wirelength__iter:4": 387874,
    "route__drc_errors__iter:5": 348,
    "route__wirelength__iter:5": 387872,
    "route__drc_errors__iter:6": 263,
    "route__wirelength__iter:6": 387872,
    "route__drc_errors__iter:7": 185,
    "route__wirelength__iter:7": 387907,
    "route__drc_errors__iter:8": 166,
    "route__wirelength__iter:8": 387931,
    "route__drc_errors__iter:9": 107,
    "route__wirelength__iter:9": 388027,
    "route__drc_errors__iter:10": 77,
    "route__wirelength__iter:10": 387947,
    "route__drc_errors__iter:11": 9,
    "route__wirelength__iter:11": 387928,
    "route__drc_errors__iter:12": 2,
    "route__wirelength__iter:12": 387911,
    "route__drc_errors__iter:13": 0,
    "route__wirelength__iter:13": 387909,
    "route__drc_errors": 0,
    "route__wirelength": 387909,
    "route__vias": 82389,
    "route__vias__singlecut": 82389,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 3,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 745.74,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 52,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 52,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 411,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.32457046302629705,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.33020950797245624,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.24827129943504078,
    "timing__setup__ws__corner:min_tt_025C_1v80": 2.8218672641739126,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.248271,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 2.821867,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 52,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 411,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3044138083326459,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3086373743935268,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.07964151785699417,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 7.121981428410764,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.079642,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.121982,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 52,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 411,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 1,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.34531842251958683,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3555918715685087,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.24411728884861986,
    "timing__setup__ws__corner:max_tt_025C_1v80": 2.055981221243141,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.244117,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 2.055981,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 52,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 411,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 1,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.32523287761267405,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3291151055949802,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.07749512362278217,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 6.609445622329428,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.077495,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 6.609446,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 52,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 52,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79991,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79998,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 9.49739e-05,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 9.31877e-05,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.6299e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 9.31877e-05,
    "design_powergrid__voltage__worst": 9.31877e-05,
    "design_powergrid__voltage__worst__net:VPWR": 1.79991,
    "design_powergrid__drop__worst": 9.49739e-05,
    "design_powergrid__drop__worst__net:VPWR": 9.49739e-05,
    "design_powergrid__voltage__worst__net:VGND": 9.31877e-05,
    "design_powergrid__drop__worst__net:VGND": 9.31877e-05,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.52e-05,
    "ir__drop__worst": 9.5e-05,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}