<profile>

<section name = "Vivado HLS Report for 'CalCim188'" level="0">
<item name = "Date">Wed Dec  5 01:56:14 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Haaris</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.287, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 70401, 1, 70401, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 70400, 3 ~ 275, -, -, 0 ~ 256, no</column>
<column name=" + Loop 1.1">0, 272, 18, 1, 1, 0 ~ 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 126</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 27, 1961, 2624</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 135</column>
<column name="Register">0, -, 897, 96</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Haaris_Core_fadd_Lf8_U251">Haaris_Core_fadd_Lf8, 0, 2, 227, 218</column>
<column name="Haaris_Core_fmul_Ngs_U254">Haaris_Core_fmul_Ngs, 0, 3, 128, 137</column>
<column name="Haaris_Core_fmul_Ngs_U255">Haaris_Core_fmul_Ngs, 0, 3, 128, 137</column>
<column name="Haaris_Core_fmul_Ngs_U256">Haaris_Core_fmul_Ngs, 0, 3, 128, 137</column>
<column name="Haaris_Core_fmul_Ngs_U257">Haaris_Core_fmul_Ngs, 0, 3, 128, 137</column>
<column name="Haaris_Core_fmul_Ngs_U258">Haaris_Core_fmul_Ngs, 0, 3, 128, 137</column>
<column name="Haaris_Core_fmul_Ngs_U259">Haaris_Core_fmul_Ngs, 0, 3, 128, 137</column>
<column name="Haaris_Core_fmul_Ngs_U260">Haaris_Core_fmul_Ngs, 0, 3, 128, 137</column>
<column name="Haaris_Core_fsub_Mgi_U252">Haaris_Core_fsub_Mgi, 0, 2, 227, 218</column>
<column name="Haaris_Core_fsub_Mgi_U253">Haaris_Core_fsub_Mgi, 0, 2, 227, 218</column>
<column name="Haaris_Core_sitofOgC_U261">Haaris_Core_sitofOgC, 0, 0, 128, 337</column>
<column name="Haaris_Core_sitofOgC_U262">Haaris_Core_sitofOgC, 0, 0, 128, 337</column>
<column name="Haaris_Core_sitofOgC_U263">Haaris_Core_sitofOgC, 0, 0, 128, 337</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_181_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_192_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state20_pp0_stage0_iter17">and, 0, 0, 2, 1, 1</column>
<column name="exitcond8_i_fu_176_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_i_fu_187_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter17">9, 2, 1, 2</column>
<column name="k_blk_n">9, 2, 1, 2</column>
<column name="p_dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="p_gradx_data_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_gradxy_data_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_grady_cols_V_blk_n">9, 2, 1, 2</column>
<column name="p_grady_data_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_grady_rows_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_17_reg_112">9, 2, 32, 64</column>
<column name="t_V_reg_101">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="cols_reg_220">32, 0, 32, 0</column>
<column name="det_reg_322">32, 0, 32, 0</column>
<column name="exitcond_i_reg_234">1, 0, 1, 0</column>
<column name="i_V_reg_229">32, 0, 32, 0</column>
<column name="k_read_reg_210">32, 0, 32, 0</column>
<column name="lgx_reg_288">32, 0, 32, 0</column>
<column name="lgxy_reg_300">32, 0, 32, 0</column>
<column name="lgy_reg_294">32, 0, 32, 0</column>
<column name="rows_reg_215">32, 0, 32, 0</column>
<column name="t_V_17_reg_112">32, 0, 32, 0</column>
<column name="t_V_reg_101">32, 0, 32, 0</column>
<column name="tmp_60_i_reg_306">32, 0, 32, 0</column>
<column name="tmp_61_i_reg_311">32, 0, 32, 0</column>
<column name="tmp_62_i_reg_327">32, 0, 32, 0</column>
<column name="tmp_63_i_reg_332">32, 0, 32, 0</column>
<column name="tmp_V_10_reg_248">35, 0, 35, 0</column>
<column name="tmp_V_11_reg_253">35, 0, 35, 0</column>
<column name="tmp_V_reg_243">35, 0, 35, 0</column>
<column name="tmp_i_i22_i_reg_278">32, 0, 32, 0</column>
<column name="tmp_i_i23_i_reg_283">32, 0, 32, 0</column>
<column name="tmp_i_i_i_reg_273">32, 0, 32, 0</column>
<column name="trac_reg_316">32, 0, 32, 0</column>
<column name="det_reg_322">64, 32, 32, 0</column>
<column name="exitcond_i_reg_234">64, 32, 1, 0</column>
<column name="trac_reg_316">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CalCim188, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CalCim188, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CalCim188, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CalCim188, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, CalCim188, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CalCim188, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CalCim188, return value</column>
<column name="p_gradx_data_stream_V_V_dout">in, 35, ap_fifo, p_gradx_data_stream_V_V, pointer</column>
<column name="p_gradx_data_stream_V_V_empty_n">in, 1, ap_fifo, p_gradx_data_stream_V_V, pointer</column>
<column name="p_gradx_data_stream_V_V_read">out, 1, ap_fifo, p_gradx_data_stream_V_V, pointer</column>
<column name="p_grady_rows_V_dout">in, 32, ap_fifo, p_grady_rows_V, pointer</column>
<column name="p_grady_rows_V_empty_n">in, 1, ap_fifo, p_grady_rows_V, pointer</column>
<column name="p_grady_rows_V_read">out, 1, ap_fifo, p_grady_rows_V, pointer</column>
<column name="p_grady_cols_V_dout">in, 32, ap_fifo, p_grady_cols_V, pointer</column>
<column name="p_grady_cols_V_empty_n">in, 1, ap_fifo, p_grady_cols_V, pointer</column>
<column name="p_grady_cols_V_read">out, 1, ap_fifo, p_grady_cols_V, pointer</column>
<column name="p_grady_data_stream_V_V_dout">in, 35, ap_fifo, p_grady_data_stream_V_V, pointer</column>
<column name="p_grady_data_stream_V_V_empty_n">in, 1, ap_fifo, p_grady_data_stream_V_V, pointer</column>
<column name="p_grady_data_stream_V_V_read">out, 1, ap_fifo, p_grady_data_stream_V_V, pointer</column>
<column name="p_gradxy_data_stream_V_V_dout">in, 35, ap_fifo, p_gradxy_data_stream_V_V, pointer</column>
<column name="p_gradxy_data_stream_V_V_empty_n">in, 1, ap_fifo, p_gradxy_data_stream_V_V, pointer</column>
<column name="p_gradxy_data_stream_V_V_read">out, 1, ap_fifo, p_gradxy_data_stream_V_V, pointer</column>
<column name="p_dst_data_stream_V_din">out, 32, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_full_n">in, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_write">out, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="k_dout">in, 32, ap_fifo, k, pointer</column>
<column name="k_empty_n">in, 1, ap_fifo, k, pointer</column>
<column name="k_read">out, 1, ap_fifo, k, pointer</column>
</table>
</item>
</section>
</profile>
