Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 15 12:58:06 2018
| Host         : DESKTOP-CQ2ECPO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controlador_timing_summary_routed.rpt -rpx controlador_timing_summary_routed.rpx
| Design       : controlador
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 528 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     62.346        0.000                      0                 3050        0.008        0.000                      0                 3050        3.000        0.000                       0                   534  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_100Mhz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_100Mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_100Mhz    {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_100Mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_100Mhz_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_100Mhz         62.346        0.000                      0                 3050        0.184        0.000                      0                 3050       41.167        0.000                       0                   530  
  clkfbout_clk_100Mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_100Mhz_1       62.357        0.000                      0                 3050        0.184        0.000                      0                 3050       41.167        0.000                       0                   530  
  clkfbout_clk_100Mhz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_100Mhz_1  clk_out1_clk_100Mhz         62.346        0.000                      0                 3050        0.008        0.000                      0                 3050  
clk_out1_clk_100Mhz    clk_out1_clk_100Mhz_1       62.346        0.000                      0                 3050        0.008        0.000                      0                 3050  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz
  To Clock:  clk_out1_clk_100Mhz

Setup :            0  Failing Endpoints,  Worst Slack       62.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.346ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        20.566ns  (logic 0.518ns (2.519%)  route 20.048ns (97.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        20.048    19.646    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y0          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.728    82.041    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 62.346    

Slack (MET) :             62.781ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        20.129ns  (logic 0.518ns (2.573%)  route 19.611ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.611    19.209    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.726    82.039    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -19.209    
  -------------------------------------------------------------------
                         slack                                 62.781    

Slack (MET) :             62.987ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        19.920ns  (logic 0.518ns (2.600%)  route 19.402ns (97.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.402    19.000    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.723    82.036    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.987    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.987    
                         arrival time                         -19.000    
  -------------------------------------------------------------------
                         slack                                 62.987    

Slack (MET) :             63.140ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        19.761ns  (logic 0.518ns (2.621%)  route 19.243ns (97.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.243    18.841    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.717    82.030    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                 63.140    

Slack (MET) :             63.500ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        19.395ns  (logic 0.518ns (2.671%)  route 18.877ns (97.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.877    18.475    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.711    82.024    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -18.475    
  -------------------------------------------------------------------
                         slack                                 63.500    

Slack (MET) :             63.983ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 0.518ns (2.738%)  route 18.400ns (97.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.400    17.999    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.717    82.030    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 63.983    

Slack (MET) :             64.197ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        18.709ns  (logic 0.518ns (2.769%)  route 18.191ns (97.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.191    17.790    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.722    82.035    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -17.790    
  -------------------------------------------------------------------
                         slack                                 64.197    

Slack (MET) :             64.359ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 0.518ns (2.792%)  route 18.033ns (97.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.033    17.631    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.726    82.039    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 64.359    

Slack (MET) :             64.727ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        18.185ns  (logic 0.518ns (2.849%)  route 17.667ns (97.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        17.667    17.265    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.728    82.041    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -17.265    
  -------------------------------------------------------------------
                         slack                                 64.727    

Slack (MET) :             64.771ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        17.963ns  (logic 0.518ns (2.884%)  route 17.445ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.627    -0.913    clk_12megas
    SLICE_X60Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  addra_reg[15]/Q
                         net (fo=192, routed)        17.445    17.050    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.719    82.032    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.821    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.821    
                         arrival time                         -17.050    
  -------------------------------------------------------------------
                         slack                                 64.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uut5/Sample_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.900%)  route 0.135ns (42.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X44Y89         FDRE                                         r  uut5/Sample_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/Sample_Out_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.322    uut5/Sample_Out[6]
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  uut5/PWM_in[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    uut5_n_1
    SLICE_X42Y88         FDCE                                         r  PWM_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    clk_12megas
    SLICE_X42Y88         FDCE                                         r  PWM_in_reg[6]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X42Y88         FDCE (Hold_fdce_C_D)         0.121    -0.461    PWM_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uut5/dataPath/reg2/next_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg3/next_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.562    -0.602    uut5/dataPath/reg2/clk_out1
    SLICE_X51Y87         FDRE                                         r  uut5/dataPath/reg2/next_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  uut5/dataPath/reg2/next_out_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.361    uut5/dataPath/reg2/next_out[6]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.316 r  uut5/dataPath/reg2/next_out[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.316    uut5/dataPath/reg2/next_out[4]_i_3_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.251 r  uut5/dataPath/reg2/next_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.251    uut5/dataPath/reg3/next_out_reg[7]_3[2]
    SLICE_X50Y87         FDRE                                         r  uut5/dataPath/reg3/next_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.831    -0.842    uut5/dataPath/reg3/clk_out1
    SLICE_X50Y87         FDRE                                         r  uut5/dataPath/reg3/next_out_reg[6]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.134    -0.455    uut5/dataPath/reg3/next_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uut5/c_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.204%)  route 0.147ns (43.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X45Y89         FDRE                                         r  uut5/c_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/c_in_reg[2][5]/Q
                         net (fo=3, routed)           0.147    -0.310    uut5/controller/c_in_reg[2][1]
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.048    -0.262 r  uut5/controller/next_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    uut5/dataPath/reg1/c_in_reg[0][7][5]
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/dataPath/reg1/clk_out1
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[5]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.107    -0.475    uut5/dataPath/reg1/next_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uut2/dato1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.187ns (55.850%)  route 0.148ns (44.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    uut2/clk_out1
    SLICE_X64Y95         FDCE                                         r  uut2/dato1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  uut2/dato1_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.307    uut2/dato1[7]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.046    -0.261 r  uut2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.261    uut2/sample_out_n[7]
    SLICE_X65Y95         FDCE                                         r  uut2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    uut2/clk_out1
    SLICE_X65Y95         FDCE                                         r  uut2/sample_out_reg_reg[7]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.107    -0.476    uut2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  uut5/x_in_reg[1][3]/Q
                         net (fo=2, routed)           0.122    -0.313    uut5/x_in_reg[1][3]
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[2][3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.063    -0.536    uut5/x_in_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  uut5/x_in_reg[3][3]/Q
                         net (fo=2, routed)           0.122    -0.313    uut5/x_in_reg[3][3]
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[4][3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.060    -0.539    uut5/x_in_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uut5/c_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X45Y89         FDRE                                         r  uut5/c_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/c_in_reg[2][5]/Q
                         net (fo=3, routed)           0.147    -0.310    uut5/controller/c_in_reg[2][1]
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.265 r  uut5/controller/next_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    uut5/dataPath/reg1/c_in_reg[0][7][4]
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/dataPath/reg1/clk_out1
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[4]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.091    -0.491    uut5/dataPath/reg1/next_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.536%)  route 0.156ns (52.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    uut5/clk_out1
    SLICE_X49Y87         FDCE                                         r  uut5/x_in_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  uut5/x_in_reg[3][1]/Q
                         net (fo=2, routed)           0.156    -0.305    uut5/x_in_reg[3][1]
    SLICE_X48Y87         FDCE                                         r  uut5/x_in_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.840    uut5/clk_out1
    SLICE_X48Y87         FDCE                                         r  uut5/x_in_reg[4][1]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.057    -0.531    uut5/x_in_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 last_b_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.248%)  route 0.157ns (45.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    clk_12megas
    SLICE_X65Y89         FDCE                                         r  last_b_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  last_b_reg[18]/Q
                         net (fo=6, routed)           0.157    -0.300    last_b[18]
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.255 r  addra[18]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    addra_n[18]
    SLICE_X64Y88         FDCE                                         r  addra_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.838    -0.835    clk_12megas
    SLICE_X64Y88         FDCE                                         r  addra_reg[18]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.092    -0.490    addra_reg[18]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[4][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.971%)  route 0.159ns (46.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.600    uut5/clk_out1
    SLICE_X48Y89         FDCE                                         r  uut5/x_in_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  uut5/x_in_reg[4][6]/Q
                         net (fo=1, routed)           0.159    -0.301    uut5/controller/Q[6]
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  uut5/controller/next_out[6]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.256    uut5/dataPath/reg1/control_reg[0][6]
    SLICE_X48Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.835    -0.838    uut5/dataPath/reg1/clk_out1
    SLICE_X48Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[6]__0/C
                         clock pessimism              0.254    -0.584    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.092    -0.492    uut5/dataPath/reg1/next_out_reg[6]__0
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_100Mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { utt0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y14     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y15     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y20     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y9      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y23     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y21     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y28     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y37     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y16     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     addra_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y89     addra_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     addra_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y89     addra_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     addra_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X63Y89     addra_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     addra_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     addra_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     addra_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     addra_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X28Y82     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X28Y82     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X28Y82     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X42Y88     PWM_in_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_100Mhz
  To Clock:  clkfbout_clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_100Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { utt0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   utt0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz_1
  To Clock:  clk_out1_clk_100Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       62.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.357ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        20.566ns  (logic 0.518ns (2.519%)  route 20.048ns (97.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        20.048    19.646    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y0          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.728    82.041    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.166    82.363    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.003    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.003    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 62.357    

Slack (MET) :             62.792ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        20.129ns  (logic 0.518ns (2.573%)  route 19.611ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.611    19.209    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.726    82.039    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.166    82.361    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.001    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.001    
                         arrival time                         -19.209    
  -------------------------------------------------------------------
                         slack                                 62.792    

Slack (MET) :             62.998ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        19.920ns  (logic 0.518ns (2.600%)  route 19.402ns (97.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.402    19.000    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.723    82.036    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.166    82.358    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.998    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                         -19.000    
  -------------------------------------------------------------------
                         slack                                 62.998    

Slack (MET) :             63.151ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        19.761ns  (logic 0.518ns (2.621%)  route 19.243ns (97.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.243    18.841    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.717    82.030    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                 63.151    

Slack (MET) :             63.511ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        19.395ns  (logic 0.518ns (2.671%)  route 18.877ns (97.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.877    18.475    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.711    82.024    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.166    82.346    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -18.475    
  -------------------------------------------------------------------
                         slack                                 63.511    

Slack (MET) :             63.993ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 0.518ns (2.738%)  route 18.400ns (97.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.400    17.999    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.717    82.030    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 63.993    

Slack (MET) :             64.208ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        18.709ns  (logic 0.518ns (2.769%)  route 18.191ns (97.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.191    17.790    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.722    82.035    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.166    82.357    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.997    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.997    
                         arrival time                         -17.790    
  -------------------------------------------------------------------
                         slack                                 64.208    

Slack (MET) :             64.370ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 0.518ns (2.792%)  route 18.033ns (97.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.033    17.631    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.726    82.039    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.166    82.361    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.001    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.001    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 64.370    

Slack (MET) :             64.738ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        18.185ns  (logic 0.518ns (2.849%)  route 17.667ns (97.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        17.667    17.265    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.728    82.041    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.166    82.363    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.003    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.003    
                         arrival time                         -17.265    
  -------------------------------------------------------------------
                         slack                                 64.738    

Slack (MET) :             64.782ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        17.963ns  (logic 0.518ns (2.884%)  route 17.445ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.627    -0.913    clk_12megas
    SLICE_X60Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  addra_reg[15]/Q
                         net (fo=192, routed)        17.445    17.050    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.719    82.032    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -17.050    
  -------------------------------------------------------------------
                         slack                                 64.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uut5/Sample_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.900%)  route 0.135ns (42.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X44Y89         FDRE                                         r  uut5/Sample_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/Sample_Out_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.322    uut5/Sample_Out[6]
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  uut5/PWM_in[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    uut5_n_1
    SLICE_X42Y88         FDCE                                         r  PWM_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    clk_12megas
    SLICE_X42Y88         FDCE                                         r  PWM_in_reg[6]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X42Y88         FDCE (Hold_fdce_C_D)         0.121    -0.461    PWM_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uut5/dataPath/reg2/next_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg3/next_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.562    -0.602    uut5/dataPath/reg2/clk_out1
    SLICE_X51Y87         FDRE                                         r  uut5/dataPath/reg2/next_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  uut5/dataPath/reg2/next_out_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.361    uut5/dataPath/reg2/next_out[6]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.316 r  uut5/dataPath/reg2/next_out[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.316    uut5/dataPath/reg2/next_out[4]_i_3_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.251 r  uut5/dataPath/reg2/next_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.251    uut5/dataPath/reg3/next_out_reg[7]_3[2]
    SLICE_X50Y87         FDRE                                         r  uut5/dataPath/reg3/next_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.831    -0.842    uut5/dataPath/reg3/clk_out1
    SLICE_X50Y87         FDRE                                         r  uut5/dataPath/reg3/next_out_reg[6]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.134    -0.455    uut5/dataPath/reg3/next_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uut5/c_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.204%)  route 0.147ns (43.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X45Y89         FDRE                                         r  uut5/c_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/c_in_reg[2][5]/Q
                         net (fo=3, routed)           0.147    -0.310    uut5/controller/c_in_reg[2][1]
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.048    -0.262 r  uut5/controller/next_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    uut5/dataPath/reg1/c_in_reg[0][7][5]
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/dataPath/reg1/clk_out1
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[5]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.107    -0.475    uut5/dataPath/reg1/next_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uut2/dato1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.187ns (55.850%)  route 0.148ns (44.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    uut2/clk_out1
    SLICE_X64Y95         FDCE                                         r  uut2/dato1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  uut2/dato1_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.307    uut2/dato1[7]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.046    -0.261 r  uut2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.261    uut2/sample_out_n[7]
    SLICE_X65Y95         FDCE                                         r  uut2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    uut2/clk_out1
    SLICE_X65Y95         FDCE                                         r  uut2/sample_out_reg_reg[7]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.107    -0.476    uut2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  uut5/x_in_reg[1][3]/Q
                         net (fo=2, routed)           0.122    -0.313    uut5/x_in_reg[1][3]
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[2][3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.063    -0.536    uut5/x_in_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  uut5/x_in_reg[3][3]/Q
                         net (fo=2, routed)           0.122    -0.313    uut5/x_in_reg[3][3]
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[4][3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.060    -0.539    uut5/x_in_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uut5/c_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X45Y89         FDRE                                         r  uut5/c_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/c_in_reg[2][5]/Q
                         net (fo=3, routed)           0.147    -0.310    uut5/controller/c_in_reg[2][1]
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.265 r  uut5/controller/next_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    uut5/dataPath/reg1/c_in_reg[0][7][4]
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/dataPath/reg1/clk_out1
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[4]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.091    -0.491    uut5/dataPath/reg1/next_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.536%)  route 0.156ns (52.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    uut5/clk_out1
    SLICE_X49Y87         FDCE                                         r  uut5/x_in_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  uut5/x_in_reg[3][1]/Q
                         net (fo=2, routed)           0.156    -0.305    uut5/x_in_reg[3][1]
    SLICE_X48Y87         FDCE                                         r  uut5/x_in_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.840    uut5/clk_out1
    SLICE_X48Y87         FDCE                                         r  uut5/x_in_reg[4][1]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.057    -0.531    uut5/x_in_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 last_b_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.248%)  route 0.157ns (45.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    clk_12megas
    SLICE_X65Y89         FDCE                                         r  last_b_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  last_b_reg[18]/Q
                         net (fo=6, routed)           0.157    -0.300    last_b[18]
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.255 r  addra[18]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    addra_n[18]
    SLICE_X64Y88         FDCE                                         r  addra_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.838    -0.835    clk_12megas
    SLICE_X64Y88         FDCE                                         r  addra_reg[18]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.092    -0.490    addra_reg[18]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[4][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.971%)  route 0.159ns (46.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.600    uut5/clk_out1
    SLICE_X48Y89         FDCE                                         r  uut5/x_in_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  uut5/x_in_reg[4][6]/Q
                         net (fo=1, routed)           0.159    -0.301    uut5/controller/Q[6]
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  uut5/controller/next_out[6]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.256    uut5/dataPath/reg1/control_reg[0][6]
    SLICE_X48Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.835    -0.838    uut5/dataPath/reg1/clk_out1
    SLICE_X48Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[6]__0/C
                         clock pessimism              0.254    -0.584    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.092    -0.492    uut5/dataPath/reg1/next_out_reg[6]__0
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_100Mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { utt0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y14     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y15     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y20     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y9      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y23     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y21     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y28     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y37     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y16     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     addra_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y89     addra_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     addra_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y89     addra_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     addra_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X63Y89     addra_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     addra_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     addra_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     addra_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     addra_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X28Y82     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X28Y82     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X28Y82     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X42Y88     PWM_in_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X43Y89     PWM_in_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_100Mhz_1
  To Clock:  clkfbout_clk_100Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_100Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { utt0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   utt0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz_1
  To Clock:  clk_out1_clk_100Mhz

Setup :            0  Failing Endpoints,  Worst Slack       62.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.346ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        20.566ns  (logic 0.518ns (2.519%)  route 20.048ns (97.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        20.048    19.646    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y0          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.728    82.041    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 62.346    

Slack (MET) :             62.781ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        20.129ns  (logic 0.518ns (2.573%)  route 19.611ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.611    19.209    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.726    82.039    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -19.209    
  -------------------------------------------------------------------
                         slack                                 62.781    

Slack (MET) :             62.987ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        19.920ns  (logic 0.518ns (2.600%)  route 19.402ns (97.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.402    19.000    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.723    82.036    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.987    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.987    
                         arrival time                         -19.000    
  -------------------------------------------------------------------
                         slack                                 62.987    

Slack (MET) :             63.140ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        19.761ns  (logic 0.518ns (2.621%)  route 19.243ns (97.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.243    18.841    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.717    82.030    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                 63.140    

Slack (MET) :             63.500ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        19.395ns  (logic 0.518ns (2.671%)  route 18.877ns (97.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.877    18.475    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.711    82.024    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -18.475    
  -------------------------------------------------------------------
                         slack                                 63.500    

Slack (MET) :             63.983ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 0.518ns (2.738%)  route 18.400ns (97.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.400    17.999    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.717    82.030    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 63.983    

Slack (MET) :             64.197ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        18.709ns  (logic 0.518ns (2.769%)  route 18.191ns (97.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.191    17.790    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.722    82.035    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -17.790    
  -------------------------------------------------------------------
                         slack                                 64.197    

Slack (MET) :             64.359ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 0.518ns (2.792%)  route 18.033ns (97.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.033    17.631    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.726    82.039    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 64.359    

Slack (MET) :             64.727ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        18.185ns  (logic 0.518ns (2.849%)  route 17.667ns (97.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        17.667    17.265    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.728    82.041    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -17.265    
  -------------------------------------------------------------------
                         slack                                 64.727    

Slack (MET) :             64.771ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        17.963ns  (logic 0.518ns (2.884%)  route 17.445ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.627    -0.913    clk_12megas
    SLICE_X60Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  addra_reg[15]/Q
                         net (fo=192, routed)        17.445    17.050    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.719    82.032    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.821    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.821    
                         arrival time                         -17.050    
  -------------------------------------------------------------------
                         slack                                 64.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 uut5/Sample_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.900%)  route 0.135ns (42.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X44Y89         FDRE                                         r  uut5/Sample_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/Sample_Out_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.322    uut5/Sample_Out[6]
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  uut5/PWM_in[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    uut5_n_1
    SLICE_X42Y88         FDCE                                         r  PWM_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    clk_12megas
    SLICE_X42Y88         FDCE                                         r  PWM_in_reg[6]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X42Y88         FDCE (Hold_fdce_C_D)         0.121    -0.285    PWM_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 uut5/dataPath/reg2/next_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg3/next_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.562    -0.602    uut5/dataPath/reg2/clk_out1
    SLICE_X51Y87         FDRE                                         r  uut5/dataPath/reg2/next_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  uut5/dataPath/reg2/next_out_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.361    uut5/dataPath/reg2/next_out[6]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.316 r  uut5/dataPath/reg2/next_out[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.316    uut5/dataPath/reg2/next_out[4]_i_3_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.251 r  uut5/dataPath/reg2/next_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.251    uut5/dataPath/reg3/next_out_reg[7]_3[2]
    SLICE_X50Y87         FDRE                                         r  uut5/dataPath/reg3/next_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.831    -0.842    uut5/dataPath/reg3/clk_out1
    SLICE_X50Y87         FDRE                                         r  uut5/dataPath/reg3/next_out_reg[6]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.134    -0.279    uut5/dataPath/reg3/next_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uut5/c_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.204%)  route 0.147ns (43.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X45Y89         FDRE                                         r  uut5/c_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/c_in_reg[2][5]/Q
                         net (fo=3, routed)           0.147    -0.310    uut5/controller/c_in_reg[2][1]
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.048    -0.262 r  uut5/controller/next_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    uut5/dataPath/reg1/c_in_reg[0][7][5]
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/dataPath/reg1/clk_out1
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[5]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.107    -0.299    uut5/dataPath/reg1/next_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uut2/dato1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.187ns (55.850%)  route 0.148ns (44.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    uut2/clk_out1
    SLICE_X64Y95         FDCE                                         r  uut2/dato1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  uut2/dato1_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.307    uut2/dato1[7]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.046    -0.261 r  uut2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.261    uut2/sample_out_n[7]
    SLICE_X65Y95         FDCE                                         r  uut2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    uut2/clk_out1
    SLICE_X65Y95         FDCE                                         r  uut2/sample_out_reg_reg[7]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.107    -0.300    uut2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  uut5/x_in_reg[1][3]/Q
                         net (fo=2, routed)           0.122    -0.313    uut5/x_in_reg[1][3]
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[2][3]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.063    -0.360    uut5/x_in_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  uut5/x_in_reg[3][3]/Q
                         net (fo=2, routed)           0.122    -0.313    uut5/x_in_reg[3][3]
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[4][3]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.060    -0.363    uut5/x_in_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uut5/c_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X45Y89         FDRE                                         r  uut5/c_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/c_in_reg[2][5]/Q
                         net (fo=3, routed)           0.147    -0.310    uut5/controller/c_in_reg[2][1]
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.265 r  uut5/controller/next_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    uut5/dataPath/reg1/c_in_reg[0][7][4]
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/dataPath/reg1/clk_out1
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[4]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.091    -0.315    uut5/dataPath/reg1/next_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.536%)  route 0.156ns (52.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    uut5/clk_out1
    SLICE_X49Y87         FDCE                                         r  uut5/x_in_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  uut5/x_in_reg[3][1]/Q
                         net (fo=2, routed)           0.156    -0.305    uut5/x_in_reg[3][1]
    SLICE_X48Y87         FDCE                                         r  uut5/x_in_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.840    uut5/clk_out1
    SLICE_X48Y87         FDCE                                         r  uut5/x_in_reg[4][1]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.057    -0.355    uut5/x_in_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 last_b_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.248%)  route 0.157ns (45.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    clk_12megas
    SLICE_X65Y89         FDCE                                         r  last_b_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  last_b_reg[18]/Q
                         net (fo=6, routed)           0.157    -0.300    last_b[18]
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.255 r  addra[18]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    addra_n[18]
    SLICE_X64Y88         FDCE                                         r  addra_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.838    -0.835    clk_12megas
    SLICE_X64Y88         FDCE                                         r  addra_reg[18]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.092    -0.314    addra_reg[18]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[4][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.971%)  route 0.159ns (46.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.600    uut5/clk_out1
    SLICE_X48Y89         FDCE                                         r  uut5/x_in_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  uut5/x_in_reg[4][6]/Q
                         net (fo=1, routed)           0.159    -0.301    uut5/controller/Q[6]
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  uut5/controller/next_out[6]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.256    uut5/dataPath/reg1/control_reg[0][6]
    SLICE_X48Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.835    -0.838    uut5/dataPath/reg1/clk_out1
    SLICE_X48Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[6]__0/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.092    -0.316    uut5/dataPath/reg1/next_out_reg[6]__0
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz
  To Clock:  clk_out1_clk_100Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       62.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.346ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        20.566ns  (logic 0.518ns (2.519%)  route 20.048ns (97.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        20.048    19.646    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y0          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.728    82.041    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 62.346    

Slack (MET) :             62.781ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        20.129ns  (logic 0.518ns (2.573%)  route 19.611ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.611    19.209    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.726    82.039    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -19.209    
  -------------------------------------------------------------------
                         slack                                 62.781    

Slack (MET) :             62.987ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        19.920ns  (logic 0.518ns (2.600%)  route 19.402ns (97.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.402    19.000    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.723    82.036    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.987    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.987    
                         arrival time                         -19.000    
  -------------------------------------------------------------------
                         slack                                 62.987    

Slack (MET) :             63.140ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        19.761ns  (logic 0.518ns (2.621%)  route 19.243ns (97.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        19.243    18.841    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.717    82.030    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                 63.140    

Slack (MET) :             63.500ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        19.395ns  (logic 0.518ns (2.671%)  route 18.877ns (97.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.877    18.475    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.711    82.024    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -18.475    
  -------------------------------------------------------------------
                         slack                                 63.500    

Slack (MET) :             63.983ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        18.918ns  (logic 0.518ns (2.738%)  route 18.400ns (97.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.400    17.999    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.717    82.030    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 63.983    

Slack (MET) :             64.197ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        18.709ns  (logic 0.518ns (2.769%)  route 18.191ns (97.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.191    17.790    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.722    82.035    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -17.790    
  -------------------------------------------------------------------
                         slack                                 64.197    

Slack (MET) :             64.359ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 0.518ns (2.792%)  route 18.033ns (97.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        18.033    17.631    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.726    82.039    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.990    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 64.359    

Slack (MET) :             64.727ns  (required time - arrival time)
  Source:                 ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        18.185ns  (logic 0.518ns (2.849%)  route 17.667ns (97.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.620    -0.920    clk_12megas
    SLICE_X54Y85         FDCE                                         r  ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  ena_reg/Q
                         net (fo=142, routed)        17.667    17.265    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.728    82.041    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.992    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.992    
                         arrival time                         -17.265    
  -------------------------------------------------------------------
                         slack                                 64.727    

Slack (MET) :             64.771ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        17.963ns  (logic 0.518ns (2.884%)  route 17.445ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.627    -0.913    clk_12megas
    SLICE_X60Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  addra_reg[15]/Q
                         net (fo=192, routed)        17.445    17.050    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.719    82.032    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.821    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.821    
                         arrival time                         -17.050    
  -------------------------------------------------------------------
                         slack                                 64.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 uut5/Sample_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.900%)  route 0.135ns (42.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X44Y89         FDRE                                         r  uut5/Sample_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/Sample_Out_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.322    uut5/Sample_Out[6]
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  uut5/PWM_in[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    uut5_n_1
    SLICE_X42Y88         FDCE                                         r  PWM_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    clk_12megas
    SLICE_X42Y88         FDCE                                         r  PWM_in_reg[6]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X42Y88         FDCE (Hold_fdce_C_D)         0.121    -0.285    PWM_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 uut5/dataPath/reg2/next_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg3/next_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.562    -0.602    uut5/dataPath/reg2/clk_out1
    SLICE_X51Y87         FDRE                                         r  uut5/dataPath/reg2/next_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  uut5/dataPath/reg2/next_out_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.361    uut5/dataPath/reg2/next_out[6]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.316 r  uut5/dataPath/reg2/next_out[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.316    uut5/dataPath/reg2/next_out[4]_i_3_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.251 r  uut5/dataPath/reg2/next_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.251    uut5/dataPath/reg3/next_out_reg[7]_3[2]
    SLICE_X50Y87         FDRE                                         r  uut5/dataPath/reg3/next_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.831    -0.842    uut5/dataPath/reg3/clk_out1
    SLICE_X50Y87         FDRE                                         r  uut5/dataPath/reg3/next_out_reg[6]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.134    -0.279    uut5/dataPath/reg3/next_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uut5/c_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.204%)  route 0.147ns (43.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X45Y89         FDRE                                         r  uut5/c_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/c_in_reg[2][5]/Q
                         net (fo=3, routed)           0.147    -0.310    uut5/controller/c_in_reg[2][1]
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.048    -0.262 r  uut5/controller/next_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    uut5/dataPath/reg1/c_in_reg[0][7][5]
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/dataPath/reg1/clk_out1
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[5]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.107    -0.299    uut5/dataPath/reg1/next_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uut2/dato1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.187ns (55.850%)  route 0.148ns (44.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    uut2/clk_out1
    SLICE_X64Y95         FDCE                                         r  uut2/dato1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  uut2/dato1_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.307    uut2/dato1[7]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.046    -0.261 r  uut2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.261    uut2/sample_out_n[7]
    SLICE_X65Y95         FDCE                                         r  uut2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    uut2/clk_out1
    SLICE_X65Y95         FDCE                                         r  uut2/sample_out_reg_reg[7]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.107    -0.300    uut2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  uut5/x_in_reg[1][3]/Q
                         net (fo=2, routed)           0.122    -0.313    uut5/x_in_reg[1][3]
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[2][3]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.063    -0.360    uut5/x_in_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  uut5/x_in_reg[3][3]/Q
                         net (fo=2, routed)           0.122    -0.313    uut5/x_in_reg[3][3]
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X46Y90         FDCE                                         r  uut5/x_in_reg[4][3]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.060    -0.363    uut5/x_in_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uut5/c_in_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    uut5/clk_out1
    SLICE_X45Y89         FDRE                                         r  uut5/c_in_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  uut5/c_in_reg[2][5]/Q
                         net (fo=3, routed)           0.147    -0.310    uut5/controller/c_in_reg[2][1]
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.265 r  uut5/controller/next_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    uut5/dataPath/reg1/c_in_reg[0][7][4]
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.836    -0.837    uut5/dataPath/reg1/clk_out1
    SLICE_X45Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[4]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.091    -0.315    uut5/dataPath/reg1/next_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.536%)  route 0.156ns (52.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    uut5/clk_out1
    SLICE_X49Y87         FDCE                                         r  uut5/x_in_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  uut5/x_in_reg[3][1]/Q
                         net (fo=2, routed)           0.156    -0.305    uut5/x_in_reg[3][1]
    SLICE_X48Y87         FDCE                                         r  uut5/x_in_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.840    uut5/clk_out1
    SLICE_X48Y87         FDCE                                         r  uut5/x_in_reg[4][1]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.057    -0.355    uut5/x_in_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 last_b_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.248%)  route 0.157ns (45.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.566    -0.598    clk_12megas
    SLICE_X65Y89         FDCE                                         r  last_b_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  last_b_reg[18]/Q
                         net (fo=6, routed)           0.157    -0.300    last_b[18]
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.255 r  addra[18]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    addra_n[18]
    SLICE_X64Y88         FDCE                                         r  addra_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.838    -0.835    clk_12megas
    SLICE_X64Y88         FDCE                                         r  addra_reg[18]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.092    -0.314    addra_reg[18]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[4][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/dataPath/reg1/next_out_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.971%)  route 0.159ns (46.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.600    uut5/clk_out1
    SLICE_X48Y89         FDCE                                         r  uut5/x_in_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  uut5/x_in_reg[4][6]/Q
                         net (fo=1, routed)           0.159    -0.301    uut5/controller/Q[6]
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  uut5/controller/next_out[6]__0_i_1/O
                         net (fo=1, routed)           0.000    -0.256    uut5/dataPath/reg1/control_reg[0][6]
    SLICE_X48Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.835    -0.838    uut5/dataPath/reg1/clk_out1
    SLICE_X48Y88         FDRE                                         r  uut5/dataPath/reg1/next_out_reg[6]__0/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.092    -0.316    uut5/dataPath/reg1/next_out_reg[6]__0
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.060    





