# VERI_RISC
The VeriRISC model is a very-reduced-instruction-set processor coded in the Verilog HDL. Its instruction consists of a three-bit operation code and a five-bit operand. That restricts its instruction set to eight instructions and its address space to 32 locations.
![Architecture](https://github.com/youssefamr01/VERI_RISC/assets/139809030/ab306f10-8aa7-45f8-be50-485fa5921e54)
