Title,Authors,Platform,Cited_url,Cited_count,Year
Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor,"DM Tullsen, SJ Eggers, JS Emer, HM Levy, JL Lo, RL Stamm","ACM SIGARCH Computer Architecture News 24 (2), 191-202",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15860740184403885395,1088,1996
Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,"YH Chen, T Krishna, JS Emer, V Sze","IEEE Journal of Solid-State Circuits 52 (1), 127-138",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14269778491936295805,1022,2016
A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor,"SS Mukherjee, C Weaver, J Emer, SK Reinhardt, T Austin",Proceedings. 36th Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5823507542421087830,1011,2003
Adaptive insertion policies for high performance caching,"MK Qureshi, A Jaleel, YN Patt, SC Steely, J Emer","ACM SIGARCH Computer Architecture News 35 (2), 381-391",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1537813051994006660,704,2007
Efficient processing of deep neural networks: A tutorial and survey,"V Sze, YH Chen, TJ Yang, JS Emer","Proceedings of the IEEE 105 (12), 2295-2329",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7329228481489510345,670,2017
Simultaneous multithreading: A platform for next-generation processors,"SJ Eggers, JS Emer, HM Levy, JL Lo, RL Stamm, DM Tullsen","IEEE micro, 12-19","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2217535818256644122,821852743873624861",618,1997
High performance cache replacement using re-reference interval prediction (RRIP),"A Jaleel, KB Theobald, SC Steely Jr, J Emer","ACM SIGARCH Computer Architecture News 38 (3), 60-71",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18098899165468366308,617,2010
Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,"YH Chen, J Emer, V Sze","ACM SIGARCH Computer Architecture News 44 (3), 367-379",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16941636411739397400,509,2016
The soft error problem: An architectural perspective,"SS Mukherjee, J Emer, SK Reinhardt","11th International Symposium on High-Performance Computer Architecture, 243-247",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12138997843918245079,465,2005
Memory dependence prediction using store sets,"GZ Chrysos, JS Emer",Proceedings. 25th Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15237057931544281339,398,1998
Adaptive insertion policies for managing shared caches,"A Jaleel, W Hasenplaugh, M Qureshi, J Sebot, S Steely Jr, J Emer",Proceedings of the 17th international conference on Parallel architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11646827663970820049,354,2008
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading,"JL Lo, JS Emer, HM Levy, RL Stamm, DM Tullsen, SJ Eggers","ACM Transactions on Computer Systems (TOCS) 15 (3), 322-354",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16660488123118744422,347,1997
Scheduling heterogeneous multi-cores through performance impact estimation (PIE),"K Van Craeynest, A Jaleel, L Eeckhout, P Narvaez, J Emer","ACM SIGARCH Computer Architecture News 40 (3), 213-224",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7508077602745056641,337,2012
Techniques to reduce the soft error rate of a high-performance microprocessor,"C Weaver, J Emer, SS Mukherjee, SK Reinhardt","ACM SIGARCH Computer Architecture News 32 (2), 264",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10298120456111365222,331,2004
Scnn: An accelerator for compressed-sparse convolutional neural networks,"A Parashar, M Rhu, A Mukkara, A Puglielli, R Venkatesan, B Khailany, ...",2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2079237226260863420,303,2017
Predictive sequential associative cache,"B Calder, D Grunwald, J Emer",Proceedings. Second International Symposium on High-Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8016054964051986613,275,1996
Asim: A performance model framework,"J Emer, P Ahuja, E Borch, A Klauser, CK Luk, S Manne, SS Mukherjee, ...","Computer 35 (2), 68-76",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17745539409048450180,260,2002
Computing architectural vulnerability factors for address-based structures,"A Biswas, P Racunas, R Cheveresan, J Emer, SS Mukherjee, R Rangan","ACM SIGARCH Computer Architecture News 33 (2), 532-543",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9016959962089724062,250,2005
SHiP: Signature-based hit predictor for high performance caching,"CJ Wu, A Jaleel, W Hasenplaugh, M Martonosi, SC Steely Jr, J Emer",Proceedings of the 44th Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6881010372019339311,212,2011
Loose loops sink chips,"E Borch, E Tune, S Manne, J Emer",Proceedings Eighth International Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=324155645162014639,201,2002
Performance of the VAX-11/780 translation buffer: Simulation and measurement,"DW Clark, JS Emer","ACM Transactions on Computer Systems (TOCS) 3 (1), 31-62",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6117391862127001827,174,1985
Cache scrubbing in microprocessors: Myth or necessity?,"SS Mukherjee, J Emer, T Fossum, SK Reinhardt","10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2733575896976211462,165,2004
A Characterization of Processor Performance in the VAX-11/780,"JS Emer, DW Clark","ACM SIGARCH Computer Architecture News 12 (3), 301-310","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1487285709487888396,14671561055475611004",161,1984
Instruction fetching: Coping with code bloat,"R Uhlig, D Nagle, T Mudge, S Sechrest, J Emer","ACM SIGARCH Computer Architecture News 23 (2), 345-356",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=460962888504766446,133,1995
Method and apparatus to quiesce a portion of a simultaneous multithreaded central processing unit,"JS Emer, RL Stamm, BE Edwards, MH Reilly, CB Zilles, T Fossum, ...","US Patent 6,493,741",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=517076770224003967,132,2002
Achieving non-inclusive cache performance with inclusive caches: Temporal locality aware (TLA) cache management policies,"A Jaleel, E Borch, M Bhandaru, SC Steely Jr, J Emer",Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5783377173136594623,130,2010
Tarantula: a vector extension to the alpha architecture,"R Espasa, F Ardanaz, J Emer, S Felix, J Gago, R Gramunt, I Hernandez, ...",Proceedings 29th Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4811262796109821402,129,2002
Reducing cache misses using hardware and software page placement,"T Sherwood, B Calder, J Emer","Proceedings of the 13th international conference on Supercomputing, 155-164",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16134219902736851160,125,1999
Trainable apparatus for predicting instruction outcomes in pipelined processors,"S McFarling, SC Steely Jr, J Emer, E McLellan","US Patent 5,758,142",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1047593540308546292,120,1998
PACMan: prefetch-aware cache management for high performance caching,"CJ Wu, A Jaleel, M Martonosi, SC Steely Jr, J Emer",Proceedings of the 44th Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8183288076875670175,114,2011
HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing,"M Pellauer, M Adler, M Kinsy, A Parashar, J Emer",2011 IEEE 17th International Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17152495797198308837,104,2011
CAMP: A technique to estimate per-structure power at run-time using a few simple parameters,"MD Powell, A Biswas, JS Emer, SS Mukherjee, BR Sheikh, S Yardi",2009 IEEE 15th International Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4042724906331509745,103,2009
The use of multithreading for exception handling,"CB Zilles, JS Emer, GS Sohi",Proceedings of the 32nd annual ACM/IEEE international symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16713693862625505392,99,1999
Simultaneous multithreading: Multiplying alpha’s performance,J Emer,Microprocessor Forum 23,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14533193791930447364,96,1999
Thread properties attribute vector based thread selection in multithreading processor,"JS Emer, R Stamm, T Fossum, RH Halstead Jr, GZ Chrysos, D Tullsen, ...","US Patent 6,073,159",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13854339857245788385,95,2000
Incremental checkpointing in a multi-threaded architecture,"SS Mukherjee, SK Reinhardt, JS Emer","US Patent 7,243,262",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13806330720239599887,94,2007
CRUISE: cache replacement and utility-aware scheduling,"A Jaleel, HH Najaf-Abadi, S Subramaniam, SC Steely, J Emer","ACM SIGARCH Computer Architecture News 40 (1), 249-260",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14926468163506747179,93,2012
Triggered instructions: a control paradigm for spatially-programmed architectures,"A Parashar, M Pellauer, M Adler, B Ahsan, N Crago, D Lustig, V Pavlov, ...","ACM SIGARCH Computer Architecture News 41 (3), 142-153",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6686300629731774760,90,2013
Leap scratchpads: automatic memory and cache management for reconfigurable logic,"M Adler, KE Fleming, A Parashar, M Pellauer, J Emer",Proceedings of the 19th ACM/SIGDA international symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12010714876984517896,89,2011
A language for describing predictors and its application to automatic synthesis,"J Emer, N Gloy","ACM SIGARCH Computer Architecture News 25 (2), 304-314",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13693571490550355860,87,1997
Hardware recovery in a multi-threaded architecture,"SK Reinhardt, SS Mukherjee, JS Emer","US Patent 7,373,548",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3577081666417216095,81,2008
Measuring architectural vulnerability factors,"SS Mukherjee, CT Weaver, J Emer, SK Reinhardt, T Austin","IEEE Micro 23 (6), 70-75",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7594016365147149678,81,2003
Hardware for machine learning: Challenges and opportunities,"V Sze, YH Chen, J Emer, A Suleiman, Z Zhang","2017 IEEE Custom Integrated Circuits Conference (CICC), 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9805786963817022987,78,2017
Integrated circuit chip having primary and secondary random access memories for a hierarchical cache,"RC Hetherington, FX McKeen, JD Marci, T Fossum, JS Emer","US Patent 5,285,323",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=684132493207537344,76,1994
Method and apparatus to quiesce a portion of a simultaneous multithreaded central processing unit,"J Emer, R Stamm, B Edwards, M Reilly, C Zilles, T Fossum, C Joerg, ...","US Patent App. 10/680,375",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2535663996199663957,74,2004
High bandwidth full-block write commands,"SC Steely Jr, WC Hasenplaugh, JS Emer, S Subramaniam","US Patent App. 10/102,124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16249332237340393465,70,2018
Temporary halting of thread execution until monitoring of armed events to memory location identified in working registers,"JS Emer, RL Stamm, BE Edwards, MH Reilly, CB Zilles, T Fossum, ...","US Patent 6,675,192",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=482244072102290478,70,2004
Multiprobe instruction cache with instruction-based probe hint generation and training whereby the cache bank or way to be accessed next is predicted,"JS Emer, S Steely, EJ McLellan","US Patent 5,933,860",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9182190802835128975,67,1999
Buffering unchecked stores for fault detection in redundant multithreading systems using speculative memory support,"S Reinhardt, S Mukherjee, J Emer, C Weaver","US Patent App. 10/749,618",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14277086135086311175,64,2005
Pipelined multi-thread processor selecting thread instruction in inter-stage buffer based on count information,"JS Emer, R Stamm, T Fossum, RH Halstead Jr, GZ Chrysos, D Tullsen, ...","US Patent 6,470,443",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3213582801562379151,59,2002
Understanding error propagation in deep learning neural network (DNN) accelerators and applications,"G Li, SKS Hari, M Sullivan, T Tsai, K Pattabiraman, J Emer, SW Keckler",Proceedings of the International Conference for High Performance Computing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16513823376484104716,57,2017
Performance simulation tools,"SS Mukherjee, SV Adve, T Austin, J Emer, PS Magnusson","Computer, 38-39",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1269222905115434656,57,2002
Sassifi: An architecture-level fault injection tool for gpu application resilience evaluation,"SKS Hari, T Tsai, M Stephenson, SW Keckler, J Emer",2017 IEEE International Symposium on Performance Analysis of Systems and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8482634789618811130,55,2017
Late-binding: enabling unordered load-store queues,"S Sethumadhavan, F Roesner, JS Emer, D Burger, SW Keckler","ACM SIGARCH Computer Architecture News 35 (2), 347-357",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13176403310460507660,55,2007
Apparatus and method for speculatively executing instructions in a computer system,"FX McKeen, MC Adler, JS Emer, RP Nix, DJ Sager, PG Lowney","US Patent 5,421,022",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4184501657712959147,55,1995
A comparative study of arbitration algorithms for the Alpha 21364 pipelined router,"SS Mukherjee, F Silla, P Bannon, J Emer, S Lang, D Webb","ACM SIGARCH Computer Architecture News 30 (5), 223-234",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8813943512865751861,52,2002
EV8: the post-ultimate alpha,J Emer,Keynote at PACT,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17465010156091981538,50,2001
Computing accurate AVFs using ACE analysis on performance models: A rebuttal,"A Biswas, P Racunas, J Emer, S Mukherjee","IEEE Computer Architecture Letters 7 (1), 21-24",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14386657095156402368,49,2008
Periodic checkpointing in a redundantly multi-threaded architecture,"SK Reinhardt, SS Mukherjee, JS Emer","US Patent 7,308,607",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5988108679371661444,49,2007
Apparatus and method for partitioning a shared cache of a chip multi-processor,"M Mattina, A Juan-Hormigo, J Emer, R Matas-Navarro","US Patent 7,558,920",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15090958112771437017,47,2009
Method and apparatus for predicting memory dependence using store sets,"GZ Chrysos, JS Emer, BE Edwards, JH Edmondson","US Patent 6,108,770",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13174972660648722370,47,2000
DAWG: A defense against cache timing attacks in speculative execution processors,"V Kiriansky, I Lebedev, S Amarasinghe, S Devadas, J Emer",2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10623314566848525038,44,2018
Quick performance models quickly: Closely-coupled partitioned simulation on FPGAs,"M Pellauer, M Vijayaraghavan, M Adler, J Emer",ISPASS 2008-IEEE International Symposium on Performance Analysis of Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1029959037087541514,44,2008
Implementing vector memory operations,"R Espasa, J Emer, G Lowney, R Gramunt, S Galan, T Juan, J Corbal, ...","US Patent 7,627,735",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5204162646048435139,42,2009
A scalable architecture for ordered parallelism,"MC Jeffrey, S Subramanian, C Yan, J Emer, D Sanchez",2015 48th Annual IEEE/ACM International Symposium on Microarchitecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2266136381120287269,41,2015
Flexible demand-based resource allocation for multiple requestors in a simultaneous multi-threaded CPU,"GZ Chrysos, CH Chang, JS Emer, JH Mylius, P Soderquist","US Patent 7,003,648","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18269627950658805191,2355590103092151659",40,2006
Software controlled pre-execution in a multithreaded processor,"CK Luk, JS Emer","US Patent 7,343,602","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1462320941922088952,3666794902880995495",38,2008
Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices,"YH Chen, TJ Yang, J Emer, V Sze",arXiv preprint arXiv:1807.07928,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5780806095976739592,36,2018
Towards closing the energy gap between HOG and CNN features for embedded vision,"A Suleiman, YH Chen, J Emer, V Sze","2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4855861754970101427,36,2017
The LEAP FPGA operating system,"K Fleming, M Adler","FPGAs for Software Programmers, 245-258",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15181066174512281337,36,2016
Combining static and dynamic branch prediction to reduce destructive aliasing,"H Patil, J Emer",Proceedings Sixth International Symposium on High-Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9133313509470319852,36,2000
A system level perspective on branch architecture performance,"B Calder, D Grunwald, J Emer",Proceedings of the 28th annual international symposium on Microarchitecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12806178412812090494,36,1995
System for passing an index value with each prediction in forward direction to enable truth predictor to associate truth value with particular branch instruction,"SC Steely Jr, EJ McLellan, JS Emer","US Patent 6,081,887",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=259118057330685265,35,2000
Leveraging latency-insensitivity to ease multiple FPGA design,"KE Fleming, M Adler, M Pellauer, A Parashar, A Mithal, J Emer",Proceedings of the ACM/SIGDA international symposium on Field Programmable …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7962332889208602762,34,2012
A-Ports: An efficient abstraction for cycle-accurate performance models on FPGAs,"M Pellauer, M Vijayaraghavan, M Adler, J Emer",Proceedings of the 16th international ACM/SIGDA symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13988468749653951310,33,2008
Reducing the soft-error rate of a high-performance microprocessor,"CT Weaver, J Emer, SS Mukherjee, SK Reinhardt","IEEE Micro 24 (6), 30-37",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7689168402114418375,33,2004
Method and apparatus for employing a cycle bit parallel executing instructions,"JD Macri, FX McKeen, JS Emer, WR Grundmann, RP Nix, DAJ Webb Jr","US Patent 6,154,828",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14806269015958547303,33,2000
Method and apparatus for propagating exception conditions of a computer system,"FX McKeen, MC Adler, JS Emer, RP Nix, DJ Sager, PG Lowny","US Patent 5,428,807",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9850015080367243494,32,1995
Implementing a functional/timing partitioned microprocessor simulator with an FPGA,"N Dave, M Pellauer, J Emer",2nd Workshop on Architecture Research using FPGA Platforms (WARFP 2006),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2686042738654173722,31,2006
Mechanism for enforcing the correct order of instruction execution,"FX McKeen, MC Adler, JS Emer, RP Nix, DJ Sager, PG Lowney","US Patent 5,420,990",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16557022544640785363,31,1995
High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches,"A Jaleel, J Nuzman, A Moga, SC Steely, J Emer",2015 IEEE 21st International Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8015179990728911214,30,2015
Using dataflow to optimize energy efficiency of deep neural network accelerators,"YH Chen, J Emer, V Sze","IEEE Micro 37 (3), 12-21",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9216192593446487828,28,2017
LEAP shared memories: Automating the construction of FPGA coherent memories,"HJ Yang, K Fleming, M Adler, J Emer",2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16587792399404721924,26,2014
Set-dueling-controlled adaptive insertion for high-performance caching,"MK Qureshi, A Jaleel, YN Patt, SC Steely, J Emer","IEEE micro 28 (1), 91-98",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17958836912976610993,25,2008
Performance analysis of mass storage service alternatives for distributed systems,"KK Ramakrishnan, JS Emer","IEEE Transactions on Software Engineering 15 (2), 120-133",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8972831618371526977,25,1989
Soft connections: Addressing the hardware-design modularity problem,"M Pellauer, M Adler, D Chiou, J Emer","2009 46th ACM/IEEE Design Automation Conference, 276-281",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4889076285432929932,24,2009
Single-threaded vs. multithreaded: Where should we focus?,"J Emer, MD Hill, YN Patt, JY Joshua, D Chiou, R Sendag","IEEE Micro 27 (6), 14-24",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6367097480621219091,23,2007
LEAP: A virtual platform architecture for FPGAs,"A Parashar, M Adler, K Fleming, M Pellauer, J Emer",The First Workshop on the Intersections of Computer Architecture and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15847906946386816902,22,2010
SASSIFI: Evaluating resilience of GPU applications,"SKS Hari, T Tsai, M Stephenson, SW Keckler, J Emer",Proceedings of the Workshop on Silicon Errors in Logic-System Effects (SELSE),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13289590979791337419,21,2015
A-port networks: Preserving the timed behavior of synchronous systems for modeling on fpgas,"M Pellauer, M Vijayaraghavan, M Adler, J Emer","ACM Transactions on Reconfigurable Technology and Systems (TRETS) 2 (3), 16",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5034237058875110036,19,2009
The gradient-based cache partitioning algorithm,"W Hasenplaugh, PS Ahuja, A Jaleel, S Steely Jr, J Emer","ACM Transactions on Architecture and Code Optimization (TACO) 8 (4), 44",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1656447372994895745,18,2012
A method to estimate the energy consumption of deep neural networks,"TJ Yang, YH Chen, J Emer, V Sze","2017 51st Asilomar Conference on Signals, Systems, and Computers, 1916-1920",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4652217025725604961,17,2017
Implementing check instructions in each thread within a redundant multithreading environments,"SS Mukherjee, JS Emer, SK Reinhardt, CT Weaver","US Patent 7,353,365",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16405266148216370038,17,2008
Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices,"YH Chen, TJ Yang, J Emer, V Sze",IEEE Journal on Emerging and Selected Topics in Circuits and Systems,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16148457696455720535,16,2019
Managing external memory updates for fault detection in redundant multithreading systems using speculative memory support,"SK Reinhardt, SS Mukherjee, JS Emer, CT Weaver","US Patent 7,444,497",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16894458484735200568,16,2008
Implementation of a conditional move instruction in an out-of-order processor,"JS Emer, B Edwards, DL Leibholz, EJ McLellan, DR Meyer","US Patent 6,449,713",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2932708132212949960,15,2002
Understanding the limitations of existing energy-efficient design approaches for deep neural networks,"Y Chen, TJ Yang, J Emer, V Sze","Energy 2 (L1), L3",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9880902826603509712,14,2018
Reducing the uncorrectable error rate in a lockstepped dual-modular redundancy system,"PB Racunas, JS Emer, A Biswas, SS Mukherjee, SE Raasch","US Patent 7,747,932",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1920954829293174515,14,2010
Mechanism for executing computer instructions in parallel,"FX McKeen, MC Adler, JS Emer, RP Nix, DJ Sager, PG Lowney","US Patent 6,704,861",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=903792823280808472,14,2004
Unlocking ordered parallelism with the Swarm architecture,"MC Jeffrey, S Subramanian, C Yan, J Emer, D Sanchez","IEEE Micro 36 (3), 105-117",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7514674417684632647,13,2016
Scavenger: Automating the construction of application-optimized memory hierarchies,"HJ Yang, K Fleming, M Adler, F Winterstein, J Emer",2015 25th International Conference on Field Programmable Logic and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11064776571202252167,13,2015
Exploiting spatial architectures for edit distance algorithms,"JJ Tithi, NC Crago, JS Emer",2014 IEEE International Symposium on Performance Analysis of Systems and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3808028385621246324,13,2014
Zip-io: Architecture for application-specific compression of big data,"SW Jun, KE Fleming, M Adler, J Emer","2012 International Conference on Field-Programmable Technology, 343-351",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3087127894907392664,13,2012
Method and apparatus for reducing false error detection in a redundant multi-threaded system,"SS Mukherjee, JS Emer, SK Reinhardt, CT Weaver, MJ Smith","US Patent 7,543,221",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=487533488192837020,13,2009
Fractal: An execution model for fine-grain nested speculative parallelism,"S Subramanian, MC Jeffrey, M Abeydeera, HR Lee, VA Ying, J Emer, ...","ACM SIGARCH Computer Architecture News 45 (2), 587-599",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=599989315062909049,12,2017
Efficient control and communication paradigms for coarse-grained spatial architectures,"M Pellauer, A Parashar, M Adler, B Ahsan, R Allmon, N Crago, K Fleming, ...","ACM Transactions on Computer Systems (TOCS) 33 (3), 10",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7680541272993112697,12,2015
Efficient spatial processing element control via triggered instructions,"A Parashar, M Pellauer, M Adler, B Ahsan, N Crago, D Lustig, V Pavlov, ...","IEEE Micro 34 (3), 120-137",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14616692427955941715,12,2014
Hybrid cpu/fpga performance models,"A Parashar, M Adler, M Pellauer, J Emer",3rd Workshop on Architectural Research Prototyping (WARP 2008),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1263321073760763970,12,2008
A modular digital VLSI flow for high-productivity SoC design,"B Khailany, E Krimer, R Venkatesan, J Clemons, JS Emer, M Fojtik, ...","2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11575557591041636165,11,2018
Branch prediction combining static and dynamic prediction techniques,"HG Patil, JS Emer, S Felix","US Patent 7,404,070",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11887546161932329173,11,2008
Multitasking and multithreading on a multiprocessor with virtual shared memory,"HL Muller, PWA Stallard, DHD Warren",Proceedings. Second International Symposium on High-Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16315460142824056101,11,1996
Distributed memory operations,"B Ahsan, MC Adler, NC Crago, JS Emer, A Jaleel, A Parashar, ...","US Patent App. 14/037,468",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14728199670400395050,10,2015
The future of architectural simulation,"JC Hoe, D Burger, J Emer, D Chiou, R Sendag, J Yi","IEEE Micro 30 (3), 8-18",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4876787880184043763,10,2010
Hardware apparatuses and methods to control cache line coherence,"S Sury, S Steely Jr, W Hasenplaugh, J Emer, D Webb","US Patent 9,740,617",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12243501857544744783,9,2017
Data-centric execution of speculative parallel programs,"MC Jeffrey, S Subramanian, M Abeydeera, J Emer, D Sanchez","The 49th Annual IEEE/ACM International Symposium on Microarchitecture, 5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15781997015891167066,9,2016
Method and apparatus for optimizing the usage of cache memories,"SC Steely Jr, JS Emer, WC Hasenplaugh","US Patent 9,418,016",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16261229774213247466,9,2016
A fast and accurate analytical technique to compute the AVF of sequential bits in a processor,"S Raasch, A Biswas, J Stephan, P Racunas, J Emer","Proceedings of the 48th International Symposium on Microarchitecture, 738-749",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10837803346178573810,9,2015
Design contest overview: Combined architecture for network stream categorization and intrusion detection (CANSCID),"M Pellauer, A Agarwal, A Khan, MC Ng, M Vijayaraghavan, F Brewer, ...",Eighth ACM/IEEE International Conference on Formal Methods and Models for …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14573728579486479098,9,2010
Detecting errors in directory entries,"S Gurumurthi, A Biswas, JS Emer, SS Mukherjee","US Patent 7,475,321",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13024388227275880317,9,2009
Architecture of a flexible real-time video encoder/decoder: The DECchip 21230,"M Adiletta, D Bernstein, J Emer, S Ho, W Wheeler","Multimedia Hardware Architectures 1997 3021, 136-148",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14730065998483063333,9,1997
SAM: Optimizing multithreaded cores for speculative parallelism,"M Abeydeera, S Subramanian, MC Jeffrey, J Emer, D Sanchez",2017 26th International Conference on Parallel Architectures and Compilation …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11578981183697420866,8,2017
Efficient support of sparse data structure access,"SC Steely Jr, WC Hasenplaugh, JS Emer","US Patent 9,037,804",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14034416788830341389,8,2015
Optimizing under abstraction: Using prefetching to improve FPGA performance,"HJ Yang, K Fleming, M Adler, J Emer",2013 23rd International Conference on Field programmable Logic and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12621628970524799773,8,2013
Implementing vector memory operations,"R Espasa, J Emer, G Lowney, R Gramunt, S Galan, T Juan, J Corbal, ...","US Patent 8,316,216",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18139773182009552062,8,2012
CLARA: Circular linked-list auto and self refresh architecture,"A Agrawal, M O'Connor, E Bolotin, N Chatterjee, J Emer, S Keckler","Proceedings of the Second International Symposium on Memory Systems, 338-349",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2169937024587519786,7,2016
LMC: Automatic resource-aware program-optimized memory partitioning,"HJ Yang, K Fleming, M Adler, F Winterstein, J Emer",Proceedings of the 2016 ACM/SIGDA International Symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15755848498686680302,7,2016
Short circuit of probes in a chain,"SC Steely Jr, S Subramaniam, WC Hasenplaugh, JS Emer","US Patent 9,201,792",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10268908624058620897,7,2015
An Evolution of General Purpose Processing: Reconfigurable Logic Computing,J Emer,Proceedings of the 7th Annual IEEE/ACM International Symposium,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=806190811238468305,7,2009
Awb: The asim architect's workbench,"J Emer, C Beckmann, M Pellauer","3rd Annual Workshop on Modeling, Benchmarking, and Simulation (MoBS 2007)",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6797794110281537296,7,2007
Method and apparatus for reducing false error detection in a microprocessor,"SS Mukherjee, JS Emer, SK Reinhardt, CT Weaver, MJ Smith","US Patent 7,555,703",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4498734835747577053,6,2009
Buffets: An efficient and composable storage idiom for explicit decoupled data orchestration,"M Pellauer, YS Shao, J Clemons, N Crago, K Hegde, R Venkatesan, ...",Proceedings of the Twenty-Fourth International Conference on Architectural …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12532906303995350941,5,2019
Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism,"MC Jeffrey, VA Ying, S Subramanian, HR Lee, J Emer, D Sanchez",2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13552348603903271447,5,2018
Technique for controlling computing resources,"W Hasenplaugh, J Emer, T Fossum, A Jaleel, S Steely","US Patent 8,769,201",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9662715939190334437,5,2014
Using in-flight chains to build a scalable cache coherence protocol,"S Subramaniam, SC Steely, W Hasenplaugh, A Jaleel, C Beckmann, ...","ACM Transactions on Architecture and Code Optimization (TACO) 10 (4), 28",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14580411011543519163,5,2013
Reducing false error detection in a microprocessor by tracking instructions neutral to errors,"JS Emer, SS Mukherjee, SK Reinhardt, CT Weaver","US Patent 7,386,756",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15356818159776051873,5,2008
Automatic construction of program-optimized FPGA memory networks,"HJ Yang, K Fleming, F Winterstein, AI Chen, M Adler, J Emer",Proceedings of the 2017 ACM/SIGDA International Symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2051553048977202380,4,2017
Performance potential of effective address prediction of load instructions,"PS Ahuja, J Emer, A Klauser, SS Mukherjee","High Performance Memory Systems, 227-246",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16205757379774202909,4,2004
"A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm","B Zimmer, R Venkatesan, YS Shao, J Clemons, M Fojtik, N Jiang, B Keller, ...","2019 Symposium on VLSI Circuits, C300-C301",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7398445840079525494,3,2019
Timeloop: A Systematic Approach to DNN Accelerator Evaluation,"A Parashar, P Raina, YS Shao, YH Chen, VA Ying, A Mukkara, ...",2019 IEEE International Symposium on Performance Analysis of Systems and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11684597081245547101,3,2019
Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs,"YN Wu, V Sze",Institute of Electrical and Electronics Engineers (IEEE),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9961289420687491227,3,2019
Sparse convolutional neural network accelerator,"WJ Dally, A Parashar, JS Emer, SW Keckler, LR Dennison","US Patent App. 15/458,837",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11287742332221773702,3,2018
Stitch-x: An accelerator architecture for exploiting unstructured sparsity in deep neural networks,"CE Lee, YS Shao, JF Zhang, A Parashar, J Emer, SW Keckler, Z Zhang",SysML Conference,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13161062298146472916,3,2018
Retrieval of previously accessed data in a multi-core processor,"SC Steely Jr, WC Hasenplaugh, JS Emer","US Patent 9,146,871",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5344386967271868718,3,2015
Relaxing constraints: thoughts on the evolution of computer architecture,J Emer,hpca,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1567229316931322767,3,2000
High bandwidth full-block write commands,"SC Steeley, WC Hasenplaugh, JS Emer, S Subramaniam","US Patent App. 13/993,716",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=625887969472342102,2,2014
Reducing false error detection in a microprocessor by tracking dynamically dead instructions,"C Weaver, S Mukherjee, J Emer, S Reinhardt","US Patent App. 10/872,109",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3750821360407849939,2,2005
Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture,"YS Shao, J Clemons, R Venkatesan, B Zimmer, M Fojtik, N Jiang, B Keller, ...",Proceedings of the 52nd Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3913618664607596315,1,2019
MAGNet: A Modular Accelerator Generator for Neural Networks,"R Venkatesan, YS Shao, M Wang, J Clemons, S Dai, M Fojtik, B Keller, ...",ICCAD,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=972303148626728681,1,2019
Method for determining instruction order using triggers,"A Parashar, M Pellauer, M Adler, J Emer","US Patent App. 13/997,021",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5510009326420238796,1,2014
An architecture & mechanism for supporting speculative execution of a context-full reconfigurable function unit,"T Wang, Z Yu, Y Liu, D Liu, J Emer",Workshop on the Intersections of Computer Architecture and Reconfigurable …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8554801392645814248,1,2010
Accelerating architecture research.,JS Emer,ISPASS,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10642724742246737973,1,2009
"High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009","A Seznec, J Emer, M O'Boyle, M Martonosi, T Ungerer",Springer,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7363603875733073657,1,2008
Performance of the VAX-11/780 translation buffer: Simulation and measurement,"DW Clark, JS Emer","Readings in computer architecture, 418-433",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9456212983177180446,1,2000
Retrospective: characterization of processor performance in the VAX-11/780,"JS Emer, DW Clark",25 years of the international symposia on Computer architecture (selected …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17346337404225817661,1,1998
Incremental versus revolutionary research,J Emer,"ACM Computing Surveys (CSUR) 28 (4es), 27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=512147403503647000,1,1996
Predictive Sequential Associative Cache,"BCD Grunwald, J Emer",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=388974957901452229,1,1994
Performance considerations for distributing services-a case study: mass storage,"JS Emer, KK Ramakrishnan","[1988] Proceedings. The 8th International Conference on Distributed, 289-297",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7288444725615593517,1,1988
Shared Resources for Multiple Instruction Stream Pipelined Processors.,JS Emer,ILLINOIS UNIV AT URBANA-CHAMPAIGN COORDINATED SCIENCE LAB,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11411578461005538216,1,1979
Deep neural network accelerator with fine-grained parallelism discovery,"CE Lee, Y Shao, A Parashar, J Emer, SW Keckler","US Patent App. 15/929,093",,0,2019
ExTensor: An Accelerator for Sparse Tensor Algebra,"K Hegde, H Asghari-Moghaddam, M Pellauer, N Crago, A Jaleel, ...",Proceedings of the 52nd Annual IEEE/ACM International Symposium on …,,0,2019
Executing distributed memory operations using processing elements connected by distributed channels,"B Ahsan, MC Adler, NC Crago, JS Emer, A Jaleel, A Parashar, ...","US Patent App. 16/443,717",,0,2019
"A 0.11 PJ/OP, 0.32-128 Tops, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator Designed with A High-Productivity vlsi Methodology","R Venkatesan, YS Shao, B Zimmer, J Clemons, M Fojtik, N Jiang, B Keller, ...","2019 IEEE Hot Chips 31 Symposium (HCS), 1-24",,0,2019
Anurag Mukkara,"A Mukkara, N Beckmann, M Abeydeera, X Ma, D Sanchez, N El-Sayed, ...",,,0,2018
Sparse convolutional neural network accelerator,"WJ Dally, A Parashar, JS Emer, SW Keckler, LR Dennison","US Patent App. 15/458,799",,0,2018
Sparse convolutional neural network accelerator,"WJ Dally, A Parashar, JS Emer, SW Keckler, LR Dennison","US Patent App. 15/659,371",,0,2018
(FPL 2015) Scavenger: Automating the Construction of Application-Optimized Memory Hierarchies,"HJ Yang, K Fleming, F Winterstein, M Adler, J Emer","ACM Transactions on Reconfigurable Technology and Systems (TRETS) 10 (2), 13",,0,2017
Domain state,"SC Steely Jr, WC Hasenplaugh, JS Emer","US Patent 9,588,889",,0,2017
Processor scheduling with thread performance estimation on cores of different types,"A Jaleel, K Van Craeynest, P Narvaez, J Emer","US Patent 9,286,128",,0,2016
Signature based hit-predicting cache,"SC Steely Jr, WC Hasenplaugh, A Jaleel, JS Emer, WU Carole-Jean","US Patent 9,262,327",,0,2016
Method and apparatus for achieving non-inclusive cache performance with inclusive caches,"A Jaleel, SC Steely Jr, ER Borch, MK Bhandaru, JS Emer","US Patent 8,769,209",,0,2014
Implementing vector memory operations,"R Espasa, J Emer, G Lowney, R Gramunt, S Galan, T Juan, J Corbal, ...","US Patent 8,707,012",,0,2014
A Hierarchical Architectural Framework for Reconfigurable Logic Computing,"P Li, A Parashar, M Pellauer, T Wang, J Emer",2013 IEEE International Symposium on Parallel & Distributed Processing …,,0,2013
Article 44 (21 pages)-The Gradient-Based Cache Partitioning Algorithm,"W Hasenplaugh, PS Ahuja, A Jaleel, S Steely Jr, J Emer",ACM Transactions on Architecture and Code Optimization-TACO 8 (4),,0,2011
DEC Alpha,"J Emer, T Fossum","Encyclopedia of Parallel Computing, 535-545",,0,2011
Reconfigurable Functional Unit Having Instruction Context Storage Circuitry To Support Speculative Execution of Instructions,"T Wang, Z Yu, JS Emer, Y Liu, P Li","US Patent App. 12/495,604",,0,2010
LEAP Scratchpads: Automatic Memory and Cache Management for Reconfigurable Logic [Extended Version],"M Adler, KE Fleming, A Parashar, M Pellauer, J Emer",,,0,2010
Forward: 1st JILP Workshop on Computer Architecture Competitions (JWAC-1): Cache Replacement Championship,"J Emer, A Jaleel",,,0,2010
Accelerating Simulation with FPGAs,"M Pellauer, M Adler, A Parashar, J Emer","Processor and System-on-Chip Simulation, 107-126",,0,2010
Computer Society Awards Recognize Excellence,B Ward,"Computer, 93-95",,0,2009
Top Picks from the 2008 Computer Architecture Conferences,"J Emer, D Tullsen","IEEE micro 29 (1), 6-9",,0,2009
Lecture Notes in Computer Science: Preface,"A Seznec, J Emer, M O'Boyle, MR Martonosi",Lecture Notes in Computer Science (including subseries Lecture Notes in …,,0,2009
"Researching novel systems: To instantiate, emulate, simulate, or analyticate?","D Burger, J Emer, P Emma, S Keckler, YN Patt, D Patterson",2007 IEEE 13th International Symposium on High Performance Computer …,,0,2007
MoBS 2007 Call For Papers and Tools,"L Eeckhout, JY Joshua, D Brooks, D Chiou, J Emer, B Falsafi, R Joseph, ...",,,0,2007
Experience and methodology,J Emer,International Symposium on Computer Architecture: Proceedings of the 34 th …,,0,2007
Virtual Machines and Dynamic Translation: Implementing ISAs in Software,J Emer,,,0,2005
GPS,"F Sanchez, C inmuebles en Zaragoza, C chalets en Zaragoza, ...",,,0,2005
COVER FEATURES-Performance Simulation Tools,"SS Mukherjee, SV Adve, T Austin, J Emer, PS Magnusson","Computer-IEEE Computer Magazine 35 (2), 38-39",,0,2002
"1997Annual Index, Vol. 17","L Adams, T Anderson, A Bilas, BB Biswas, D Burger, N Cardwell, ...","development [single chip microprocessors] 2000, 28-36",,0,1997
ACM SIGARCH Computer Architecture News Volume 17 Issue 2,J Emer,ACM 17 (2),,0,1989
ASPLOS-III Proceedings,"J Emer, ...",Association for Computing Machinery,,0,1989
Design analysis of a heterogeneous distributed system,"JS Emer, KK Ramakrishnan","Proceedings of the 2nd workshop on Making distributed systems work, 1-3",,0,1986
Architecture-level Energy Estimation of Accelerator Designs,"YN Wu, JS Emer, V Sze","Artificial Intelligence, Communication, Imaging, Navigation, Sensing Systems, 11",,0,0
ISSCC 2016/SESSION 14/NEXT-GENERATION PROCESSING/14.5,"YH Chen, T Krishna, J Emer, V Sze",,,0,0
A System Level Perspective on Branch Architecture Performance,"BCD Grunwald, J Emer",Proceedings of The... Anual International Symposium on Microarchitecture …,,0,0
A Model of Computation and Compiler For Heterogeneous Architectures,"K Fleming, M Adler, J Emer",,,0,0
REGULARPAPERSISSUE DEPARTMENTS,"V Sze, YH Chen, TJ Yang, JS Emer, PM Raj, H Sharma, S Sitaraman, ...",,,0,0
"Position Statement Joel Emer Intel Corporation In the course of processor development, performance models form the most abstract of the representations of a processor design …",J Emer,,,0,0
Machine Learning for Circuit Designers,"V Sze, H Maruyama, N Verma, J Emer, Y Tomita, M Aleksic, D Moloney, ...",,,0,0
Academic history,"ID Number, C Province, CP Code",,,0,0
Research Abstracts-2006,"DJ Abadi, DJ DeWitt, S Harizopoulos, SR Madden, DS Myers, ...",,,0,0
Conference Co-Chairs,"J Bondi, J Smith, S Adve, T Austin, R Belgard, CP Bose, T Conte, ...",,,0,0
Reviewers Reviewers,"S Adve, P Ahuja, H Al-Sukhni, C Alvarez, S Amarasinghe, J Anderson, ...",,,0,0
WRL Technical Note TN-52,"SJ Eggers, J Emer, HM Levy, JL Lo, R Stamm, DM Tullsen",,,0,0
Conference Officers,"D Kaeli, M Valero, D Christie, G Sohi, JL Gaudiot, J Emer, LA Barroso, ...",,,0,0
General Co-Chairs' Message,"J Emer, D Kaeli",,,0,0
Validity of the Single-Processor Approach to Achieving Large Scale Computing Capabilities 79 GM Amdahl Evaluating Associativity in CPU Caches 82 MD Hill and AJ Smith A …,"JS Emer, DW Clark",,,0,0
Implementing a Functional/Timing Partitioned Microprocessor Simulator with an FPGA,J Emer,,,0,0
"Das, Chita R. 527 Denzel, Wolfgang E. 156 Draper, Stark C. 38 Dreslinski, Ronald G. 75 Dudnik, Polina 333","TM Aamodt, J Abella, E Acar, M Adler, V Akella, O Anderson, ...",,,0,0
Best Modem Router,"SS Mukherjee, F Silla, P Bannon, J Emer, S Lang, D Webb",,,0,0
General Co-Chairs,"M Dubois, A Bode, P Stenstrom, W Karl, SA McKee, T Pinkston, ...",,,0,0
Local Arrangements,"D Wood, M Xu, D Albonesi, D August, L Barroso, J Duato, UP Valencia, ...",,,0,0
David Lilja Patrick Lincoln Mikko Lipasti Jose María Llabería Josep Llosa,"J Abella, J Abraham, A Abulafia, C Acosta, A Agarwal, A Alameldeen, ...",,,0,0
Finance Chair,"P Bose, B Colwell, T Conte, K Ebcioglu, J Emer, CK Farkas, CR Gupta, ...",,,0,0
Dharma P. Agrawal Univ. of Cincinnati John Carter Univ. of Utah Frederic T. Chong Univ. of California-Davis Alok Choudhary Northwestern Univ.,"T Conte, K Ebcioĝlu, J Emer, B Falsafi, M Franklin, J Fang, WC Hsu",,,0,0
Computer Architecture: A Constructive Approach,"JS Emer, M Vijayaraghavan",,,0,0
LEAP: An FPGA‐Based Virtual Platform for Portable Application Development,"M Adler, KE Fleming, A Parashar, M Pellauer, J Emer",,,0,0
ISPASS 2009 reviewers,"T Aamodt, M Adler, K Asanovic, N Binkert, S Blackburn, M Bond, C Boneti, ...",,,0,0
