library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity control_memory is
  Port ( 
    MW: out std_logic;
    MM: out std_logic;
    RW: out std_logic;
    MD: out std_logic;
    FS: out std_logic_vector(4 downto 0);
    MB: out std_logic;
    TB: out std_logic;
    TA: out std_logic;
    TD: out std_logic;
    PL: out std_logic;
    PI: out std_logic;
    IL: out std_logic;
    MC: out std_logic;
    MS: out std_logic_vector(2 downto 0);
    NA: out std_logic_vector(7 downto 0);
    IN_CAR: in std_logic_vector(7 downto 0)
  );
end control_memory;

architecture Behavioral of control_memory is
type mem_array is array(0 to 255) of std_logic_vector(27 downto 0);
begin
    memory_m: process(IN_CAR)
        variable control_mem: mem_array:=(
                --0
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --16
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --32
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --48
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --64
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --80
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --96
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --112
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --128
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --144
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --160
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --176
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --192
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --208
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --224
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                --240
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000",
                x"0000000" ,x"0000000", x"0000000", x"0000000"       
            );
    variable addr: integer;
    variable control_out : std_logic_vector(27 downto 0);
    
    begin
        addr := conv_integer(IN_CAR);
        control_out := control_mem(addr);
        MW <= control_out(0);
        MM <= control_out(1);
        RW <= control_out(2);
        MD <= control_out(3);
        FS <= control_out(8 downto 4);
        MB <= control_out(9);
        TB <= control_out(10);
        TA <= control_out(11);
        TD <= control_out(12);
        PL <= control_out(13);
        PI <= control_out(14);
        IL <= control_out(15);
        MC <= control_out(16);
        MS <= control_out(19 downto 17);
        NA <= control_out(27 downto 20);
    end process;

end Behavioral;
