#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1135-g6b127432)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\tools\msys2\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\tools\msys2\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\tools\msys2\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\tools\msys2\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\tools\msys2\mingw64\lib\ivl\va_math.vpi";
S_0000026ff32478e0 .scope module, "tb_Controller" "tb_Controller" 2 3;
 .timescale -9 -12;
P_0000026ff320bce0 .param/l "ALLOC_INSTR_W" 1 2 12, +C4<0000000000000000000000000000000000000000000000000000000000000110010>;
P_0000026ff320bd18 .param/l "ALLOC_LEN_W" 1 2 8, +C4<00000000000000000000000000001010>;
P_0000026ff320bd50 .param/l "CLK_PERIOD" 1 2 80, +C4<00000000000000000000000000001010>;
P_0000026ff320bd88 .param/l "DATA_ADDR_W" 1 2 9, +C4<00000000000000000000000000001100>;
P_0000026ff320bdc0 .param/l "PROG_SIZE" 1 2 10, +C4<00000000000000000000000000010000>;
P_0000026ff320bdf8 .param/l "REGFILE_ADDR_W" 1 2 7, +C4<00000000000000000000000000000101>;
P_0000026ff320be30 .param/l "VEC_ID_W" 1 2 6, +C4<00000000000000000000000000000100>;
L_0000026ff327dc30 .functor BUFZ 1, v0000026ff323c580_0, C4<0>, C4<0>, C4<0>;
L_0000026ff327ddf0 .functor BUFZ 1, v0000026ff3216910_0, C4<0>, C4<0>, C4<0>;
L_0000026ff327d8b0 .functor BUFZ 4, v0000026ff3216b90_0, C4<0000>, C4<0000>, C4<0000>;
L_0000026ff327d990 .functor BUFZ 5, v0000026ff32167d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000026ff327dca0 .functor BUFZ 5, v0000026ff323c080_0, C4<00000>, C4<00000>, C4<00000>;
L_0000026ff327d7d0 .functor BUFZ 10, v0000026ff32728c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000026ff327d220 .functor BUFZ 12, v0000026ff323bfe0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0000026ff327d4c0 .functor BUFZ 12, v0000026ff323bf40_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0000026ff327ded0 .functor BUFZ 3, v0000026ff323d8e0_0, C4<000>, C4<000>, C4<000>;
v0000026ff3279790_0 .net "ar1", 4 0, v0000026ff3275120_0;  1 drivers
v0000026ff327a730_0 .net "ar2", 4 0, v0000026ff3275800_0;  1 drivers
v0000026ff327a4b0_0 .net "ard", 4 0, v0000026ff3276020_0;  1 drivers
v0000026ff327a230_0 .var "clk", 0 0;
v0000026ff3279e70_0 .net "coef_addr", 11 0, L_0000026ff330a440;  1 drivers
v0000026ff3279970_0 .net "coef_ptr", 11 0, L_0000026ff327d4c0;  1 drivers
v0000026ff3279f10_0 .net "data_addr", 11 0, L_0000026ff33099a0;  1 drivers
v0000026ff3279470_0 .net "data_ptr", 11 0, L_0000026ff327d220;  1 drivers
v0000026ff3279fb0_0 .net "dut_state", 2 0, L_0000026ff327ded0;  1 drivers
v0000026ff327a690_0 .var "en", 0 0;
v0000026ff327aa50_0 .net "en_ram_pa", 0 0, L_0000026ff327d6f0;  1 drivers
v0000026ff327a7d0_0 .net "en_ram_pb", 0 0, L_0000026ff327d920;  1 drivers
v0000026ff327acd0_0 .net "error_reg", 4 0, L_0000026ff327dca0;  1 drivers
v0000026ff3279a10_0 .net "fetch", 0 0, v0000026ff32721e0_0;  1 drivers
v0000026ff327a870_0 .var "instr_word", 49 0;
v0000026ff327ab90_0 .net "lstg_f", 0 0, L_0000026ff327dc30;  1 drivers
v0000026ff327ac30_0 .var "pass", 0 0;
v0000026ff3279290_0 .net "pc", 3 0, v0000026ff3271e20_0;  1 drivers
v0000026ff32790b0_0 .var "prog", 0 0;
v0000026ff327a9b0_0 .net "result_reg", 4 0, L_0000026ff327d990;  1 drivers
v0000026ff32791f0 .array "rom", 15 0, 49 0;
v0000026ff327a5f0_0 .var "rst", 0 0;
v0000026ff32796f0_0 .net "rw", 0 0, v0000026ff3276ca0_0;  1 drivers
v0000026ff327a0f0_0 .var/i "tiks", 31 0;
v0000026ff327ad70_0 .net "upse_f", 0 0, L_0000026ff327ddf0;  1 drivers
v0000026ff327a910_0 .net "vector_id", 3 0, L_0000026ff327d8b0;  1 drivers
v0000026ff327a550_0 .net "vector_len", 9 0, L_0000026ff327d7d0;  1 drivers
v0000026ff3279d30_0 .net "wr_ram_pa", 0 0, v0000026ff3275620_0;  1 drivers
v0000026ff327a190_0 .net "wr_ram_pb", 0 0, v0000026ff3276200_0;  1 drivers
E_0000026ff32336e0 .event anyedge, v0000026ff3271e20_0, v0000026ff3279fb0_0;
S_0000026ff320be70 .scope module, "u_top" "top" 2 33, 3 4 0, S_0000026ff32478e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "prog";
    .port_info 4 /INPUT 50 "instr_word";
    .port_info 5 /OUTPUT 1 "fetch";
    .port_info 6 /OUTPUT 4 "pc";
    .port_info 7 /OUTPUT 1 "en_ram_pa";
    .port_info 8 /OUTPUT 1 "en_ram_pb";
    .port_info 9 /OUTPUT 1 "wr_ram_pa";
    .port_info 10 /OUTPUT 1 "wr_ram_pb";
    .port_info 11 /OUTPUT 12 "data_addr";
    .port_info 12 /OUTPUT 12 "coef_addr";
    .port_info 13 /OUTPUT 1 "rw";
    .port_info 14 /OUTPUT 5 "ar1";
    .port_info 15 /OUTPUT 5 "ar2";
    .port_info 16 /OUTPUT 5 "ard";
P_0000026ff320c000 .param/l "ALLOC_LENGTH_WIDTH" 0 3 7, +C4<00000000000000000000000000001010>;
P_0000026ff320c038 .param/l "DATA_ADDR_WIDTH" 0 3 8, +C4<00000000000000000000000000001100>;
P_0000026ff320c070 .param/l "INSTR_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000100>;
P_0000026ff320c0a8 .param/l "INSTR_WIDTH" 1 3 22, +C4<0000000000000000000000000000000000000000000000000000000000000110010>;
P_0000026ff320c0e0 .param/l "REGFILE_ADDR_WIDTH" 0 3 6, +C4<00000000000000000000000000000101>;
P_0000026ff320c118 .param/l "VEC_ID_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
L_0000026ff3239110 .functor NOT 1, v0000026ff32790b0_0, C4<0>, C4<0>, C4<0>;
L_0000026ff32391f0 .functor AND 1, L_0000026ff3239110, v0000026ff327a690_0, C4<1>, C4<1>;
L_0000026ff320ce00 .functor OR 1, v0000026ff327a5f0_0, v0000026ff3271d80_0, C4<0>, C4<0>;
v0000026ff32753a0_0 .net *"_ivl_0", 0 0, L_0000026ff3239110;  1 drivers
v0000026ff32762a0_0 .net "ar1", 4 0, v0000026ff3275120_0;  alias, 1 drivers
v0000026ff3275ee0_0 .net "ar2", 4 0, v0000026ff3275800_0;  alias, 1 drivers
v0000026ff3276d40_0 .net "ard", 4 0, v0000026ff3276020_0;  alias, 1 drivers
v0000026ff3275760_0 .net "clk", 0 0, v0000026ff327a230_0;  1 drivers
v0000026ff3275440_0 .net "clr", 0 0, L_0000026ff320ce00;  1 drivers
v0000026ff3275f80_0 .net "coef_addr", 11 0, L_0000026ff330a440;  alias, 1 drivers
v0000026ff3276840_0 .net "coef_ptr", 11 0, v0000026ff323bf40_0;  1 drivers
v0000026ff3275940_0 .net "data_addr", 11 0, L_0000026ff33099a0;  alias, 1 drivers
v0000026ff3276b60_0 .net "data_ptr", 11 0, v0000026ff323bfe0_0;  1 drivers
v0000026ff32758a0_0 .net "en", 0 0, v0000026ff327a690_0;  1 drivers
v0000026ff32763e0_0 .net "en_devs", 0 0, L_0000026ff32391f0;  1 drivers
v0000026ff3275da0_0 .net "en_ram_pa", 0 0, L_0000026ff327d6f0;  alias, 1 drivers
v0000026ff32759e0_0 .net "en_ram_pb", 0 0, L_0000026ff327d920;  alias, 1 drivers
v0000026ff3276660_0 .net "error_reg", 4 0, v0000026ff323c080_0;  1 drivers
v0000026ff3276520_0 .net "fetch", 0 0, v0000026ff32721e0_0;  alias, 1 drivers
v0000026ff3275a80_0 .net "get_reg", 0 0, v0000026ff32726e0_0;  1 drivers
v0000026ff3275b20_0 .net "instr_word", 49 0, v0000026ff327a870_0;  1 drivers
v0000026ff3276980_0 .net "last_stage", 0 0, v0000026ff323c580_0;  1 drivers
v0000026ff32765c0_0 .net "last_vector", 0 0, v0000026ff3216910_0;  1 drivers
v0000026ff3276700_0 .net "new_in", 0 0, v0000026ff3272a00_0;  1 drivers
v0000026ff3275080_0 .net "new_out", 0 0, v0000026ff3272500_0;  1 drivers
v0000026ff3276de0_0 .net "ostate", 2 0, v0000026ff323d8e0_0;  1 drivers
v0000026ff32767a0_0 .net "pc", 3 0, v0000026ff3271e20_0;  alias, 1 drivers
v0000026ff3275bc0_0 .net "pc_clr", 0 0, v0000026ff3271d80_0;  1 drivers
v0000026ff3275260_0 .net "pc_incr", 0 0, v0000026ff3271420_0;  1 drivers
v0000026ff3275c60_0 .net "prog", 0 0, v0000026ff32790b0_0;  1 drivers
v0000026ff3276a20_0 .net "read_write", 0 0, v0000026ff3272640_0;  1 drivers
v0000026ff32751c0_0 .net "readh_incrh", 0 0, v0000026ff3272aa0_0;  1 drivers
v0000026ff3276ac0_0 .net "res_err", 0 0, v0000026ff3271920_0;  1 drivers
v0000026ff3276e80_0 .net "result_reg", 4 0, v0000026ff32167d0_0;  1 drivers
v0000026ff3276f20_0 .net "rf_rw", 0 0, v0000026ff3271380_0;  1 drivers
v0000026ff3275300_0 .net "rst", 0 0, v0000026ff327a5f0_0;  1 drivers
v0000026ff3275d00_0 .net "rw", 0 0, v0000026ff3276ca0_0;  alias, 1 drivers
v0000026ff3279dd0_0 .net "vector_id", 3 0, v0000026ff3216b90_0;  1 drivers
v0000026ff327a370_0 .net "vector_len", 9 0, v0000026ff32728c0_0;  1 drivers
v0000026ff327a410_0 .net "vector_pass", 0 0, L_0000026ff327dd10;  1 drivers
v0000026ff327a050_0 .net "wr_ram_pa", 0 0, v0000026ff3275620_0;  alias, 1 drivers
v0000026ff3279510_0 .net "wr_ram_pb", 0 0, v0000026ff3276200_0;  alias, 1 drivers
S_0000026ff31f0d50 .scope module, "u_FSM" "FSM" 3 28, 3 138 0, S_0000026ff320be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "vector_pass";
    .port_info 4 /INPUT 1 "last_stage";
    .port_info 5 /INPUT 1 "last_vector";
    .port_info 6 /OUTPUT 3 "ostate";
P_0000026ff31f0ee0 .param/l "S1" 1 3 147, C4<000>;
P_0000026ff31f0f18 .param/l "S2" 1 3 148, C4<001>;
P_0000026ff31f0f50 .param/l "S3" 1 3 149, C4<010>;
P_0000026ff31f0f88 .param/l "S4" 1 3 150, C4<011>;
P_0000026ff31f0fc0 .param/l "S5" 1 3 151, C4<100>;
P_0000026ff31f0ff8 .param/l "S6" 1 3 152, C4<101>;
P_0000026ff31f1030 .param/l "S7" 1 3 153, C4<110>;
P_0000026ff31f1068 .param/l "S8" 1 3 154, C4<111>;
v0000026ff323c120_0 .net "clk", 0 0, v0000026ff327a230_0;  alias, 1 drivers
v0000026ff323d8e0_0 .var "cstate", 2 0;
v0000026ff323cbc0_0 .net "en", 0 0, L_0000026ff32391f0;  alias, 1 drivers
v0000026ff323d5c0_0 .net "last_stage", 0 0, v0000026ff323c580_0;  alias, 1 drivers
v0000026ff323c300_0 .net "last_vector", 0 0, v0000026ff3216910_0;  alias, 1 drivers
v0000026ff323d7a0_0 .var "nstate", 2 0;
v0000026ff323db60_0 .net "ostate", 2 0, v0000026ff323d8e0_0;  alias, 1 drivers
v0000026ff323bcc0_0 .var "ostate_ascii", 399 0;
v0000026ff323c760_0 .net "rst", 0 0, v0000026ff327a5f0_0;  alias, 1 drivers
v0000026ff323bd60_0 .net "vector_pass", 0 0, L_0000026ff327dd10;  alias, 1 drivers
E_0000026ff3233e60 .event anyedge, v0000026ff323db60_0;
E_0000026ff32335e0 .event anyedge, v0000026ff323d8e0_0;
E_0000026ff3233ce0 .event posedge, v0000026ff323c120_0;
S_0000026ff3205f60 .scope begin, "next_state_switching_predition" "next_state_switching_predition" 3 166, 3 166 0, S_0000026ff31f0d50;
 .timescale -9 -12;
S_0000026ff32060f0 .scope begin, "state_ascii" "state_ascii" 3 191, 3 191 0, S_0000026ff31f0d50;
 .timescale -9 -12;
S_0000026ff3206280 .scope begin, "state_switching" "state_switching" 3 156, 3 156 0, S_0000026ff31f0d50;
 .timescale -9 -12;
S_0000026ff31d9a40 .scope module, "u_InstrFetch" "InstrFetch" 3 77, 3 261 0, S_0000026ff320be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "fetch";
    .port_info 3 /INPUT 50 "instr_word";
    .port_info 4 /OUTPUT 1 "lstg_f";
    .port_info 5 /OUTPUT 1 "upse_f";
    .port_info 6 /OUTPUT 4 "vector_id";
    .port_info 7 /OUTPUT 5 "result_reg";
    .port_info 8 /OUTPUT 5 "error_reg";
    .port_info 9 /OUTPUT 10 "vector_len";
    .port_info 10 /OUTPUT 12 "data_ptr";
    .port_info 11 /OUTPUT 12 "coef_ptr";
P_0000026ff3244380 .param/l "ALLWIDTH" 0 3 264, +C4<00000000000000000000000000001010>;
P_0000026ff32443b8 .param/l "DAWIDTH" 0 3 265, +C4<00000000000000000000000000001100>;
P_0000026ff32443f0 .param/l "INSTRWIDTH" 1 3 278, +C4<0000000000000000000000000000000000000000000000000000000000000110010>;
P_0000026ff3244428 .param/l "RFAWIDTH" 0 3 263, +C4<00000000000000000000000000000101>;
P_0000026ff3244460 .param/l "VIDWIDTH" 0 3 262, +C4<00000000000000000000000000000100>;
v0000026ff323be00_0 .net "clk", 0 0, v0000026ff327a230_0;  alias, 1 drivers
v0000026ff323bf40_0 .var "coef_ptr", 11 0;
v0000026ff323bfe0_0 .var "data_ptr", 11 0;
v0000026ff323c080_0 .var "error_reg", 4 0;
v0000026ff323c3a0_0 .net "fetch", 0 0, v0000026ff32721e0_0;  alias, 1 drivers
v0000026ff323c4e0_0 .net "instr_word", 49 0, v0000026ff327a870_0;  alias, 1 drivers
v0000026ff323c580_0 .var "lstg_f", 0 0;
v0000026ff32167d0_0 .var "result_reg", 4 0;
v0000026ff3215dd0_0 .net "rst", 0 0, v0000026ff327a5f0_0;  alias, 1 drivers
v0000026ff3216910_0 .var "upse_f", 0 0;
v0000026ff3216b90_0 .var "vector_id", 3 0;
v0000026ff32728c0_0 .var "vector_len", 9 0;
S_0000026ff31d9bd0 .scope module, "u_OutLut" "OutLut" 3 53, 3 227 0, S_0000026ff320be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "fsm_state";
    .port_info 1 /OUTPUT 1 "pc_clr";
    .port_info 2 /OUTPUT 1 "pc_incr";
    .port_info 3 /OUTPUT 1 "fetch";
    .port_info 4 /OUTPUT 1 "readh_incrh";
    .port_info 5 /OUTPUT 1 "read_write";
    .port_info 6 /OUTPUT 1 "res_err";
    .port_info 7 /OUTPUT 1 "rf_rw";
    .port_info 8 /OUTPUT 1 "get_reg";
    .port_info 9 /OUTPUT 1 "new_in";
    .port_info 10 /OUTPUT 1 "new_out";
P_0000026ff31dc110 .param/l "S1" 1 3 237, C4<000>;
P_0000026ff31dc148 .param/l "S2" 1 3 238, C4<001>;
P_0000026ff31dc180 .param/l "S3" 1 3 239, C4<010>;
P_0000026ff31dc1b8 .param/l "S4" 1 3 240, C4<011>;
P_0000026ff31dc1f0 .param/l "S5" 1 3 241, C4<100>;
P_0000026ff31dc228 .param/l "S6" 1 3 242, C4<101>;
P_0000026ff31dc260 .param/l "S7" 1 3 243, C4<110>;
P_0000026ff31dc298 .param/l "S8" 1 3 244, C4<111>;
v0000026ff32721e0_0 .var "fetch", 0 0;
v0000026ff32723c0_0 .net "fsm_state", 2 0, v0000026ff323d8e0_0;  alias, 1 drivers
v0000026ff32726e0_0 .var "get_reg", 0 0;
v0000026ff3272a00_0 .var "new_in", 0 0;
v0000026ff3272500_0 .var "new_out", 0 0;
v0000026ff3271d80_0 .var "pc_clr", 0 0;
v0000026ff3271420_0 .var "pc_incr", 0 0;
v0000026ff3272640_0 .var "read_write", 0 0;
v0000026ff3272aa0_0 .var "readh_incrh", 0 0;
v0000026ff3271920_0 .var "res_err", 0 0;
v0000026ff3271380_0 .var "rf_rw", 0 0;
S_0000026ff31d9d60 .scope module, "u_ProgCnt" "ProgCnt" 3 43, 3 210 0, S_0000026ff320be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "pc_incr";
    .port_info 3 /OUTPUT 4 "pc";
P_0000026ff3233ea0 .param/l "INSTRADDRW" 0 3 211, +C4<00000000000000000000000000000100>;
v0000026ff3271600_0 .net "clk", 0 0, v0000026ff327a230_0;  alias, 1 drivers
v0000026ff3272e60_0 .net "clr", 0 0, L_0000026ff320ce00;  alias, 1 drivers
v0000026ff3271e20_0 .var "pc", 3 0;
v0000026ff3272460_0 .net "pc_incr", 0 0, v0000026ff3271420_0;  alias, 1 drivers
S_0000026ff31dc2e0 .scope module, "u_RAMDriver" "RAMDriver" 3 97, 3 290 0, S_0000026ff320be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "readh_incrh";
    .port_info 4 /INPUT 1 "read_write";
    .port_info 5 /INPUT 1 "prog";
    .port_info 6 /INPUT 4 "index";
    .port_info 7 /INPUT 12 "data_ptr";
    .port_info 8 /INPUT 12 "coef_ptr";
    .port_info 9 /INPUT 10 "vector_len";
    .port_info 10 /OUTPUT 1 "en_ram_pa";
    .port_info 11 /OUTPUT 1 "en_ram_pb";
    .port_info 12 /OUTPUT 1 "vector_pass";
    .port_info 13 /OUTPUT 1 "wr_ram_pa";
    .port_info 14 /OUTPUT 1 "wr_ram_pb";
    .port_info 15 /OUTPUT 12 "data_addr";
    .port_info 16 /OUTPUT 12 "coef_addr";
P_0000026ff3243ba0 .param/l "ALLENGTH_WIDTH" 0 3 292, +C4<00000000000000000000000000001010>;
P_0000026ff3243bd8 .param/l "DADDRESS_WIDTH" 0 3 291, +C4<00000000000000000000000000001100>;
P_0000026ff3243c10 .param/l "READ" 1 3 307, C4<0>;
P_0000026ff3243c48 .param/l "VECINDEX_WIDTH" 0 3 293, +C4<00000000000000000000000000000100>;
P_0000026ff3243c80 .param/l "WRITE" 1 3 308, C4<1>;
L_0000026ff31e2f70 .functor NOT 1, v0000026ff3272640_0, C4<0>, C4<0>, C4<0>;
L_0000026ff32b1440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000026ff31fc150 .functor XNOR 1, L_0000026ff320d880, L_0000026ff32b1440, C4<0>, C4<0>;
L_0000026ff32b1488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000026ff327dbc0 .functor XNOR 1, v0000026ff3272640_0, L_0000026ff32b1488, C4<0>, C4<0>;
L_0000026ff327dd10 .functor AND 1, L_0000026ff31fc150, L_0000026ff327dbc0, C4<1>, C4<1>;
L_0000026ff32b14d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000026ff327df40 .functor XNOR 1, v0000026ff3272640_0, L_0000026ff32b14d0, C4<0>, C4<0>;
L_0000026ff32b1518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000026ff327de60 .functor XNOR 1, v0000026ff32790b0_0, L_0000026ff32b1518, C4<0>, C4<0>;
L_0000026ff32b1560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026ff327d530 .functor XNOR 1, v0000026ff3272640_0, L_0000026ff32b1560, C4<0>, C4<0>;
L_0000026ff32b15a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000026ff327d290 .functor XNOR 1, v0000026ff3272640_0, L_0000026ff32b15a8, C4<0>, C4<0>;
L_0000026ff327d300 .functor NOT 1, v0000026ff32790b0_0, C4<0>, C4<0>, C4<0>;
L_0000026ff327dd80 .functor AND 1, L_0000026ff327d290, L_0000026ff327d300, C4<1>, C4<1>;
L_0000026ff327d6f0 .functor OR 1, L_0000026ff327d530, L_0000026ff327dd80, C4<0>, C4<0>;
L_0000026ff32b15f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026ff327d760 .functor XNOR 1, v0000026ff3272640_0, L_0000026ff32b15f0, C4<0>, C4<0>;
L_0000026ff32b1638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000026ff327d0d0 .functor XNOR 1, v0000026ff3272640_0, L_0000026ff32b1638, C4<0>, C4<0>;
L_0000026ff327d140 .functor AND 1, L_0000026ff327d0d0, v0000026ff32790b0_0, C4<1>, C4<1>;
L_0000026ff327d920 .functor OR 1, L_0000026ff327d760, L_0000026ff327d140, C4<0>, C4<0>;
v0000026ff32739d0_0 .net *"_ivl_0", 11 0, L_0000026ff327af50;  1 drivers
v0000026ff3273b10_0 .net *"_ivl_10", 0 0, L_0000026ff31fc150;  1 drivers
v0000026ff3273ed0_0 .net/2u *"_ivl_12", 0 0, L_0000026ff32b1488;  1 drivers
v0000026ff3273f70_0 .net *"_ivl_14", 0 0, L_0000026ff327dbc0;  1 drivers
v0000026ff3273d90_0 .net/2u *"_ivl_18", 0 0, L_0000026ff32b14d0;  1 drivers
v0000026ff3274f10_0 .net *"_ivl_20", 0 0, L_0000026ff327df40;  1 drivers
v0000026ff3273e30_0 .net/2u *"_ivl_24", 0 0, L_0000026ff32b1518;  1 drivers
v0000026ff3274b50_0 .net *"_ivl_26", 0 0, L_0000026ff327de60;  1 drivers
L_0000026ff32b1200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ff3273570_0 .net *"_ivl_3", 1 0, L_0000026ff32b1200;  1 drivers
v0000026ff32741f0_0 .net/2u *"_ivl_30", 0 0, L_0000026ff32b1560;  1 drivers
v0000026ff3274ab0_0 .net *"_ivl_32", 0 0, L_0000026ff327d530;  1 drivers
v0000026ff3274e70_0 .net/2u *"_ivl_34", 0 0, L_0000026ff32b15a8;  1 drivers
v0000026ff3273070_0 .net *"_ivl_36", 0 0, L_0000026ff327d290;  1 drivers
v0000026ff32743d0_0 .net *"_ivl_38", 0 0, L_0000026ff327d300;  1 drivers
v0000026ff3273a70_0 .net *"_ivl_41", 0 0, L_0000026ff327dd80;  1 drivers
v0000026ff3274010_0 .net/2u *"_ivl_44", 0 0, L_0000026ff32b15f0;  1 drivers
v0000026ff3274470_0 .net *"_ivl_46", 0 0, L_0000026ff327d760;  1 drivers
v0000026ff3273930_0 .net/2u *"_ivl_48", 0 0, L_0000026ff32b1638;  1 drivers
v0000026ff3273110_0 .net *"_ivl_50", 0 0, L_0000026ff327d0d0;  1 drivers
v0000026ff3274510_0 .net *"_ivl_53", 0 0, L_0000026ff327d140;  1 drivers
v0000026ff3274150_0 .net/2u *"_ivl_8", 0 0, L_0000026ff32b1440;  1 drivers
v0000026ff3273750_0 .net "clk", 0 0, v0000026ff327a230_0;  alias, 1 drivers
v0000026ff32731b0_0 .net "coef_addr", 11 0, L_0000026ff330a440;  alias, 1 drivers
v0000026ff3273250_0 .net "coef_ptr", 11 0, v0000026ff323bf40_0;  alias, 1 drivers
v0000026ff32732f0_0 .net "conv_pass", 0 0, L_0000026ff320d880;  1 drivers
v0000026ff32737f0_0 .net "data_addr", 11 0, L_0000026ff33099a0;  alias, 1 drivers
v0000026ff32734d0_0 .net "data_head_addr", 11 0, L_0000026ff3279330;  1 drivers
v0000026ff3274290_0 .net "data_ptr", 11 0, v0000026ff323bfe0_0;  alias, 1 drivers
v0000026ff3274790_0 .net "en", 0 0, L_0000026ff32391f0;  alias, 1 drivers
v0000026ff3274830_0 .net "en_ram_pa", 0 0, L_0000026ff327d6f0;  alias, 1 drivers
v0000026ff3274330_0 .net "en_ram_pb", 0 0, L_0000026ff327d920;  alias, 1 drivers
v0000026ff3273610_0 .net "head_offset", 9 0, v0000026ff3272b40_0;  1 drivers
v0000026ff3274970_0 .net "index", 3 0, v0000026ff3216b90_0;  alias, 1 drivers
v0000026ff32745b0_0 .net "prog", 0 0, v0000026ff32790b0_0;  alias, 1 drivers
v0000026ff3274650_0 .net "rbuf_coef_addr", 11 0, v0000026ff3274dd0_0;  1 drivers
v0000026ff32746f0_0 .net "rbuf_data_addr", 11 0, v0000026ff32736b0_0;  1 drivers
v0000026ff32748d0_0 .net "read_write", 0 0, v0000026ff3272640_0;  alias, 1 drivers
v0000026ff3274a10_0 .net "readh_incrh", 0 0, v0000026ff3272aa0_0;  alias, 1 drivers
v0000026ff3273890_0 .net "rst", 0 0, v0000026ff327a5f0_0;  alias, 1 drivers
v0000026ff32754e0_0 .net "vector_len", 9 0, v0000026ff32728c0_0;  alias, 1 drivers
v0000026ff3276480_0 .net "vector_pass", 0 0, L_0000026ff327dd10;  alias, 1 drivers
v0000026ff3275620_0 .var "wr_ram_pa", 0 0;
v0000026ff3276200_0 .var "wr_ram_pb", 0 0;
L_0000026ff327af50 .concat [ 10 2 0 0], v0000026ff3272b40_0, L_0000026ff32b1200;
L_0000026ff3279330 .arith/sum 12, v0000026ff323bfe0_0, L_0000026ff327af50;
L_0000026ff33099a0 .functor MUXZ 12, L_0000026ff3279330, v0000026ff32736b0_0, L_0000026ff327df40, C4<>;
L_0000026ff330a440 .functor MUXZ 12, v0000026ff3274dd0_0, v0000026ff323bf40_0, L_0000026ff327de60, C4<>;
S_0000026ff31e29e0 .scope module, "u_Headers" "Headers" 3 315, 3 429 0, S_0000026ff31dc2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cmd";
    .port_info 3 /INPUT 4 "index";
    .port_info 4 /INPUT 10 "length";
    .port_info 5 /OUTPUT 10 "head_offset";
P_0000026ff31dc470 .param/l "AWIDTH" 0 3 430, +C4<00000000000000000000000000001010>;
P_0000026ff31dc4a8 .param/l "IWIDTH" 0 3 431, +C4<00000000000000000000000000000100>;
P_0000026ff31dc4e0 .param/l "READ_HEAD" 1 3 442, C4<1>;
P_0000026ff31dc518 .param/l "WRITE_HEAD" 1 3 443, C4<0>;
v0000026ff3271880_0 .net *"_ivl_0", 9 0, L_0000026ff327a2d0;  1 drivers
v0000026ff3271100_0 .net *"_ivl_2", 5 0, L_0000026ff327ae10;  1 drivers
L_0000026ff32b11b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ff32711a0_0 .net *"_ivl_5", 1 0, L_0000026ff32b11b8;  1 drivers
v0000026ff3272960_0 .net "cell_reset", 0 0, L_0000026ff327aeb0;  1 drivers
v0000026ff3272c80_0 .net "clk", 0 0, v0000026ff327a230_0;  alias, 1 drivers
v0000026ff32714c0_0 .net "cmd", 0 0, v0000026ff3272aa0_0;  alias, 1 drivers
v0000026ff3272b40_0 .var "head_offset", 9 0;
v0000026ff3272280_0 .var "header_cmd_ascii", 79 0;
v0000026ff3271560_0 .var/i "i", 31 0;
v0000026ff3272320_0 .net "index", 3 0, v0000026ff3216b90_0;  alias, 1 drivers
v0000026ff3272f00_0 .net "length", 9 0, v0000026ff32728c0_0;  alias, 1 drivers
v0000026ff3272dc0 .array "mas", 15 0, 9 0;
v0000026ff3272140_0 .net "rst", 0 0, v0000026ff327a5f0_0;  alias, 1 drivers
E_0000026ff3233d20 .event anyedge, v0000026ff3272aa0_0;
L_0000026ff327a2d0 .array/port v0000026ff3272dc0, L_0000026ff327ae10;
L_0000026ff327ae10 .concat [ 4 2 0 0], v0000026ff3216b90_0, L_0000026ff32b11b8;
L_0000026ff327aeb0 .cmp/eq 10, L_0000026ff327a2d0, v0000026ff32728c0_0;
S_0000026ff31e2b70 .scope module, "u_RingBuffer" "RingBuffer" 3 332, 3 365 0, S_0000026ff31dc2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "cnt";
    .port_info 3 /INPUT 1 "init";
    .port_info 4 /INPUT 12 "coef_ptr";
    .port_info 5 /INPUT 12 "data_ptr";
    .port_info 6 /INPUT 12 "data_head_addr";
    .port_info 7 /INPUT 10 "length";
    .port_info 8 /OUTPUT 1 "conv_pass";
    .port_info 9 /OUTPUT 12 "rbuf_coef_addr";
    .port_info 10 /OUTPUT 12 "rbuf_data_addr";
P_0000026ff31784a0 .param/l "AWIDTH" 0 3 367, +C4<00000000000000000000000000001010>;
P_0000026ff31784d8 .param/l "DWIDTH" 0 3 366, +C4<00000000000000000000000000001100>;
L_0000026ff320d880 .functor BUFZ 1, L_0000026ff3279bf0, C4<0>, C4<0>, C4<0>;
v0000026ff3272be0_0 .net *"_ivl_0", 11 0, L_0000026ff3279650;  1 drivers
v0000026ff3272d20_0 .net *"_ivl_10", 11 0, L_0000026ff3279150;  1 drivers
L_0000026ff32b12d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ff32725a0_0 .net *"_ivl_13", 1 0, L_0000026ff32b12d8;  1 drivers
v0000026ff32716a0_0 .net *"_ivl_14", 11 0, L_0000026ff32793d0;  1 drivers
L_0000026ff32b1320 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0000026ff3271f60_0 .net/2u *"_ivl_16", 11 0, L_0000026ff32b1320;  1 drivers
v0000026ff3271240_0 .net *"_ivl_20", 31 0, L_0000026ff32798d0;  1 drivers
L_0000026ff32b1368 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ff32712e0_0 .net *"_ivl_23", 19 0, L_0000026ff32b1368;  1 drivers
v0000026ff3271ec0_0 .net *"_ivl_24", 31 0, L_0000026ff3279ab0;  1 drivers
L_0000026ff32b13b0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ff3271740_0 .net *"_ivl_27", 19 0, L_0000026ff32b13b0;  1 drivers
L_0000026ff32b13f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026ff3271a60_0 .net/2u *"_ivl_28", 31 0, L_0000026ff32b13f8;  1 drivers
L_0000026ff32b1248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ff3272780_0 .net *"_ivl_3", 1 0, L_0000026ff32b1248;  1 drivers
v0000026ff3272820_0 .net *"_ivl_30", 31 0, L_0000026ff3279b50;  1 drivers
v0000026ff32717e0_0 .net *"_ivl_4", 11 0, L_0000026ff327aaf0;  1 drivers
L_0000026ff32b1290 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0000026ff3271b00_0 .net/2u *"_ivl_6", 11 0, L_0000026ff32b1290;  1 drivers
v0000026ff3271ba0_0 .net "cend_f", 0 0, L_0000026ff3279c90;  1 drivers
v0000026ff3271c40_0 .net "clk", 0 0, v0000026ff327a230_0;  alias, 1 drivers
v0000026ff3271ce0_0 .net "clr", 0 0, v0000026ff327a5f0_0;  alias, 1 drivers
v0000026ff3272000_0 .net "cnt", 0 0, v0000026ff3272640_0;  alias, 1 drivers
v0000026ff32720a0_0 .net "coef_end_ptr", 11 0, L_0000026ff3279830;  1 drivers
v0000026ff32740b0_0 .net "coef_ptr", 11 0, v0000026ff323bf40_0;  alias, 1 drivers
v0000026ff3273c50_0 .net "conv_pass", 0 0, L_0000026ff320d880;  alias, 1 drivers
v0000026ff3273390_0 .net "data_end_ptr", 11 0, L_0000026ff32795b0;  1 drivers
v0000026ff3273430_0 .net "data_head_addr", 11 0, L_0000026ff3279330;  alias, 1 drivers
v0000026ff3273bb0_0 .net "data_ptr", 11 0, v0000026ff323bfe0_0;  alias, 1 drivers
v0000026ff3274c90_0 .net "flip", 0 0, L_0000026ff3309220;  1 drivers
v0000026ff3274d30_0 .net "init", 0 0, L_0000026ff31e2f70;  1 drivers
v0000026ff3273cf0_0 .net "length", 9 0, v0000026ff32728c0_0;  alias, 1 drivers
v0000026ff3274dd0_0 .var "rbuf_coef_addr", 11 0;
v0000026ff32736b0_0 .var "rbuf_data_addr", 11 0;
v0000026ff3274bf0_0 .net "tail_f", 0 0, L_0000026ff3279bf0;  1 drivers
L_0000026ff3279650 .concat [ 10 2 0 0], v0000026ff32728c0_0, L_0000026ff32b1248;
L_0000026ff327aaf0 .arith/sum 12, v0000026ff323bfe0_0, L_0000026ff3279650;
L_0000026ff32795b0 .arith/sub 12, L_0000026ff327aaf0, L_0000026ff32b1290;
L_0000026ff3279150 .concat [ 10 2 0 0], v0000026ff32728c0_0, L_0000026ff32b12d8;
L_0000026ff32793d0 .arith/sum 12, v0000026ff323bf40_0, L_0000026ff3279150;
L_0000026ff3279830 .arith/sub 12, L_0000026ff32793d0, L_0000026ff32b1320;
L_0000026ff32798d0 .concat [ 12 20 0 0], v0000026ff32736b0_0, L_0000026ff32b1368;
L_0000026ff3279ab0 .concat [ 12 20 0 0], L_0000026ff3279330, L_0000026ff32b13b0;
L_0000026ff3279b50 .arith/sum 32, L_0000026ff3279ab0, L_0000026ff32b13f8;
L_0000026ff3279bf0 .cmp/eq 32, L_0000026ff32798d0, L_0000026ff3279b50;
L_0000026ff3279c90 .cmp/eq 12, v0000026ff3274dd0_0, L_0000026ff3279830;
L_0000026ff3309220 .cmp/eq 12, v0000026ff32736b0_0, v0000026ff323bfe0_0;
S_0000026ff31fd030 .scope task, "assert" "assert" 3 376, 3 376 0, S_0000026ff31e2b70;
 .timescale -9 -12;
v0000026ff32719c0_0 .var "cend_f", 0 0;
v0000026ff3271060_0 .var "tail_f", 0 0;
TD_tb_Controller.u_top.u_RAMDriver.u_RingBuffer.assert ;
    %load/vec4 v0000026ff3271060_0;
    %load/vec4 v0000026ff32719c0_0;
    %xor;
    %inv;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 3 379 "$display", "Assertion at %m in time %t failed!", $time {0 0 0};
    %vpi_call 3 380 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_0.0 ;
    %end;
S_0000026ff31fd1c0 .scope begin, "ring_buf_clr" "ring_buf_clr" 3 419, 3 419 0, S_0000026ff31e2b70;
 .timescale -9 -12;
S_0000026ff31fd350 .scope begin, "ring_buf_cnt" "ring_buf_cnt" 3 396, 3 396 0, S_0000026ff31e2b70;
 .timescale -9 -12;
S_0000026ff31d0aa0 .scope begin, "ring_buf_init" "ring_buf_init" 3 408, 3 408 0, S_0000026ff31e2b70;
 .timescale -9 -12;
S_0000026ff32773b0 .scope module, "u_RegFileDriver" "RegFileDriver" 3 120, 3 470 0, S_0000026ff320be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "res_err";
    .port_info 4 /INPUT 1 "rf_rw";
    .port_info 5 /INPUT 1 "get_reg";
    .port_info 6 /INPUT 5 "result_reg";
    .port_info 7 /INPUT 5 "error_reg";
    .port_info 8 /OUTPUT 1 "rw";
    .port_info 9 /OUTPUT 5 "ar1";
    .port_info 10 /OUTPUT 5 "ar2";
    .port_info 11 /OUTPUT 5 "ard";
P_0000026ff3233d60 .param/l "WIDTH" 0 3 471, +C4<00000000000000000000000000000101>;
v0000026ff3275120_0 .var "ar1", 4 0;
v0000026ff3275800_0 .var "ar2", 4 0;
v0000026ff3276020_0 .var "ard", 4 0;
v0000026ff3275580_0 .net "clk", 0 0, v0000026ff327a230_0;  alias, 1 drivers
v0000026ff3276c00_0 .net "en", 0 0, L_0000026ff32391f0;  alias, 1 drivers
v0000026ff3275e40_0 .net "error_reg", 4 0, v0000026ff323c080_0;  alias, 1 drivers
v0000026ff32760c0_0 .net "get_reg", 0 0, v0000026ff32726e0_0;  alias, 1 drivers
v0000026ff32768e0_0 .net "res_err", 0 0, v0000026ff3271920_0;  alias, 1 drivers
v0000026ff32756c0_0 .net "result_reg", 4 0, v0000026ff32167d0_0;  alias, 1 drivers
v0000026ff3276340_0 .net "rf_rw", 0 0, v0000026ff3271380_0;  alias, 1 drivers
v0000026ff3276160_0 .net "rst", 0 0, v0000026ff327a5f0_0;  alias, 1 drivers
v0000026ff3276ca0_0 .var "rw", 0 0;
    .scope S_0000026ff31f0d50;
T_1 ;
    %wait E_0000026ff3233ce0;
    %fork t_1, S_0000026ff3206280;
    %jmp t_0;
    .scope S_0000026ff3206280;
t_1 ;
    %load/vec4 v0000026ff323c760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000026ff323cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000026ff323d7a0_0;
    %assign/vec4 v0000026ff323d8e0_0, 0;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026ff323d8e0_0, 0;
T_1.1 ;
    %end;
    .scope S_0000026ff31f0d50;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026ff31f0d50;
T_2 ;
    %wait E_0000026ff32335e0;
    %fork t_3, S_0000026ff3205f60;
    %jmp t_2;
    .scope S_0000026ff3205f60;
t_3 ;
    %load/vec4 v0000026ff323d8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026ff323d7a0_0, 0, 3;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026ff323d7a0_0, 0, 3;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0000026ff323bd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v0000026ff323d7a0_0, 0, 3;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026ff323d7a0_0, 0, 3;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0000026ff323d5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %store/vec4 v0000026ff323d7a0_0, 0, 3;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0000026ff323c300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %store/vec4 v0000026ff323d7a0_0, 0, 3;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000026ff323d7a0_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026ff323d7a0_0, 0, 3;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %end;
    .scope S_0000026ff31f0d50;
t_2 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026ff31f0d50;
T_3 ;
    %wait E_0000026ff3233e60;
    %fork t_5, S_0000026ff32060f0;
    %jmp t_4;
    .scope S_0000026ff32060f0;
t_5 ;
    %load/vec4 v0000026ff323db60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1481856065, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21573, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff323bcc0_0, 0, 400;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4279372, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20291, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff323bcc0_0, 0, 400;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5001025, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1147093326, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1147095374, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 18772, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff323bcc0_0, 0, 400;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1330533967, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1280660553, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20302, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff323bcc0_0, 0, 400;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 76, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1329677407, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1380275029, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19540, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff323bcc0_0, 0, 400;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1280262468, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598378578, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20306, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff323bcc0_0, 0, 400;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 76, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1329677407, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1330992208, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21844, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff323bcc0_0, 0, 400;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1280262468, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598639696, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21844, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff323bcc0_0, 0, 400;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20547, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598639683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1380273477, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20052, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff323bcc0_0, 0, 400;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0000026ff31f0d50;
t_4 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026ff31d9d60;
T_4 ;
    %wait E_0000026ff3233ce0;
    %load/vec4 v0000026ff3272e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000026ff3272460_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0000026ff3271e20_0;
    %addi 1, 0, 4;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0000026ff3271e20_0;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0000026ff3271e20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026ff3271e20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026ff31d9bd0;
T_5 ;
    %wait E_0000026ff3233e60;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026ff3271d80_0, 0, 1;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026ff3271420_0, 0, 1;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026ff32721e0_0, 0, 1;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0000026ff3272aa0_0, 0, 1;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026ff3272640_0, 0, 1;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026ff3271920_0, 0, 1;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0000026ff3271380_0, 0, 1;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0000026ff32726e0_0, 0, 1;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026ff3272a00_0, 0, 1;
    %load/vec4 v0000026ff32723c0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026ff3272500_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026ff31d9a40;
T_6 ;
    %wait E_0000026ff3233ce0;
    %load/vec4 v0000026ff3215dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000026ff323c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000026ff323c4e0_0;
    %split/vec4 12;
    %assign/vec4 v0000026ff323bf40_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026ff323bfe0_0, 0;
    %split/vec4 10;
    %assign/vec4 v0000026ff32728c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026ff323c080_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026ff32167d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000026ff3216b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026ff3216910_0, 0;
    %assign/vec4 v0000026ff323c580_0, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 50;
    %split/vec4 12;
    %assign/vec4 v0000026ff323bf40_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026ff323bfe0_0, 0;
    %split/vec4 10;
    %assign/vec4 v0000026ff32728c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026ff323c080_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026ff32167d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000026ff3216b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026ff3216910_0, 0;
    %assign/vec4 v0000026ff323c580_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026ff31e29e0;
T_7 ;
    %wait E_0000026ff3233ce0;
    %load/vec4 v0000026ff3272140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026ff32714c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000026ff3272320_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000026ff3272dc0, 4;
    %assign/vec4 v0000026ff3272b40_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000026ff3272960_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.5, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_7.6, 8;
T_7.5 ; End of true expr.
    %load/vec4 v0000026ff3272320_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000026ff3272dc0, 4;
    %addi 1, 0, 10;
    %jmp/0 T_7.6, 8;
 ; End of false expr.
    %blend;
T_7.6;
    %load/vec4 v0000026ff3272320_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ff3272dc0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ff3271560_0, 0, 32;
T_7.7 ;
    %load/vec4 v0000026ff3271560_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.8, 5;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000026ff3272320_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ff3272dc0, 0, 4;
    %load/vec4 v0000026ff3271560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ff3271560_0, 0, 32;
    %jmp T_7.7;
T_7.8 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026ff31e29e0;
T_8 ;
    %wait E_0000026ff3233d20;
    %load/vec4 v0000026ff32714c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 5391681, 0, 32; draw_string_vec4
    %pushi/vec4 1147095109, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 16708, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff3272280_0, 0, 80;
    %jmp T_8.2;
T_8.1 ;
    %pushi/vec4 1465010516, 0, 32; draw_string_vec4
    %pushi/vec4 1163872325, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 16708, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000026ff3272280_0, 0, 80;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000026ff31e2b70;
T_9 ;
    %wait E_0000026ff3233ce0;
    %fork t_7, S_0000026ff31fd350;
    %jmp t_6;
    .scope S_0000026ff31fd350;
t_7 ;
    %load/vec4 v0000026ff3274d30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026ff3272000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000026ff3274c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0000026ff3273390_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0000026ff32736b0_0;
    %subi 1, 0, 12;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %assign/vec4 v0000026ff32736b0_0, 0;
    %load/vec4 v0000026ff3274dd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000026ff3274dd0_0, 0;
    %load/vec4 v0000026ff3274bf0_0;
    %store/vec4 v0000026ff3271060_0, 0, 1;
    %load/vec4 v0000026ff3271ba0_0;
    %store/vec4 v0000026ff32719c0_0, 0, 1;
    %fork TD_tb_Controller.u_top.u_RAMDriver.u_RingBuffer.assert, S_0000026ff31fd030;
    %join;
T_9.0 ;
    %end;
    .scope S_0000026ff31e2b70;
t_6 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026ff31e2b70;
T_10 ;
    %wait E_0000026ff3233ce0;
    %fork t_9, S_0000026ff31d0aa0;
    %jmp t_8;
    .scope S_0000026ff31d0aa0;
t_9 ;
    %load/vec4 v0000026ff3274d30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026ff3272000_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000026ff3273430_0;
    %assign/vec4 v0000026ff32736b0_0, 0;
    %load/vec4 v0000026ff32740b0_0;
    %assign/vec4 v0000026ff3274dd0_0, 0;
T_10.0 ;
    %end;
    .scope S_0000026ff31e2b70;
t_8 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026ff31e2b70;
T_11 ;
    %wait E_0000026ff3233ce0;
    %fork t_11, S_0000026ff31fd1c0;
    %jmp t_10;
    .scope S_0000026ff31fd1c0;
t_11 ;
    %load/vec4 v0000026ff3271ce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 24;
    %split/vec4 12;
    %assign/vec4 v0000026ff3274dd0_0, 0;
    %assign/vec4 v0000026ff32736b0_0, 0;
T_11.0 ;
    %end;
    .scope S_0000026ff31e2b70;
t_10 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026ff32773b0;
T_12 ;
    %wait E_0000026ff3233ce0;
    %load/vec4 v0000026ff3276160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000026ff3276c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026ff3276340_0;
    %assign/vec4 v0000026ff3276ca0_0, 0;
    %load/vec4 v0000026ff3276340_0;
    %load/vec4 v0000026ff32768e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 1, 2;
    %cmp/z;
    %jmp/1 T_12.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/z;
    %jmp/1 T_12.5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/z;
    %jmp/1 T_12.6, 4;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0000026ff32760c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.8, 8;
    %load/vec4 v0000026ff32756c0_0;
    %jmp/1 T_12.9, 8;
T_12.8 ; End of true expr.
    %load/vec4 v0000026ff32756c0_0;
    %subi 0, 0, 5;
    %jmp/0 T_12.9, 8;
 ; End of false expr.
    %blend;
T_12.9;
    %assign/vec4 v0000026ff3275120_0, 0;
    %load/vec4 v0000026ff32760c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 31, 5;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0000026ff3275e40_0;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %assign/vec4 v0000026ff3275800_0, 0;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0000026ff3276020_0, 0;
    %jmp T_12.7;
T_12.5 ;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0000026ff3275120_0, 0;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0000026ff3275800_0, 0;
    %load/vec4 v0000026ff32756c0_0;
    %assign/vec4 v0000026ff3276020_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0000026ff3275120_0, 0;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0000026ff3275800_0, 0;
    %load/vec4 v0000026ff3275e40_0;
    %assign/vec4 v0000026ff3276020_0, 0;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 1;
    %assign/vec4 v0000026ff3276ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026ff3276020_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026ff3275800_0, 0;
    %assign/vec4 v0000026ff3275120_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026ff32478e0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ff327a0f0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0000026ff32478e0;
T_14 ;
    %vpi_call 2 73 "$readmemb", "./simulation/big_prog.txt", v0000026ff32791f0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000026ff32478e0;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0000026ff327a230_0;
    %inv;
    %store/vec4 v0000026ff327a230_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026ff32478e0;
T_16 ;
    %vpi_call 2 85 "$dumpfile", "tb_Controller.vcd" {0 0 0};
    %vpi_call 2 86 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026ff32478e0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000026ff32478e0;
T_17 ;
    %wait E_0000026ff3233ce0;
    %load/vec4 v0000026ff327a0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ff327a0f0_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026ff32478e0;
T_18 ;
    %delay 1000, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000026ff327a5f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000026ff327a230_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000026ff327a690_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000026ff32790b0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ff327a5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ff327a230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ff327a690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ff32790b0_0, 0;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ff327a5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ff327a690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ff32790b0_0, 0;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ff327a5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ff327a690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ff32790b0_0, 0;
    %end;
    .thread T_18;
    .scope S_0000026ff32478e0;
T_19 ;
    %wait E_0000026ff32336e0;
    %load/vec4 v0000026ff3279fb0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026ff327ac30_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000026ff32478e0;
T_20 ;
    %wait E_0000026ff3233ce0;
    %load/vec4 v0000026ff3279a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v0000026ff3279290_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000026ff32791f0, 4;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0000026ff327a870_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %assign/vec4 v0000026ff327a870_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026ff32478e0;
T_21 ;
    %load/vec4 v0000026ff327ac30_0;
    %flag_set/vec4 8;
    %load/vec4 v0000026ff327a0f0_0;
    %cmpi/e 10, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 119 "$finish" {0 0 0};
T_21.0 ;
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "simulation/tb_Controller.v";
    "hdl/src//Controller.v";
