

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Tue Oct 31 16:42:40 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assignment2HLS_project
* Solution:       assignment2HLS_solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.907 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   307205|   307205|  3.072 ms|  3.072 ms|  307206|  307206|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_38_1_VITIS_LOOP_40_2  |   307203|   307203|         5|          1|          1|  307200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    144|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |     4096|    -|     196|    180|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|     159|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     4096|    1|     355|    430|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      948|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |AXI_CPU_s_axi_U  |AXI_CPU_s_axi  |     4096|   0|  196|  180|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |     4096|   0|  196|  180|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_10ns_11ns_9ns_20_4_1_U1  |mac_muladd_10ns_11ns_9ns_20_4_1  |  i0 * i1 + i2|
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln38_1_fu_131_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln38_fu_143_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln40_fu_175_p2       |         +|   0|  0|  16|           9|           1|
    |out_r_d0                 |         -|   0|  0|  39|           8|          32|
    |icmp_ln38_fu_137_p2      |      icmp|   0|  0|  14|          19|          19|
    |icmp_ln40_fu_149_p2      |      icmp|   0|  0|  11|           9|           7|
    |select_ln38_1_fu_163_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln38_fu_155_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 144|          79|          75|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_113_p4  |   9|          2|   10|         20|
    |i_reg_109                   |   9|          2|   10|         20|
    |indvar_flatten_reg_98       |   9|          2|   19|         38|
    |k_reg_120                   |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  74|         16|   51|        104|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |i_reg_109                          |  10|   0|   10|          0|
    |icmp_ln38_reg_209                  |   1|   0|    1|          0|
    |indvar_flatten_reg_98              |  19|   0|   19|          0|
    |k_reg_120                          |   9|   0|    9|          0|
    |select_ln38_1_reg_218              |  10|   0|   10|          0|
    |select_ln38_reg_213                |   9|   0|    9|          0|
    |select_ln38_reg_213_pp0_iter1_reg  |   9|   0|    9|          0|
    |zext_ln44_2_reg_238                |  20|   0|   64|         44|
    |icmp_ln38_reg_209                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 159|  32|  140|         44|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXI_CPU_AWVALID  |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_AWREADY  |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_AWADDR   |   in|   24|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WVALID   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WREADY   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WDATA    |   in|   32|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WSTRB    |   in|    4|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARVALID  |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARREADY  |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARADDR   |   in|   24|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RVALID   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RREADY   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RDATA    |  out|   32|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RRESP    |  out|    2|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BVALID   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BREADY   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BRESP    |  out|    2|       s_axi|       AXI_CPU|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       example|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

