<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: ArmISA::PMU Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="classArmISA_1_1PMU.html">PMU</a>
  </div>
</div>
<div class="contents">
<h1>ArmISA::PMU Class Reference</h1><!-- doxytag: class="ArmISA::PMU" --><!-- doxytag: inherits="SimObject,ArmISA::BaseISADevice" -->
<p>Model of an ARM <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> version 3.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ArmISA::PMU:</div>
<div class="dynsection">
 <div class="center">
  <img src="classArmISA_1_1PMU.gif" usemap="#ArmISA::PMU_map" alt=""/>
  <map id="ArmISA::PMU_map" name="ArmISA::PMU_map">
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="159,56,308,80"/>
<area href="classArmISA_1_1BaseISADevice.html" alt="ArmISA::BaseISADevice" shape="rect" coords="318,56,467,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,149,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="159,0,308,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="318,0,467,24"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1PMU-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">State of a counter within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>.  <a href="structArmISA_1_1PMU_1_1CounterState.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1PMU_1_1EventType.html">EventType</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classEvent.html">Event</a> type configuration.  <a href="structArmISA_1_1PMU_1_1EventType.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU_1_1ProbeListener.html">ProbeListener</a></td></tr>
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a9f2126373885cf3f9753b38c2c7c22b4">PMU</a> (const ArmPMUParams *<a class="el" href="classArmISA_1_1PMU.html#a82410d16164ecfbe569ee8ddc6cee626">p</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a2acc30f5848e110f466a420736ee1e36">~PMU</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ab153e93503541bcc41a87195c25743d4">addEventProbe</a> (unsigned int id, <a class="el" href="classSimObject.html">SimObject</a> *obj, const char *name)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#addf8f3547f77d81668db48e76119eb0e">serialize</a> (std::ostream &amp;os) M5_ATTR_OVERRIDE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a6ca2357e5b3dc1b16f72cb85a486ee54">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;sec) M5_ATTR_OVERRIDE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aaf2fe7e83b180537173c7dbd344e00bb">drainResume</a> () M5_ATTR_OVERRIDE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resume execution after a successful drain.  <a href="#aaf2fe7e83b180537173c7dbd344e00bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a8bfb840d334c13dc49ffc1041be6d6dc">setMiscReg</a> (int misc_reg, <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> val) M5_ATTR_OVERRIDE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> a register within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>.  <a href="#a8bfb840d334c13dc49ffc1041be6d6dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aa7f122abca3208cd535abe136c8eb23b">readMiscReg</a> (int misc_reg) M5_ATTR_OVERRIDE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read a register within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>.  <a href="#aa7f122abca3208cd535abe136c8eb23b"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a58e46eb07e9aca2cb8acba9b9b3d58c0">EventTypeId</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classEvent.html">Event</a> type ID.  <a href="#a58e46eb07e9aca2cb8acba9b9b3d58c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef std::unique_ptr<br class="typebreak"/>
&lt; <a class="el" href="classArmISA_1_1PMU_1_1ProbeListener.html">ProbeListener</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a98c46745f9e278c5ee33b3874c11309b">ProbeListenerUPtr</a></td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a9bdd4c9ab2e92433f30fb0b7c6080be1">BitUnion32</a> (PMCR_t) Bitfield&lt; 0 &gt; <a class="el" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a94d6ac3f27f70f18429853b6d0423814">EndBitUnion</a> (PMCR_t) BitUnion32(PMSELR_t) Bitfield&lt;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a55d333ff2ee514e3f6d54b64da25a489">EndBitUnion</a> (PMSELR_t) BitUnion32(PMEVTYPER_t) Bitfield&lt;9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#abb059067d73d5e410d73a42f204b9433">EndBitUnion</a> (PMEVTYPER_t) typedef unsigned int CounterId</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter ID within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>.  <a href="#abb059067d73d5e410d73a42f204b9433"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a078581621c0117165c1910503397c1ad">readMiscRegInt</a> (int misc_reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ad2aef89394816ba53078b15bc10dc11e">setControlReg</a> (PMCR_t val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PMCR write handling.  <a href="#ad2aef89394816ba53078b15bc10dc11e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a7dc01b7582347f8ab8fb26705f48eb06">resetEventCounts</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1Reset.html">Reset</a> all event counters excluding the cycle counter to zero.  <a href="#a7dc01b7582347f8ab8fb26705f48eb06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ab1bfd5ced7e37f27372c71fb8ff2c9ee">raiseInterrupt</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deliver a <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> interrupt to the GIC.  <a href="#ab1bfd5ced7e37f27372c71fb8ff2c9ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aa296ce3ffdb43e8836f18e207bce9828">getCounterValue</a> (CounterId id) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the value of a performance counter.  <a href="#aa296ce3ffdb43e8836f18e207bce9828"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a9ecffe3dc1443686ac63209a6f3e6bdf">setCounterValue</a> (CounterId id, uint64_t val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> the value of a performance counter.  <a href="#a9ecffe3dc1443686ac63209a6f3e6bdf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">PMEVTYPER_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#afaeeffa7a77401d051a6b73382533fe7">getCounterTypeRegister</a> (CounterId id) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the type and filter settings of a counter (PMEVTYPER).  <a href="#afaeeffa7a77401d051a6b73382533fe7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a47c03e5195fe102afb0f2ce46ac4fd40">setCounterTypeRegister</a> (CounterId id, PMEVTYPER_t type)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> the type and filter settings of a performance counter (PMEVTYPER).  <a href="#a47c03e5195fe102afb0f2ce46ac4fd40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aac5ea1532d3079e2e5cab6e6aca2790f">handleEvent</a> (CounterId id, uint64_t delta)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handle an counting event triggered by a probe.  <a href="#aac5ea1532d3079e2e5cab6e6aca2790f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a0590deb02e9f9ec010e308bf68c50d49">isValidCounter</a> (CounterId id) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Is this a valid counter ID?  <a href="#a0590deb02e9f9ec010e308bf68c50d49"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a275780400c6ac28aa73f5bd88a07eb62">getCounter</a> (CounterId id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the state of a counter.  <a href="#a275780400c6ac28aa73f5bd88a07eb62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aec349786b52868363fde3be2d84dfb45">getCounter</a> (CounterId id) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the state of a counter.  <a href="#aec349786b52868363fde3be2d84dfb45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a855ae2e5d5f71a0c0932d1cb06643a21">updateCounter</a> (CounterId id, <a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a> &amp;ctr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Depending on counter configuration, add or remove the probes driving the counter.  <a href="#a855ae2e5d5f71a0c0932d1cb06643a21"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a266cc78ff5edda5d1fbaf5c26a014388">isFiltered</a> (const <a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a> &amp;ctr) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if a counter's settings allow it to be counted.  <a href="#a266cc78ff5edda5d1fbaf5c26a014388"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a2b5f134fb1ae7093236c993532d5d8d2">updateAllCounters</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Call <a class="el" href="classArmISA_1_1PMU.html#a855ae2e5d5f71a0c0932d1cb06643a21" title="Depending on counter configuration, add or remove the probes driving the counter...">updateCounter()</a> for each counter in the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> if the counter's state has changed.  <a href="#a2b5f134fb1ae7093236c993532d5d8d2"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a82410d16164ecfbe569ee8ddc6cee626">p</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ad073b4b93d694d4f673afe1b3d497fb2">c</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ad367c1abc7a1cd212eab360c11e0f919">d</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ab0e3101ed0fc078e68b8b1a83ce28795">x</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a97d012d05e7ea3d33fd37e2d1f9be128">dp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a8aef5c1f30f35ded228abe7fc3729bf7">lc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#af85ff6a50e7e093de5cd1b16672c045b">n</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a9dcbfe0268e3117740180cde2fcb2ff0">idcode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ac96842daf2ae9ea3e74a837f7d4eedd5">imp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a53737aa7535107615d2b8b681036ca4d">sel</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a85eedf75440b4008fe0861317433dad1">evtCount</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aabe0044c4ff4f6926041d34ef2155095">m</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a23c71b04ac86ef7c78874dc02042811f">nsh</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a1bd3cecd623c8eebc3b11c5b35912701">nsu</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aacfc48d9cdc1a251faafc14b06f66aa3">nsk</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ac360a7d4d1c2bc478cdb8dd43ad0f308">u</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a5b528b0e58097720c59a98969dab31af">p</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aeee5f9b8b02e99973b4aea9aa840dac6">reg_pmcnten</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performance Monitor Count Enable Register.  <a href="#aeee5f9b8b02e99973b4aea9aa840dac6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">PMCR_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aacdb2df9a7bc2132c979a86906c63ec5">reg_pmcr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performance Monitor Control Register.  <a href="#aacdb2df9a7bc2132c979a86906c63ec5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">PMSELR_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37">reg_pmselr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performance Monitor Selection Register.  <a href="#a8d1aaa94f9e300e44c835da6d4dc1c37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a835be8ed0c3e2e3e5cd393e21c1a2ed2">reg_pminten</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performance Monitor <a class="el" href="classArmISA_1_1Interrupt.html">Interrupt</a> Enable Register.  <a href="#a835be8ed0c3e2e3e5cd393e21c1a2ed2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a4c65110e725cf30cfe67d57338ae8ffc">reg_pmovsr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performance Monitor Overflow Status Register.  <a href="#a4c65110e725cf30cfe67d57338ae8ffc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aab5f5ad244b21cc4deddb7077eaa0012">reg_pmceid</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performance counter ID register.  <a href="#aab5f5ad244b21cc4deddb7077eaa0012"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a914c330efc1a6c86ea6def5f359aed93">clock_remainder</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remainder part when the clock counter is divided by 64.  <a href="#a914c330efc1a6c86ea6def5f359aed93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d">counters</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">State of all general-purpose counters supported by <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>.  <a href="#a8e18a8424aceeec7cad0faf63ebc148d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f">cycleCounter</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">State of the cycle counter.  <a href="#a35f4c115cf2f0006bbaa90cbbd37281f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">PMCR_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#a80626ed0755b4861363a1bbd22706b17">reg_pmcr_conf</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant (configuration-dependent) part of the PMCR.  <a href="#a80626ed0755b4861363a1bbd22706b17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ae9fc24f5f0a370f52cfacde8b0930e2a">pmuInterrupt</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performance monitor interrupt number.  <a href="#ae9fc24f5f0a370f52cfacde8b0930e2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPlatform.html">Platform</a> *const&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ad3dce7abbb5fa175e1c6f802719a6b7e">platform</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classPlatform.html">Platform</a> this device belongs to.  <a href="#ad3dce7abbb5fa175e1c6f802719a6b7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::multimap&lt; <a class="el" href="classArmISA_1_1PMU.html#a58e46eb07e9aca2cb8acba9b9b3d58c0">EventTypeId</a>, <br class="typebreak"/>
<a class="el" href="structArmISA_1_1PMU_1_1EventType.html">EventType</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#af52d82a5efa0c123df726b49aabc9ceb">pmuEventTypes</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classEvent.html">Event</a> types supported by this <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>.  <a href="#af52d82a5efa0c123df726b49aabc9ceb"></a><br/></td></tr>
<tr><td colspan="2"><h2>Static Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const CounterId&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#aa16b48888e88df658589b9957a4ee21a">PMCCNTR</a> = 31</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cycle Count Register Number.  <a href="#aa16b48888e88df658589b9957a4ee21a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="classArmISA_1_1PMU.html#a58e46eb07e9aca2cb8acba9b9b3d58c0">EventTypeId</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#ae1cb5b3ddba978f4537d22b7e54657ca">ARCH_EVENT_SW_INCR</a> = 0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ID of the software increment event.  <a href="#ae1cb5b3ddba978f4537d22b7e54657ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html#adce65618111f97088e780b7ad5db44d4">reg_pmcr_wr_mask</a> = 0x39</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PMCR write mask when accessed from the guest.  <a href="#adce65618111f97088e780b7ad5db44d4"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Model of an ARM <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> version 3. </p>
<p>This class implements a subset of the ARM <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> v3 specification as described in the ARMv8 reference manual. It supports most of the features of the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>, however the following features are known to be missing:</p>
<ul>
<li>
<a class="el" href="classEvent.html">Event</a> filtering (e.g., from different privilege levels). </li>
<li>
Access controls (the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> currently ignores the execution level). </li>
<li>
The chain counter (event no. 0x1E) is unimplemented. </li>
</ul>
<p>The <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> itself does not implement any events, in merely provides an interface for the configuration scripts to hook up probes that drive events. Configuration scripts should call <a class="el" href="classArmISA_1_1PMU.html#ab153e93503541bcc41a87195c25743d4">addEventProbe()</a> to configure custom events or high-level methods to configure architected events. The Python implementation of <a class="el" href="classArmISA_1_1PMU.html#ab153e93503541bcc41a87195c25743d4">addEventProbe()</a> automatically delays event type registration until after instantiation.</p>
<p>In order to support CPU switching and some combined counters (e.g., memory references synthesized from loads and stores), the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> allows multiple probes per event type. When creating a system that switches between CPU models that share the same <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>, <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> events for all of the CPU models can be registered with the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>.</p>
<dl class="see"><dt><b>See also:</b></dt><dd>The ARM Architecture Refererence Manual (DDI 0487A) </dd></dl>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00091">91</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a58e46eb07e9aca2cb8acba9b9b3d58c0"></a><!-- doxytag: member="ArmISA::PMU::EventTypeId" ref="a58e46eb07e9aca2cb8acba9b9b3d58c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned int <a class="el" href="classArmISA_1_1PMU.html#a58e46eb07e9aca2cb8acba9b9b3d58c0">ArmISA::PMU::EventTypeId</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classEvent.html">Event</a> type ID. </p>
<p>See the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> documentation for a list of architected IDs. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00184">184</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a98c46745f9e278c5ee33b3874c11309b"></a><!-- doxytag: member="ArmISA::PMU::ProbeListenerUPtr" ref="a98c46745f9e278c5ee33b3874c11309b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::unique_ptr&lt;<a class="el" href="classArmISA_1_1PMU_1_1ProbeListener.html">ProbeListener</a>&gt; <a class="el" href="classArmISA_1_1PMU.html#a98c46745f9e278c5ee33b3874c11309b">ArmISA::PMU::ProbeListenerUPtr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00281">281</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a9f2126373885cf3f9753b38c2c7c22b4"></a><!-- doxytag: member="ArmISA::PMU::PMU" ref="a9f2126373885cf3f9753b38c2c7c22b4" args="(const ArmPMUParams *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::PMU::PMU </td>
          <td>(</td>
          <td class="paramtype">const ArmPMUParams *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00058">58</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">cycleCounter</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00345">ArmISA::PMU::CounterState::eventId</a>, <a class="el" href="base_2misc_8hh_source.html#l00113">fatal</a>, and <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00477">reg_pmcr_conf</a>.</p>

</div>
</div>
<a class="anchor" id="a2acc30f5848e110f466a420736ee1e36"></a><!-- doxytag: member="ArmISA::PMU::~PMU" ref="a2acc30f5848e110f466a420736ee1e36" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::PMU::~PMU </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00086">86</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ab153e93503541bcc41a87195c25743d4"></a><!-- doxytag: member="ArmISA::PMU::addEventProbe" ref="ab153e93503541bcc41a87195c25743d4" args="(unsigned int id, SimObject *obj, const char *name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::addEventProbe </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSimObject.html">SimObject</a> *&nbsp;</td>
          <td class="paramname"> <em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>name</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00091">91</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="sim__object_8hh_source.html#l00108">SimObject::name()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00502">pmuEventTypes</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00465">reg_pmceid</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a9bdd4c9ab2e92433f30fb0b7c6080be1"></a><!-- doxytag: member="ArmISA::PMU::BitUnion32" ref="a9bdd4c9ab2e92433f30fb0b7c6080be1" args="(PMCR_t) Bitfield&lt; 0 &gt; e" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::PMU::BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">PMCR_t&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf2fe7e83b180537173c7dbd344e00bb"></a><!-- doxytag: member="ArmISA::PMU::drainResume" ref="aaf2fe7e83b180537173c7dbd344e00bb" args="() M5_ATTR_OVERRIDE" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::drainResume </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Resume execution after a successful drain. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This method is normally only called from the simulation scripts. </dd></dl>

<p>Reimplemented from <a class="el" href="classDrainable.html#a795e610b1a9aeadc5b4e08b9f00f8ac6">Drainable</a>.</p>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00104">104</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="pmu_8cc_source.html#l00335">updateAllCounters()</a>.</p>

</div>
</div>
<a class="anchor" id="abb059067d73d5e410d73a42f204b9433"></a><!-- doxytag: member="ArmISA::PMU::EndBitUnion" ref="abb059067d73d5e410d73a42f204b9433" args="(PMEVTYPER_t) typedef unsigned int CounterId" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::PMU::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PMEVTYPER_t&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Counter ID within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </p>
<p>This value is typically used to index into various registers controlling interrupts and overflows. The value normally in the [0, 31] range, where 31 refers to the cycle counter. </p>

</div>
</div>
<a class="anchor" id="a55d333ff2ee514e3f6d54b64da25a489"></a><!-- doxytag: member="ArmISA::PMU::EndBitUnion" ref="a55d333ff2ee514e3f6d54b64da25a489" args="(PMSELR_t) BitUnion32(PMEVTYPER_t) Bitfield&lt;9" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::PMU::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PMSELR_t&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a94d6ac3f27f70f18429853b6d0423814"></a><!-- doxytag: member="ArmISA::PMU::EndBitUnion" ref="a94d6ac3f27f70f18429853b6d0423814" args="(PMCR_t) BitUnion32(PMSELR_t) Bitfield&lt;4" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::PMU::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PMCR_t&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aec349786b52868363fde3be2d84dfb45"></a><!-- doxytag: member="ArmISA::PMU::getCounter" ref="aec349786b52868363fde3be2d84dfb45" args="(CounterId id) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a>&amp; ArmISA::PMU::getCounter </td>
          <td>(</td>
          <td class="paramtype">CounterId&nbsp;</td>
          <td class="paramname"> <em>id</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the state of a counter. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>ID of counter within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Reference to a <a class="el" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> instance representing the counter. </dd></dl>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00409">409</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00471">counters</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">cycleCounter</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00385">isValidCounter()</a>, and <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00177">PMCCNTR</a>.</p>

</div>
</div>
<a class="anchor" id="a275780400c6ac28aa73f5bd88a07eb62"></a><!-- doxytag: member="ArmISA::PMU::getCounter" ref="a275780400c6ac28aa73f5bd88a07eb62" args="(CounterId id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a>&amp; ArmISA::PMU::getCounter </td>
          <td>(</td>
          <td class="paramtype">CounterId&nbsp;</td>
          <td class="paramname"> <em>id</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the state of a counter. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>ID of counter within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Reference to a <a class="el" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> instance representing the counter. </dd></dl>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">396</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00471">counters</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">cycleCounter</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00385">isValidCounter()</a>, and <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00177">PMCCNTR</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00465">getCounterTypeRegister()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00222">getCounterValue()</a>, <a class="el" href="pmu_8cc_source.html#l00385">handleEvent()</a>, <a class="el" href="pmu_8cc_source.html#l00479">setCounterTypeRegister()</a>, <a class="el" href="pmu_8cc_source.html#l00452">setCounterValue()</a>, and <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="afaeeffa7a77401d051a6b73382533fe7"></a><!-- doxytag: member="ArmISA::PMU::getCounterTypeRegister" ref="afaeeffa7a77401d051a6b73382533fe7" args="(CounterId id) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PMU::PMEVTYPER_t ArmISA::PMU::getCounterTypeRegister </td>
          <td>(</td>
          <td class="paramtype">CounterId&nbsp;</td>
          <td class="paramname"> <em>id</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the type and filter settings of a counter (PMEVTYPER). </p>
<p>This method implements a read from a PMEVTYPER register. It returns the type value and filter settings of a general purpose performance counter or the cycle counter. Non-existing counters are treated as constant '0'.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>Counter ID within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Performance counter type ID. </dd></dl>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00465">465</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00345">ArmISA::PMU::CounterState::eventId</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00348">ArmISA::PMU::CounterState::filter</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00385">isValidCounter()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00719">X86ISA::type</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>.</p>

</div>
</div>
<a class="anchor" id="aa296ce3ffdb43e8836f18e207bce9828"></a><!-- doxytag: member="ArmISA::PMU::getCounterValue" ref="aa296ce3ffdb43e8836f18e207bce9828" args="(CounterId id) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::PMU::getCounterValue </td>
          <td>(</td>
          <td class="paramtype">CounterId&nbsp;</td>
          <td class="paramname"> <em>id</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the value of a performance counter. </p>
<p>This method returns the value of a general purpose performance counter or the fixed-function cycle counter. Non-existing counters are treated as constant '0'.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>Value of the performance counter, 0 if the counter does not exist. </dd></dl>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00222">222</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00385">isValidCounter()</a>, and <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00351">ArmISA::PMU::CounterState::value</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>.</p>

</div>
</div>
<a class="anchor" id="aac5ea1532d3079e2e5cab6e6aca2790f"></a><!-- doxytag: member="ArmISA::PMU::handleEvent" ref="aac5ea1532d3079e2e5cab6e6aca2790f" args="(CounterId id, uint64_t delta)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::handleEvent </td>
          <td>(</td>
          <td class="paramtype">CounterId&nbsp;</td>
          <td class="paramname"> <em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>delta</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Handle an counting event triggered by a probe. </p>
<p>This method is called by the <a class="el" href="classArmISA_1_1PMU_1_1ProbeListener.html">ProbeListener</a> class whenever an active probe is triggered. Ths method adds the event count from the probe to the affected counter, checks for overflows, and delivers an interrupt if needed.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>Counter ID affected by the probe. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>delta</em>&nbsp;</td><td>Counter increment </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00385">385</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="pmu_8cc_source.html#l00575">ArmISA::PMU::CounterState::add()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00468">clock_remainder</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="pmu_8cc_source.html#l00356">isFiltered()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00177">PMCCNTR</a>, <a class="el" href="pmu_8cc_source.html#l00503">raiseInterrupt()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00448">reg_pmcr</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00454">reg_pminten</a>, and <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00457">reg_pmovsr</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00272">ArmISA::PMU::ProbeListener::notify()</a>.</p>

</div>
</div>
<a class="anchor" id="a266cc78ff5edda5d1fbaf5c26a014388"></a><!-- doxytag: member="ArmISA::PMU::isFiltered" ref="a266cc78ff5edda5d1fbaf5c26a014388" args="(const CounterState &amp;ctr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::PMU::isFiltered </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>ctr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if a counter's settings allow it to be counted. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>ctr</em>&nbsp;</td><td>Counter state instance representing this counter. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>false if the counter is active, true otherwise. </dd></dl>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00356">356</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01848">ArmISA::cpsr</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01382">ArmISA::el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00567">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00568">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00569">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00570">ArmISA::EL3</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00348">ArmISA::PMU::CounterState::filter</a>, <a class="el" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState()</a>, <a class="el" href="isa__device_8hh_source.html#l00083">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">ArmISA::MISCREG_SCR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00667">ArmISA::opModeToEL()</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="structArmISA_1_1ISA.html#a88660186b4803005fb5427577bdc4aa4">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01848">ArmISA::scr</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00385">handleEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a0590deb02e9f9ec010e308bf68c50d49"></a><!-- doxytag: member="ArmISA::PMU::isValidCounter" ref="a0590deb02e9f9ec010e308bf68c50d49" args="(CounterId id) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::PMU::isValidCounter </td>
          <td>(</td>
          <td class="paramtype">CounterId&nbsp;</td>
          <td class="paramname"> <em>id</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Is this a valid counter ID? </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>ID of counter within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if counter is within the allowed range or the cycle counter, false otherwise. </dd></dl>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00385">385</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00471">counters</a>, and <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00177">PMCCNTR</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="pmu_8cc_source.html#l00465">getCounterTypeRegister()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00222">getCounterValue()</a>, <a class="el" href="pmu_8cc_source.html#l00479">setCounterTypeRegister()</a>, and <a class="el" href="pmu_8cc_source.html#l00452">setCounterValue()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1bfd5ced7e37f27372c71fb8ff2c9ee"></a><!-- doxytag: member="ArmISA::PMU::raiseInterrupt" ref="ab1bfd5ced7e37f27372c71fb8ff2c9ee" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::raiseInterrupt </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Deliver a <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> interrupt to the GIC. </p>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00503">503</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="realview_8hh_source.html#l00065">RealView::gic</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00484">platform</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00482">pmuInterrupt</a>, <a class="el" href="classBaseGic.html#a9f3e3273b9bb7b3b004d8702542f630e">BaseGic::sendInt()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00214">warn_once</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00385">handleEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="aa7f122abca3208cd535abe136c8eb23b"></a><!-- doxytag: member="ArmISA::PMU::readMiscReg" ref="aa7f122abca3208cd535abe136c8eb23b" args="(int misc_reg) M5_ATTR_OVERRIDE" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> ArmISA::PMU::readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read a register within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>misc_reg</em>&nbsp;</td><td>Register number (see miscregs.hh) </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Register value. </dd></dl>

<p>Implements <a class="el" href="classArmISA_1_1BaseISADevice.html#a8c8948b1ca591266e3b19ece89869607">ArmISA::BaseISADevice</a>.</p>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00222">222</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00738">ArmISA::miscRegName</a>, <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, <a class="el" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">ArmISA::unflattenMiscReg()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00761">X86ISA::val</a>.</p>

</div>
</div>
<a class="anchor" id="a078581621c0117165c1910503397c1ad"></a><!-- doxytag: member="ArmISA::PMU::readMiscRegInt" ref="a078581621c0117165c1910503397c1ad" args="(int misc_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> ArmISA::PMU::readMiscRegInt </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00231">231</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">cycleCounter</a>, <a class="el" href="pmu_8cc_source.html#l00465">getCounterTypeRegister()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00222">getCounterValue()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00295">ArmISA::MISCREG_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00595">ArmISA::MISCREG_PMCCFILTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00293">ArmISA::MISCREG_PMCCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00593">ArmISA::MISCREG_PMCCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00291">ArmISA::MISCREG_PMCEID0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00591">ArmISA::MISCREG_PMCEID0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00292">ArmISA::MISCREG_PMCEID1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00592">ArmISA::MISCREG_PMCEID1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00287">ArmISA::MISCREG_PMCNTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00587">ArmISA::MISCREG_PMCNTENCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00286">ArmISA::MISCREG_PMCNTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00586">ArmISA::MISCREG_PMCNTENSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00285">ArmISA::MISCREG_PMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00585">ArmISA::MISCREG_PMCR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00631">ArmISA::MISCREG_PMEVCNTR0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00637">ArmISA::MISCREG_PMEVTYPER0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00299">ArmISA::MISCREG_PMINTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00584">ArmISA::MISCREG_PMINTENCLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00298">ArmISA::MISCREG_PMINTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00583">ArmISA::MISCREG_PMINTENSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00588">ArmISA::MISCREG_PMOVSCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00288">ArmISA::MISCREG_PMOVSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00300">ArmISA::MISCREG_PMOVSSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00598">ArmISA::MISCREG_PMOVSSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00290">ArmISA::MISCREG_PMSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00289">ArmISA::MISCREG_PMSWINC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00589">ArmISA::MISCREG_PMSWINC_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00297">ArmISA::MISCREG_PMUSERENR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00597">ArmISA::MISCREG_PMUSERENR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00296">ArmISA::MISCREG_PMXEVCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00596">ArmISA::MISCREG_PMXEVCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00294">ArmISA::MISCREG_PMXEVTYPER</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00594">ArmISA::MISCREG_PMXEVTYPER_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00086">ArmISA::MISCREG_PMXEVTYPER_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00738">ArmISA::miscRegName</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00177">PMCCNTR</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00465">reg_pmceid</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00445">reg_pmcnten</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00448">reg_pmcr</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00477">reg_pmcr_conf</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00479">reg_pmcr_wr_mask</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00454">reg_pminten</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00457">reg_pmovsr</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00451">reg_pmselr</a>, <a class="el" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">ArmISA::unflattenMiscReg()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00351">ArmISA::PMU::CounterState::value</a>, and <a class="el" href="base_2misc_8hh_source.html#l00207">warn</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00222">readMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a7dc01b7582347f8ab8fb26705f48eb06"></a><!-- doxytag: member="ArmISA::PMU::resetEventCounts" ref="a7dc01b7582347f8ab8fb26705f48eb06" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::resetEventCounts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1Reset.html">Reset</a> all event counters excluding the cycle counter to zero. </p>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00445">445</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00471">counters</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00312">setControlReg()</a>.</p>

</div>
</div>
<a class="anchor" id="addf8f3547f77d81668db48e76119eb0e"></a><!-- doxytag: member="ArmISA::PMU::serialize" ref="addf8f3547f77d81668db48e76119eb0e" args="(std::ostream &amp;os) M5_ATTR_OVERRIDE" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSerializable.html#af4c845a584ff629b4428a1ed02a586f5">Serializable</a>.</p>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00516">516</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00468">clock_remainder</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00471">counters</a>, <a class="el" href="cprintf_8hh_source.html#l00161">csprintf()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">cycleCounter</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="sim__object_8hh_source.html#l00108">SimObject::name()</a>, <a class="el" href="classSerializable.html#a23ac872f198ad03a95312016697de6b8">Serializable::nameOut()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00465">reg_pmceid</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00445">reg_pmcnten</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00448">reg_pmcr</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00454">reg_pminten</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00457">reg_pmovsr</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00451">reg_pmselr</a>, <a class="el" href="pmu_8cc_source.html#l00557">ArmISA::PMU::CounterState::serialize()</a>, and <a class="el" href="serialize_8hh_source.html#l00142">SERIALIZE_SCALAR</a>.</p>

</div>
</div>
<a class="anchor" id="ad2aef89394816ba53078b15bc10dc11e"></a><!-- doxytag: member="ArmISA::PMU::setControlReg" ref="ad2aef89394816ba53078b15bc10dc11e" args="(PMCR_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::setControlReg </td>
          <td>(</td>
          <td class="paramtype">PMCR_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PMCR write handling. </p>
<p>The PMCR register needs special handling since writing to it changes PMU-global state (e.g., resets all counters).</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>New PMCR value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00312">312</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00468">clock_remainder</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">cycleCounter</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00448">reg_pmcr</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00479">reg_pmcr_wr_mask</a>, <a class="el" href="pmu_8cc_source.html#l00445">resetEventCounts()</a>, <a class="el" href="pmu_8cc_source.html#l00335">updateAllCounters()</a>, and <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00351">ArmISA::PMU::CounterState::value</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a47c03e5195fe102afb0f2ce46ac4fd40"></a><!-- doxytag: member="ArmISA::PMU::setCounterTypeRegister" ref="a47c03e5195fe102afb0f2ce46ac4fd40" args="(CounterId id, PMEVTYPER_t type)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::setCounterTypeRegister </td>
          <td>(</td>
          <td class="paramtype">CounterId&nbsp;</td>
          <td class="paramname"> <em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PMEVTYPER_t&nbsp;</td>
          <td class="paramname"> <em>type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> the type and filter settings of a performance counter (PMEVTYPER). </p>
<p>This method implements a write to a PMEVTYPER register. It sets the type value and filter settings of a general purpose performance counter or the cycle counter. Writes to non-existing counters are ignored. The method automatically updates the probes used by the counter if it is enabled.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>Counter ID within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>type</em>&nbsp;</td><td>Performance counter type and filter configuration.. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00479">479</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00345">ArmISA::PMU::CounterState::eventId</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00348">ArmISA::PMU::CounterState::filter</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00385">isValidCounter()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00177">PMCCNTR</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00451">reg_pmselr</a>, <a class="el" href="pmu_8cc_source.html#l00412">updateCounter()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00214">warn_once</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a9ecffe3dc1443686ac63209a6f3e6bdf"></a><!-- doxytag: member="ArmISA::PMU::setCounterValue" ref="a9ecffe3dc1443686ac63209a6f3e6bdf" args="(CounterId id, uint64_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::setCounterValue </td>
          <td>(</td>
          <td class="paramtype">CounterId&nbsp;</td>
          <td class="paramname"> <em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> the value of a performance counter. </p>
<p>This method sets the value of a general purpose performance counter or the fixed-function cycle counter. Writes to non-existing counters are ignored. </p>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00452">452</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00385">isValidCounter()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00351">ArmISA::PMU::CounterState::value</a>, and <a class="el" href="base_2misc_8hh_source.html#l00214">warn_once</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bfb840d334c13dc49ffc1041be6d6dc"></a><!-- doxytag: member="ArmISA::PMU::setMiscReg" ref="a8bfb840d334c13dc49ffc1041be6d6dc" args="(int misc_reg, MiscReg val) M5_ATTR_OVERRIDE" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> a register within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>misc_reg</em>&nbsp;</td><td>Register number (see miscregs.hh) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>Value to store </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classArmISA_1_1BaseISADevice.html#ade3e3af7cf5da0025e56e81b6b776318">ArmISA::BaseISADevice</a>.</p>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00111">111</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00471">counters</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">cycleCounter</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00354">ArmISA::PMU::CounterState::enabled</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00295">ArmISA::MISCREG_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00595">ArmISA::MISCREG_PMCCFILTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00293">ArmISA::MISCREG_PMCCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00593">ArmISA::MISCREG_PMCCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00291">ArmISA::MISCREG_PMCEID0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00591">ArmISA::MISCREG_PMCEID0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00292">ArmISA::MISCREG_PMCEID1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00592">ArmISA::MISCREG_PMCEID1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00287">ArmISA::MISCREG_PMCNTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00587">ArmISA::MISCREG_PMCNTENCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00286">ArmISA::MISCREG_PMCNTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00586">ArmISA::MISCREG_PMCNTENSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00285">ArmISA::MISCREG_PMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00585">ArmISA::MISCREG_PMCR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00631">ArmISA::MISCREG_PMEVCNTR0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00637">ArmISA::MISCREG_PMEVTYPER0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00299">ArmISA::MISCREG_PMINTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00584">ArmISA::MISCREG_PMINTENCLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00298">ArmISA::MISCREG_PMINTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00583">ArmISA::MISCREG_PMINTENSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00588">ArmISA::MISCREG_PMOVSCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00288">ArmISA::MISCREG_PMOVSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00300">ArmISA::MISCREG_PMOVSSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00598">ArmISA::MISCREG_PMOVSSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00290">ArmISA::MISCREG_PMSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00590">ArmISA::MISCREG_PMSELR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00289">ArmISA::MISCREG_PMSWINC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00589">ArmISA::MISCREG_PMSWINC_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00297">ArmISA::MISCREG_PMUSERENR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00597">ArmISA::MISCREG_PMUSERENR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00296">ArmISA::MISCREG_PMXEVCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00596">ArmISA::MISCREG_PMXEVCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00294">ArmISA::MISCREG_PMXEVTYPER</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00594">ArmISA::MISCREG_PMXEVTYPER_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00086">ArmISA::MISCREG_PMXEVTYPER_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00738">ArmISA::miscRegName</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00177">PMCCNTR</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00445">reg_pmcnten</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00454">reg_pminten</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00457">reg_pmovsr</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00451">reg_pmselr</a>, <a class="el" href="pmu_8cc_source.html#l00312">setControlReg()</a>, <a class="el" href="pmu_8cc_source.html#l00479">setCounterTypeRegister()</a>, <a class="el" href="pmu_8cc_source.html#l00452">setCounterValue()</a>, <a class="el" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">ArmISA::unflattenMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00335">updateAllCounters()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00351">ArmISA::PMU::CounterState::value</a>, and <a class="el" href="base_2misc_8hh_source.html#l00207">warn</a>.</p>

</div>
</div>
<a class="anchor" id="a6ca2357e5b3dc1b16f72cb85a486ee54"></a><!-- doxytag: member="ArmISA::PMU::unserialize" ref="a6ca2357e5b3dc1b16f72cb85a486ee54" args="(Checkpoint *cp, const std::string &amp;sec) M5_ATTR_OVERRIDE" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>sec</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSerializable.html#a5e83c7a6c6266d4e365f6ec7cb949caf">Serializable</a>.</p>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00538">538</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00468">clock_remainder</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00471">counters</a>, <a class="el" href="cprintf_8hh_source.html#l00161">csprintf()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">cycleCounter</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00465">reg_pmceid</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00445">reg_pmcnten</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00448">reg_pmcr</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00454">reg_pminten</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00457">reg_pmovsr</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00451">reg_pmselr</a>, <a class="el" href="pmu_8cc_source.html#l00566">ArmISA::PMU::CounterState::unserialize()</a>, and <a class="el" href="serialize_8hh_source.html#l00144">UNSERIALIZE_SCALAR</a>.</p>

</div>
</div>
<a class="anchor" id="a2b5f134fb1ae7093236c993532d5d8d2"></a><!-- doxytag: member="ArmISA::PMU::updateAllCounters" ref="a2b5f134fb1ae7093236c993532d5d8d2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::updateAllCounters </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Call <a class="el" href="classArmISA_1_1PMU.html#a855ae2e5d5f71a0c0932d1cb06643a21" title="Depending on counter configuration, add or remove the probes driving the counter...">updateCounter()</a> for each counter in the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> if the counter's state has changed. </p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="classArmISA_1_1PMU.html#a855ae2e5d5f71a0c0932d1cb06643a21" title="Depending on counter configuration, add or remove the probes driving the counter...">updateCounter()</a> </dd></dl>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00335">335</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00471">counters</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">cycleCounter</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00995">X86ISA::enable</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00354">ArmISA::PMU::CounterState::enabled</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00177">PMCCNTR</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00445">reg_pmcnten</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00448">reg_pmcr</a>, and <a class="el" href="pmu_8cc_source.html#l00412">updateCounter()</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00104">drainResume()</a>, <a class="el" href="pmu_8cc_source.html#l00312">setControlReg()</a>, and <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a855ae2e5d5f71a0c0932d1cb06643a21"></a><!-- doxytag: member="ArmISA::PMU::updateCounter" ref="a855ae2e5d5f71a0c0932d1cb06643a21" args="(CounterId id, CounterState &amp;ctr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::PMU::updateCounter </td>
          <td>(</td>
          <td class="paramtype">CounterId&nbsp;</td>
          <td class="paramname"> <em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>ctr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Depending on counter configuration, add or remove the probes driving the counter. </p>
<p>Look at the state of a counter and (re-)attach the probes needed to drive a counter if it is currently active. All probes for the counter are detached if the counter is inactive.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>ID of counter within the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ctr</em>&nbsp;</td><td>Reference to the counter's state </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="pmu_8cc_source.html#l00412">412</a> of file <a class="el" href="pmu_8cc_source.html">pmu.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00187">ARCH_EVENT_SW_INCR</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00305">ArmISA::PMU::EventType::create()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00354">ArmISA::PMU::CounterState::enabled</a>, <a class="el" href="pra__constants_8hh_source.html#l00311">MipsISA::et</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00345">ArmISA::PMU::CounterState::eventId</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00361">ArmISA::PMU::CounterState::listeners</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00316">ArmISA::PMU::EventType::name</a>, <a class="el" href="sim__object_8hh_source.html#l00108">SimObject::name()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00314">ArmISA::PMU::EventType::obj</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00502">pmuEventTypes</a>, and <a class="el" href="base_2misc_8hh_source.html#l00207">warn</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00479">setCounterTypeRegister()</a>, and <a class="el" href="pmu_8cc_source.html#l00335">updateAllCounters()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ae1cb5b3ddba978f4537d22b7e54657ca"></a><!-- doxytag: member="ArmISA::PMU::ARCH_EVENT_SW_INCR" ref="ae1cb5b3ddba978f4537d22b7e54657ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classArmISA_1_1PMU.html#a58e46eb07e9aca2cb8acba9b9b3d58c0">EventTypeId</a> <a class="el" href="classArmISA_1_1PMU.html#ae1cb5b3ddba978f4537d22b7e54657ca">ArmISA::PMU::ARCH_EVENT_SW_INCR</a> = 0x00<code> [static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ID of the software increment event. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00187">187</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00412">updateCounter()</a>.</p>

</div>
</div>
<a class="anchor" id="ad073b4b93d694d4f673afe1b3d497fb2"></a><!-- doxytag: member="ArmISA::PMU::c" ref="ad073b4b93d694d4f673afe1b3d497fb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; <a class="el" href="classArmISA_1_1PMU.html#ad073b4b93d694d4f673afe1b3d497fb2">ArmISA::PMU::c</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00128">128</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a914c330efc1a6c86ea6def5f359aed93"></a><!-- doxytag: member="ArmISA::PMU::clock_remainder" ref="a914c330efc1a6c86ea6def5f359aed93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classArmISA_1_1PMU.html#a914c330efc1a6c86ea6def5f359aed93">ArmISA::PMU::clock_remainder</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remainder part when the clock counter is divided by 64. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00468">468</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00385">handleEvent()</a>, <a class="el" href="pmu_8cc_source.html#l00516">serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00312">setControlReg()</a>, and <a class="el" href="pmu_8cc_source.html#l00538">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e18a8424aceeec7cad0faf63ebc148d"></a><!-- doxytag: member="ArmISA::PMU::counters" ref="a8e18a8424aceeec7cad0faf63ebc148d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a>&gt; <a class="el" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d">ArmISA::PMU::counters</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>State of all general-purpose counters supported by <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00471">471</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00385">isValidCounter()</a>, <a class="el" href="pmu_8cc_source.html#l00445">resetEventCounts()</a>, <a class="el" href="pmu_8cc_source.html#l00516">serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00538">unserialize()</a>, and <a class="el" href="pmu_8cc_source.html#l00335">updateAllCounters()</a>.</p>

</div>
</div>
<a class="anchor" id="a35f4c115cf2f0006bbaa90cbbd37281f"></a><!-- doxytag: member="ArmISA::PMU::cycleCounter" ref="a35f4c115cf2f0006bbaa90cbbd37281f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structArmISA_1_1PMU_1_1CounterState.html">CounterState</a> <a class="el" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f">ArmISA::PMU::cycleCounter</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>State of the cycle counter. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00473">473</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="pmu_8cc_source.html#l00058">PMU()</a>, <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00516">serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00312">setControlReg()</a>, <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00538">unserialize()</a>, and <a class="el" href="pmu_8cc_source.html#l00335">updateAllCounters()</a>.</p>

</div>
</div>
<a class="anchor" id="ad367c1abc7a1cd212eab360c11e0f919"></a><!-- doxytag: member="ArmISA::PMU::d" ref="ad367c1abc7a1cd212eab360c11e0f919" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; <a class="el" href="classArmISA_1_1PMU.html#ad367c1abc7a1cd212eab360c11e0f919">ArmISA::PMU::d</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00130">130</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a97d012d05e7ea3d33fd37e2d1f9be128"></a><!-- doxytag: member="ArmISA::PMU::dp" ref="a97d012d05e7ea3d33fd37e2d1f9be128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="classArmISA_1_1PMU.html#a97d012d05e7ea3d33fd37e2d1f9be128">ArmISA::PMU::dp</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00134">134</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a85eedf75440b4008fe0861317433dad1"></a><!-- doxytag: member="ArmISA::PMU::evtCount" ref="a85eedf75440b4008fe0861317433dad1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1PMU.html#a85eedf75440b4008fe0861317433dad1">ArmISA::PMU::evtCount</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00151">151</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9dcbfe0268e3117740180cde2fcb2ff0"></a><!-- doxytag: member="ArmISA::PMU::idcode" ref="a9dcbfe0268e3117740180cde2fcb2ff0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 16&gt; <a class="el" href="classArmISA_1_1PMU.html#a9dcbfe0268e3117740180cde2fcb2ff0">ArmISA::PMU::idcode</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00140">140</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac96842daf2ae9ea3e74a837f7d4eedd5"></a><!-- doxytag: member="ArmISA::PMU::imp" ref="ac96842daf2ae9ea3e74a837f7d4eedd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 24&gt; <a class="el" href="classArmISA_1_1PMU.html#ac96842daf2ae9ea3e74a837f7d4eedd5">ArmISA::PMU::imp</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00142">142</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8aef5c1f30f35ded228abe7fc3729bf7"></a><!-- doxytag: member="ArmISA::PMU::lc" ref="a8aef5c1f30f35ded228abe7fc3729bf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; <a class="el" href="classArmISA_1_1PMU.html#a8aef5c1f30f35ded228abe7fc3729bf7">ArmISA::PMU::lc</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00136">136</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aabe0044c4ff4f6926041d34ef2155095"></a><!-- doxytag: member="ArmISA::PMU::m" ref="aabe0044c4ff4f6926041d34ef2155095" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; <a class="el" href="classArmISA_1_1PMU.html#aabe0044c4ff4f6926041d34ef2155095">ArmISA::PMU::m</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00154">154</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af85ff6a50e7e093de5cd1b16672c045b"></a><!-- doxytag: member="ArmISA::PMU::n" ref="af85ff6a50e7e093de5cd1b16672c045b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 11&gt; <a class="el" href="classArmISA_1_1PMU.html#af85ff6a50e7e093de5cd1b16672c045b">ArmISA::PMU::n</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00138">138</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a23c71b04ac86ef7c78874dc02042811f"></a><!-- doxytag: member="ArmISA::PMU::nsh" ref="a23c71b04ac86ef7c78874dc02042811f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; <a class="el" href="classArmISA_1_1PMU.html#a23c71b04ac86ef7c78874dc02042811f">ArmISA::PMU::nsh</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00156">156</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aacfc48d9cdc1a251faafc14b06f66aa3"></a><!-- doxytag: member="ArmISA::PMU::nsk" ref="aacfc48d9cdc1a251faafc14b06f66aa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; <a class="el" href="classArmISA_1_1PMU.html#aacfc48d9cdc1a251faafc14b06f66aa3">ArmISA::PMU::nsk</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00160">160</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1bd3cecd623c8eebc3b11c5b35912701"></a><!-- doxytag: member="ArmISA::PMU::nsu" ref="a1bd3cecd623c8eebc3b11c5b35912701" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; <a class="el" href="classArmISA_1_1PMU.html#a1bd3cecd623c8eebc3b11c5b35912701">ArmISA::PMU::nsu</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00158">158</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5b528b0e58097720c59a98969dab31af"></a><!-- doxytag: member="ArmISA::PMU::p" ref="a5b528b0e58097720c59a98969dab31af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; <a class="el" href="classArmISA_1_1PMU.html#a82410d16164ecfbe569ee8ddc6cee626">ArmISA::PMU::p</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00164">164</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a82410d16164ecfbe569ee8ddc6cee626"></a><!-- doxytag: member="ArmISA::PMU::p" ref="a82410d16164ecfbe569ee8ddc6cee626" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; <a class="el" href="classArmISA_1_1PMU.html#a82410d16164ecfbe569ee8ddc6cee626">ArmISA::PMU::p</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00126">126</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad3dce7abbb5fa175e1c6f802719a6b7e"></a><!-- doxytag: member="ArmISA::PMU::platform" ref="ad3dce7abbb5fa175e1c6f802719a6b7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classPlatform.html">Platform</a>* const <a class="el" href="classArmISA_1_1PMU.html#ad3dce7abbb5fa175e1c6f802719a6b7e">ArmISA::PMU::platform</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classPlatform.html">Platform</a> this device belongs to. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00484">484</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00503">raiseInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="aa16b48888e88df658589b9957a4ee21a"></a><!-- doxytag: member="ArmISA::PMU::PMCCNTR" ref="aa16b48888e88df658589b9957a4ee21a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const CounterId <a class="el" href="classArmISA_1_1PMU.html#aa16b48888e88df658589b9957a4ee21a">ArmISA::PMU::PMCCNTR</a> = 31<code> [static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Cycle Count Register Number. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00177">177</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00396">getCounter()</a>, <a class="el" href="pmu_8cc_source.html#l00385">handleEvent()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00385">isValidCounter()</a>, <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00479">setCounterTypeRegister()</a>, <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>, and <a class="el" href="pmu_8cc_source.html#l00335">updateAllCounters()</a>.</p>

</div>
</div>
<a class="anchor" id="af52d82a5efa0c123df726b49aabc9ceb"></a><!-- doxytag: member="ArmISA::PMU::pmuEventTypes" ref="af52d82a5efa0c123df726b49aabc9ceb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::multimap&lt;<a class="el" href="classArmISA_1_1PMU.html#a58e46eb07e9aca2cb8acba9b9b3d58c0">EventTypeId</a>, <a class="el" href="structArmISA_1_1PMU_1_1EventType.html">EventType</a>&gt; <a class="el" href="classArmISA_1_1PMU.html#af52d82a5efa0c123df726b49aabc9ceb">ArmISA::PMU::pmuEventTypes</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classEvent.html">Event</a> types supported by this <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a>. </p>
<p>Each event type ID can map to multiple <a class="el" href="structArmISA_1_1PMU_1_1EventType.html" title="Event type configuration.">EventType</a> structures, which enables the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> to use multiple probes for a single event. This can be useful in the following cases: </p>
<ul>
<li>
<p class="startli">Some events can are increment by multiple different probe points (e.g., the CPU memory access counter gets incremented for both loads and stores).</p>
<p class="endli"></p>
</li>
<li>
A system switching between multiple CPU models can register events for all models that will execute a thread and tehreby ensure that the <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> continues to work. </li>
</ul>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00502">502</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00091">addEventProbe()</a>, and <a class="el" href="pmu_8cc_source.html#l00412">updateCounter()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9fc24f5f0a370f52cfacde8b0930e2a"></a><!-- doxytag: member="ArmISA::PMU::pmuInterrupt" ref="ae9fc24f5f0a370f52cfacde8b0930e2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned int <a class="el" href="classArmISA_1_1PMU.html#ae9fc24f5f0a370f52cfacde8b0930e2a">ArmISA::PMU::pmuInterrupt</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performance monitor interrupt number. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00482">482</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00503">raiseInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="aab5f5ad244b21cc4deddb7077eaa0012"></a><!-- doxytag: member="ArmISA::PMU::reg_pmceid" ref="aab5f5ad244b21cc4deddb7077eaa0012" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classArmISA_1_1PMU.html#aab5f5ad244b21cc4deddb7077eaa0012">ArmISA::PMU::reg_pmceid</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performance counter ID register. </p>
<p>This register contains a bitmask of available architected counters. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00465">465</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00091">addEventProbe()</a>, <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00516">serialize()</a>, and <a class="el" href="pmu_8cc_source.html#l00538">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="aeee5f9b8b02e99973b4aea9aa840dac6"></a><!-- doxytag: member="ArmISA::PMU::reg_pmcnten" ref="aeee5f9b8b02e99973b4aea9aa840dac6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> <a class="el" href="classArmISA_1_1PMU.html#aeee5f9b8b02e99973b4aea9aa840dac6">ArmISA::PMU::reg_pmcnten</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performance Monitor Count Enable Register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00445">445</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00516">serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00538">unserialize()</a>, and <a class="el" href="pmu_8cc_source.html#l00335">updateAllCounters()</a>.</p>

</div>
</div>
<a class="anchor" id="aacdb2df9a7bc2132c979a86906c63ec5"></a><!-- doxytag: member="ArmISA::PMU::reg_pmcr" ref="aacdb2df9a7bc2132c979a86906c63ec5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PMCR_t <a class="el" href="classArmISA_1_1PMU.html#aacdb2df9a7bc2132c979a86906c63ec5">ArmISA::PMU::reg_pmcr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performance Monitor Control Register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00448">448</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00385">handleEvent()</a>, <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00516">serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00312">setControlReg()</a>, <a class="el" href="pmu_8cc_source.html#l00538">unserialize()</a>, and <a class="el" href="pmu_8cc_source.html#l00335">updateAllCounters()</a>.</p>

</div>
</div>
<a class="anchor" id="a80626ed0755b4861363a1bbd22706b17"></a><!-- doxytag: member="ArmISA::PMU::reg_pmcr_conf" ref="a80626ed0755b4861363a1bbd22706b17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PMCR_t <a class="el" href="classArmISA_1_1PMU.html#a80626ed0755b4861363a1bbd22706b17">ArmISA::PMU::reg_pmcr_conf</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Constant (configuration-dependent) part of the PMCR. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00477">477</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00058">PMU()</a>, and <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>.</p>

</div>
</div>
<a class="anchor" id="adce65618111f97088e780b7ad5db44d4"></a><!-- doxytag: member="ArmISA::PMU::reg_pmcr_wr_mask" ref="adce65618111f97088e780b7ad5db44d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> <a class="el" href="classArmISA_1_1PMU.html#adce65618111f97088e780b7ad5db44d4">ArmISA::PMU::reg_pmcr_wr_mask</a> = 0x39<code> [static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PMCR write mask when accessed from the guest. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00479">479</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, and <a class="el" href="pmu_8cc_source.html#l00312">setControlReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a835be8ed0c3e2e3e5cd393e21c1a2ed2"></a><!-- doxytag: member="ArmISA::PMU::reg_pminten" ref="a835be8ed0c3e2e3e5cd393e21c1a2ed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> <a class="el" href="classArmISA_1_1PMU.html#a835be8ed0c3e2e3e5cd393e21c1a2ed2">ArmISA::PMU::reg_pminten</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performance Monitor <a class="el" href="classArmISA_1_1Interrupt.html">Interrupt</a> Enable Register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00454">454</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00385">handleEvent()</a>, <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00516">serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>, and <a class="el" href="pmu_8cc_source.html#l00538">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c65110e725cf30cfe67d57338ae8ffc"></a><!-- doxytag: member="ArmISA::PMU::reg_pmovsr" ref="a4c65110e725cf30cfe67d57338ae8ffc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> <a class="el" href="classArmISA_1_1PMU.html#a4c65110e725cf30cfe67d57338ae8ffc">ArmISA::PMU::reg_pmovsr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performance Monitor Overflow Status Register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00457">457</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00385">handleEvent()</a>, <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00516">serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>, and <a class="el" href="pmu_8cc_source.html#l00538">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d1aaa94f9e300e44c835da6d4dc1c37"></a><!-- doxytag: member="ArmISA::PMU::reg_pmselr" ref="a8d1aaa94f9e300e44c835da6d4dc1c37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PMSELR_t <a class="el" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37">ArmISA::PMU::reg_pmselr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performance Monitor Selection Register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00451">451</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00231">readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00516">serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00479">setCounterTypeRegister()</a>, <a class="el" href="pmu_8cc_source.html#l00111">setMiscReg()</a>, and <a class="el" href="pmu_8cc_source.html#l00538">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a53737aa7535107615d2b8b681036ca4d"></a><!-- doxytag: member="ArmISA::PMU::sel" ref="a53737aa7535107615d2b8b681036ca4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1PMU.html#a53737aa7535107615d2b8b681036ca4d">ArmISA::PMU::sel</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00147">147</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac360a7d4d1c2bc478cdb8dd43ad0f308"></a><!-- doxytag: member="ArmISA::PMU::u" ref="ac360a7d4d1c2bc478cdb8dd43ad0f308" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; <a class="el" href="classArmISA_1_1PMU.html#ac360a7d4d1c2bc478cdb8dd43ad0f308">ArmISA::PMU::u</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00162">162</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab0e3101ed0fc078e68b8b1a83ce28795"></a><!-- doxytag: member="ArmISA::PMU::x" ref="ab0e3101ed0fc078e68b8b1a83ce28795" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="classArmISA_1_1PMU.html#ab0e3101ed0fc078e68b8b1a83ce28795">ArmISA::PMU::x</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00132">132</a> of file <a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/arm/<a class="el" href="arch_2arm_2pmu_8hh_source.html">pmu.hh</a></li>
<li>arch/arm/<a class="el" href="pmu_8cc_source.html">pmu.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:24 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
