Analysis & Synthesis report for sisa
Mon Jun 18 13:05:39 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jun 18 13:05:39 2018               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; sisa                                            ;
; Top-level Entity Name              ; sisa                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; sisa               ; sisa               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 18 13:05:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sisa -c sisa
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-vga_sync_arch
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file vga_ram_dual.vhd
    Info (12022): Found design unit 1: vga_ram_dual-vga_ram_dual_arch
    Info (12023): Found entity 1: vga_ram_dual
Info (12021): Found 2 design units, including 1 entities, in source file vga_font_rom.vhd
    Info (12022): Found design unit 1: vga_font_rom-vga_font_rom_arch
    Info (12023): Found entity 1: vga_font_rom
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-vga_controller_rtl
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 2 design units, including 1 entities, in source file unidad_control.vhd
    Info (12022): Found design unit 1: unidad_control-Structure
    Info (12023): Found entity 1: unidad_control
Info (12021): Found 2 design units, including 1 entities, in source file tlb_instr.vhd
    Info (12022): Found design unit 1: TLB_instr-Structure
    Info (12023): Found entity 1: TLB_instr
Info (12021): Found 2 design units, including 1 entities, in source file tlb_datos.vhd
    Info (12022): Found design unit 1: TLB_datos-Structure
    Info (12023): Found entity 1: TLB_datos
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: timer-Structure
    Info (12023): Found entity 1: timer
Info (12021): Found 2 design units, including 1 entities, in source file system_regfile.vhd
    Info (12022): Found design unit 1: system_regfile-Structure
    Info (12023): Found entity 1: system_regfile
Info (12021): Found 2 design units, including 1 entities, in source file sramcontroller.vhd
    Info (12022): Found design unit 1: SRAMController-comportament
    Info (12023): Found entity 1: SRAMController
Info (12021): Found 2 design units, including 1 entities, in source file sisa.vhd
    Info (12022): Found design unit 1: sisa-Structure
    Info (12023): Found entity 1: sisa
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file pulsadores.vhd
    Info (12022): Found design unit 1: pulsadores-Structure
    Info (12023): Found entity 1: pulsadores
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard_interface-trans
    Info (12023): Found entity 1: ps2_keyboard_interface
Info (12021): Found 2 design units, including 1 entities, in source file proc.vhd
    Info (12022): Found design unit 1: proc-Structure
    Info (12023): Found entity 1: proc
Info (12021): Found 2 design units, including 1 entities, in source file multi.vhd
    Info (12022): Found design unit 1: multi-Structure
    Info (12023): Found entity 1: multi
Info (12021): Found 2 design units, including 1 entities, in source file memorycontroller.vhd
    Info (12022): Found design unit 1: MemoryController-comportament
    Info (12023): Found entity 1: MemoryController
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_controller.vhd
    Info (12022): Found design unit 1: keyboard_controller-Behavioral
    Info (12023): Found entity 1: keyboard_controller
Info (12021): Found 2 design units, including 1 entities, in source file interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-Structure
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 2 design units, including 1 entities, in source file interruptores.vhd
    Info (12022): Found design unit 1: interruptores-Structure
    Info (12023): Found entity 1: interruptores
Info (12021): Found 2 design units, including 1 entities, in source file generador_reloj.vhd
    Info (12022): Found design unit 1: generador_reloj-Structure
    Info (12023): Found entity 1: generador_reloj
Info (12021): Found 2 design units, including 1 entities, in source file exception_controller.vhd
    Info (12022): Found design unit 1: exception_controller-Structure
    Info (12023): Found entity 1: exception_controller
Info (12021): Found 2 design units, including 1 entities, in source file driver7segmentos.vhd
    Info (12022): Found design unit 1: driver7segmentos-Structure
    Info (12023): Found entity 1: driver7segmentos
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-Structure
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file control_l.vhd
    Info (12022): Found design unit 1: control_l-Structure
    Info (12023): Found entity 1: control_l
Info (12021): Found 2 design units, including 1 entities, in source file controladores_io.vhd
    Info (12022): Found design unit 1: controladores_IO-Structure
    Info (12023): Found entity 1: controladores_IO
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Structure
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file alu_fp.vhd
    Info (12022): Found design unit 1: alu_fp-Structure
    Info (12023): Found entity 1: alu_fp
Info (12021): Found 44 design units, including 22 entities, in source file add_sub_fp.vhd
    Info (12022): Found design unit 1: add_sub_fp_altbarrel_shift_h0e-RTL
    Info (12022): Found design unit 2: add_sub_fp_altbarrel_shift_6hb-RTL
    Info (12022): Found design unit 3: add_sub_fp_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: add_sub_fp_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 5: add_sub_fp_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 6: add_sub_fp_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 7: add_sub_fp_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 8: add_sub_fp_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 9: add_sub_fp_altpriority_encoder_r08-RTL
    Info (12022): Found design unit 10: add_sub_fp_altpriority_encoder_rf8-RTL
    Info (12022): Found design unit 11: add_sub_fp_altpriority_encoder_qb6-RTL
    Info (12022): Found design unit 12: add_sub_fp_altpriority_encoder_nh8-RTL
    Info (12022): Found design unit 13: add_sub_fp_altpriority_encoder_qh8-RTL
    Info (12022): Found design unit 14: add_sub_fp_altpriority_encoder_vh8-RTL
    Info (12022): Found design unit 15: add_sub_fp_altpriority_encoder_fj8-RTL
    Info (12022): Found design unit 16: add_sub_fp_altpriority_encoder_n28-RTL
    Info (12022): Found design unit 17: add_sub_fp_altpriority_encoder_q28-RTL
    Info (12022): Found design unit 18: add_sub_fp_altpriority_encoder_v28-RTL
    Info (12022): Found design unit 19: add_sub_fp_altpriority_encoder_f48-RTL
    Info (12022): Found design unit 20: add_sub_fp_altpriority_encoder_e48-RTL
    Info (12022): Found design unit 21: add_sub_fp_altfp_add_sub_m5l-RTL
    Info (12022): Found design unit 22: add_sub_fp-RTL
    Info (12023): Found entity 1: add_sub_fp_altbarrel_shift_h0e
    Info (12023): Found entity 2: add_sub_fp_altbarrel_shift_6hb
    Info (12023): Found entity 3: add_sub_fp_altpriority_encoder_3e8
    Info (12023): Found entity 4: add_sub_fp_altpriority_encoder_6e8
    Info (12023): Found entity 5: add_sub_fp_altpriority_encoder_be8
    Info (12023): Found entity 6: add_sub_fp_altpriority_encoder_3v7
    Info (12023): Found entity 7: add_sub_fp_altpriority_encoder_6v7
    Info (12023): Found entity 8: add_sub_fp_altpriority_encoder_bv7
    Info (12023): Found entity 9: add_sub_fp_altpriority_encoder_r08
    Info (12023): Found entity 10: add_sub_fp_altpriority_encoder_rf8
    Info (12023): Found entity 11: add_sub_fp_altpriority_encoder_qb6
    Info (12023): Found entity 12: add_sub_fp_altpriority_encoder_nh8
    Info (12023): Found entity 13: add_sub_fp_altpriority_encoder_qh8
    Info (12023): Found entity 14: add_sub_fp_altpriority_encoder_vh8
    Info (12023): Found entity 15: add_sub_fp_altpriority_encoder_fj8
    Info (12023): Found entity 16: add_sub_fp_altpriority_encoder_n28
    Info (12023): Found entity 17: add_sub_fp_altpriority_encoder_q28
    Info (12023): Found entity 18: add_sub_fp_altpriority_encoder_v28
    Info (12023): Found entity 19: add_sub_fp_altpriority_encoder_f48
    Info (12023): Found entity 20: add_sub_fp_altpriority_encoder_e48
    Info (12023): Found entity 21: add_sub_fp_altfp_add_sub_m5l
    Info (12023): Found entity 22: add_sub_fp
Info (12021): Found 4 design units, including 2 entities, in source file mult.vhd
    Info (12022): Found design unit 1: mult_altfp_mult_bnn-RTL
    Info (12022): Found design unit 2: mult-RTL
    Info (12023): Found entity 1: mult_altfp_mult_bnn
    Info (12023): Found entity 2: mult
Info (12021): Found 6 design units, including 3 entities, in source file div.vhd
    Info (12022): Found design unit 1: div_altfp_div_pst_qee-RTL
    Info (12022): Found design unit 2: div_altfp_div_o7h-RTL
    Info (12022): Found design unit 3: div-RTL
    Info (12023): Found entity 1: div_altfp_div_pst_qee
    Info (12023): Found entity 2: div_altfp_div_o7h
    Info (12023): Found entity 3: div
Info (12127): Elaborating entity "sisa" for the top level hierarchy
Info (12128): Elaborating entity "proc" for hierarchy "proc:proc0"
Warning (10036): Verilog HDL or VHDL warning at proc.vhd(187): object "r_inst" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at proc.vhd(199): used implicit default value for signal "wrd_signal" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at proc.vhd(217): object "b_br_s" assigned a value but never read
Info (12128): Elaborating entity "TLB_datos" for hierarchy "proc:proc0|TLB_datos:tlb_dat"
Warning (10036): Verilog HDL or VHDL warning at TLB_datos.vhd(33): object "codificador" assigned a value but never read
Info (12128): Elaborating entity "TLB_instr" for hierarchy "proc:proc0|TLB_instr:TLB_inst"
Warning (10036): Verilog HDL or VHDL warning at TLB_instr.vhd(33): object "codificador" assigned a value but never read
Info (12128): Elaborating entity "unidad_control" for hierarchy "proc:proc0|unidad_control:unidadcontrol0"
Info (12128): Elaborating entity "control_l" for hierarchy "proc:proc0|unidad_control:unidadcontrol0|control_l:logicacontrol"
Info (12128): Elaborating entity "multi" for hierarchy "proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo"
Info (12128): Elaborating entity "datapath" for hierarchy "proc:proc0|datapath:datapath0"
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(125): object "overflow_fp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(126): object "exc_invalid_division" assigned a value but never read
Info (12128): Elaborating entity "regfile" for hierarchy "proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT"
Info (12128): Elaborating entity "system_regfile" for hierarchy "proc:proc0|datapath:datapath0|system_regfile:regS"
Info (12128): Elaborating entity "alu" for hierarchy "proc:proc0|datapath:datapath0|alu:alu0"
Info (12128): Elaborating entity "alu_fp" for hierarchy "proc:proc0|datapath:datapath0|alu_fp:aluFP"
Warning (10541): VHDL Signal Declaration warning at alu_fp.vhd(12): used implicit default value for signal "overflow" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at alu_fp.vhd(60): used implicit default value for signal "cmplt_s" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at alu_fp.vhd(61): used implicit default value for signal "cmple_s" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at alu_fp.vhd(62): used implicit default value for signal "cmpeq_s" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at alu_fp.vhd(85): object "overflow_sig" assigned a value but never read
Error (10393): VHDL error at alu_fp.vhd(113): left bound (30) of slice must belong to range (15 downto 0) of corresponding object File: C:/Users/pec03/Desktop/PEC/SISA_Proc/alu_fp.vhd Line: 113
Error (10346): VHDL error at numeric_std.vhd(1309): formal port or parameter "L" must have actual or default value File: c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd Line: 1309
Error (10658): VHDL Operator error at alu_fp.vhd(113): failed to evaluate call to operator ""-"" File: C:/Users/pec03/Desktop/PEC/SISA_Proc/alu_fp.vhd Line: 113
Error (10346): VHDL error at numeric_std.vhd(1242): formal port or parameter "L" must have actual or default value File: c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd Line: 1242
Error (10658): VHDL Operator error at alu_fp.vhd(113): failed to evaluate call to operator ""+"" File: C:/Users/pec03/Desktop/PEC/SISA_Proc/alu_fp.vhd Line: 113
Error (12152): Can't elaborate user hierarchy "proc:proc0|datapath:datapath0|alu_fp:aluFP" File: C:/Users/pec03/Desktop/PEC/SISA_Proc/datapath.vhd Line: 247
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 12 warnings
    Error: Peak virtual memory: 491 megabytes
    Error: Processing ended: Mon Jun 18 13:05:39 2018
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


