============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  11:18:46 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                     Type             Fanout Load Slew Delay Arrival   
                               (Domain)                 (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)             launch                                                0 R 
(fp.sdc_line_33_72_1)   ext delay                                  +500     500 F 
udma_apb_paddr[11]      in port                       6  6.2    0    +0     500 F 
g213325/A1                                                           +0     500   
g213325/ZN              IND3D0BWP16P90(timing)        4  3.7  119   +90     590 F 
g213108/A1                                                           +0     590   
g213108/ZN              IND2D0BWP16P90(timing)       11  9.2  189  +165     755 F 
g304268/A4                                                           +0     755   
g304268/Z               OR4D0BWP16P90(timing)         2  2.0   40  +125     880 F 
g303729/A1                                                           +0     880   
g303729/Z               OR2D0BWP16P90(timing)         2  2.8   40   +63     943 F 
g303411/B1                                                           +0     943   
g303411/ZN              INR2D0BWP16P90(timing)        1  1.2   37   +39     982 R 
i_udmacore_u_udma_ctrl_RC_CG_HIER_INST208/enable 
  RC_CGIC_INST/E        CKLNQD1BWP16P90(timing)                      +0     982   
  RC_CGIC_INST/CP       setup                                   0   +65    1048 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                            2000 R 
----------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     952ps 
Start-point  : udma_apb_paddr[11]
End-point    : i_udmacore_u_udma_ctrl_RC_CG_HIER_INST208/RC_CGIC_INST/E

