git clone --depth 1 --no-tags https://github.com/tomtomesteves/I2O2.git f:/verilog_sva_gh_scraper/data/full_repos/133668379
git clone --depth 1 --no-tags https://github.com/li1867/ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/132529226
git clone --depth 1 --no-tags https://github.com/SYSUcarey/Computer_Organization_Exercise.git f:/verilog_sva_gh_scraper/data/full_repos/132540525
git clone --depth 1 --no-tags https://github.com/gehhilfe/vpcie.git f:/verilog_sva_gh_scraper/data/full_repos/130958913
git clone --depth 1 --no-tags https://github.com/engstad/sap.git f:/verilog_sva_gh_scraper/data/full_repos/132682172
git clone --depth 1 --no-tags https://github.com/wenalan123/sdram.git f:/verilog_sva_gh_scraper/data/full_repos/132108418
git clone --depth 1 --no-tags https://github.com/f2015232/Computer-Architecture-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/130562300
git clone --depth 1 --no-tags https://github.com/Sampath1290/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/131948199
git clone --depth 1 --no-tags https://github.com/ashmanskas/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/133713731
git clone --depth 1 --no-tags https://github.com/jmine83/ece2700.git f:/verilog_sva_gh_scraper/data/full_repos/134520108
git clone --depth 1 --no-tags https://github.com/fatih-iver/Digital-Systems-and-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/133863909
git clone --depth 1 --no-tags https://github.com/RickyTino/MIPS-Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/134541523
git clone --depth 1 --no-tags https://github.com/cbodes/PSU.git f:/verilog_sva_gh_scraper/data/full_repos/134602820
git clone --depth 1 --no-tags https://github.com/mattthesis/MIPS-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/133458123
git clone --depth 1 --no-tags https://github.com/guygrubbs/apes_fpga_2.git f:/verilog_sva_gh_scraper/data/full_repos/131624045
git clone --depth 1 --no-tags https://github.com/XtraIce/Single-Cycle-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/131520635
git clone --depth 1 --no-tags https://github.com/ckrichardson/FPGA-Boolean-LEDs.git f:/verilog_sva_gh_scraper/data/full_repos/133449892
git clone --depth 1 --no-tags https://github.com/zhangkai0121/mytest.git f:/verilog_sva_gh_scraper/data/full_repos/133677007
git clone --depth 1 --no-tags https://github.com/shengwen-tw/verilog_example.git f:/verilog_sva_gh_scraper/data/full_repos/131405762
git clone --depth 1 --no-tags https://github.com/henrytran0711/Sloth_Chess_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/131264151
git clone --depth 1 --no-tags https://github.com/wkyoshida/computer_org_and_design_projects.git f:/verilog_sva_gh_scraper/data/full_repos/131659303
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_power_ad.git f:/verilog_sva_gh_scraper/data/full_repos/132860737
git clone --depth 1 --no-tags https://github.com/HaRshA10D/VLSI_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/132287051
git clone --depth 1 --no-tags https://github.com/dotomato/MyCompliar.git f:/verilog_sva_gh_scraper/data/full_repos/130971376
git clone --depth 1 --no-tags https://github.com/ZRHonor/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/131086615
git clone --depth 1 --no-tags https://github.com/GkHabib/ComputerArchitecture_MultiCycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/131521042
git clone --depth 1 --no-tags https://github.com/zaqc/stick.git f:/verilog_sva_gh_scraper/data/full_repos/131599202
git clone --depth 1 --no-tags https://github.com/austinmw/CPU-Verilog-Design.git f:/verilog_sva_gh_scraper/data/full_repos/131449275
git clone --depth 1 --no-tags https://github.com/hansungk/tsc-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/132083815
git clone --depth 1 --no-tags https://github.com/ahmedius2/Simple-ALU-for-DE0-nano.git f:/verilog_sva_gh_scraper/data/full_repos/134719388
git clone --depth 1 --no-tags https://github.com/jhosoume/ula.git f:/verilog_sva_gh_scraper/data/full_repos/134726545
git clone --depth 1 --no-tags https://github.com/MuggleJinx/FPGA_and_32-bitCPU.git f:/verilog_sva_gh_scraper/data/full_repos/133844695
git clone --depth 1 --no-tags https://github.com/farbius/gray_world.git f:/verilog_sva_gh_scraper/data/full_repos/133955522
git clone --depth 1 --no-tags https://github.com/EquipoVeri/Equ_P4.git f:/verilog_sva_gh_scraper/data/full_repos/133100481
git clone --depth 1 --no-tags https://github.com/asrdav/CS226_Verilog-and-Logisim.git f:/verilog_sva_gh_scraper/data/full_repos/133863514
git clone --depth 1 --no-tags https://github.com/lyysky/openmips.git f:/verilog_sva_gh_scraper/data/full_repos/133898917
git clone --depth 1 --no-tags https://github.com/wyue0824/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/133491565
git clone --depth 1 --no-tags https://github.com/rhthomas/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/133571498
git clone --depth 1 --no-tags https://github.com/mingming97/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/134217505
git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/Processor1.git f:/verilog_sva_gh_scraper/data/full_repos/134407780
git clone --depth 1 --no-tags https://github.com/batuhanmetu/oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/134067656
git clone --depth 1 --no-tags https://github.com/liizzee18/EE.git f:/verilog_sva_gh_scraper/data/full_repos/134597139
git clone --depth 1 --no-tags https://github.com/SparKKKKK/Cplus.git f:/verilog_sva_gh_scraper/data/full_repos/134804783
git clone --depth 1 --no-tags https://github.com/BruceUit/FloatingPointMultiply.git f:/verilog_sva_gh_scraper/data/full_repos/130694360
git clone --depth 1 --no-tags https://github.com/elmcgee/CAOPart4.git f:/verilog_sva_gh_scraper/data/full_repos/130878994
git clone --depth 1 --no-tags https://github.com/guygrubbs/apes_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/131182119
git clone --depth 1 --no-tags https://github.com/prateeksahu/uarch.git f:/verilog_sva_gh_scraper/data/full_repos/132854843
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/focus_power_ad_7_7.git f:/verilog_sva_gh_scraper/data/full_repos/132859779
git clone --depth 1 --no-tags https://github.com/qiang-stepfpga/STEP_Modules.git f:/verilog_sva_gh_scraper/data/full_repos/133010044
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/sw_led_change.git f:/verilog_sva_gh_scraper/data/full_repos/132858350
git clone --depth 1 --no-tags https://github.com/skytll/CPU_hw.git f:/verilog_sva_gh_scraper/data/full_repos/133649086
git clone --depth 1 --no-tags https://github.com/snehashis1997/fifo-model-in-verilog-with-test-bench.git f:/verilog_sva_gh_scraper/data/full_repos/133188457
git clone --depth 1 --no-tags https://github.com/cnwakama/Simple-Instruction-Set-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/131542217
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/Proyect1.git f:/verilog_sva_gh_scraper/data/full_repos/132198697
git clone --depth 1 --no-tags https://github.com/gamadjg/MIPS-Pipelined-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/132160239
git clone --depth 1 --no-tags https://github.com/diep-michael/UART.git f:/verilog_sva_gh_scraper/data/full_repos/132425664
git clone --depth 1 --no-tags https://github.com/yuriborborema/ufg-sistemasEmbarcados.git f:/verilog_sva_gh_scraper/data/full_repos/132458606
git clone --depth 1 --no-tags https://github.com/karim-elngr/MIPSPipelined.git f:/verilog_sva_gh_scraper/data/full_repos/134620416
git clone --depth 1 --no-tags https://github.com/matheusmstos/LAOC2.git f:/verilog_sva_gh_scraper/data/full_repos/134565416
git clone --depth 1 --no-tags https://github.com/shubham9898/Cache-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/134477850
git clone --depth 1 --no-tags https://github.com/vikusiq/project2940.git f:/verilog_sva_gh_scraper/data/full_repos/130514005
git clone --depth 1 --no-tags https://github.com/amitavamiddya/Booth-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/130677245
git clone --depth 1 --no-tags https://github.com/awmiller/sdr_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/130585725
git clone --depth 1 --no-tags https://github.com/gulakim/cory.git f:/verilog_sva_gh_scraper/data/full_repos/130642274
git clone --depth 1 --no-tags https://github.com/nasm716/Computer-orgnization.git f:/verilog_sva_gh_scraper/data/full_repos/131116003
git clone --depth 1 --no-tags https://github.com/jiruotong1024/EE577b.git f:/verilog_sva_gh_scraper/data/full_repos/133120526
git clone --depth 1 --no-tags https://github.com/ckrichardson/FPGA-7-Segment-LED.git f:/verilog_sva_gh_scraper/data/full_repos/133451616
git clone --depth 1 --no-tags https://github.com/timmy139710/CVSD-HW4.git f:/verilog_sva_gh_scraper/data/full_repos/131460424
git clone --depth 1 --no-tags https://github.com/SebSoc/Obsluga-portu-RS-232.git f:/verilog_sva_gh_scraper/data/full_repos/132333202
git clone --depth 1 --no-tags https://github.com/mingmingrr/mips-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/131921633
git clone --depth 1 --no-tags https://github.com/enhoshen/LPIRC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/131584118
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_power_ad_5cm.git f:/verilog_sva_gh_scraper/data/full_repos/132859043
git clone --depth 1 --no-tags https://github.com/old-nios2-linux/boards.git f:/verilog_sva_gh_scraper/data/full_repos/134866927
git clone --depth 1 --no-tags https://github.com/supun-kanda/UART.git f:/verilog_sva_gh_scraper/data/full_repos/132858699
git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/Processor2.git f:/verilog_sva_gh_scraper/data/full_repos/134408762
git clone --depth 1 --no-tags https://github.com/TudorAndrei/UART_files.git f:/verilog_sva_gh_scraper/data/full_repos/134706933
git clone --depth 1 --no-tags https://github.com/adibshalekeen/MIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/133577866
git clone --depth 1 --no-tags https://github.com/ImeshEkanayake/4-bit-Computer-.git f:/verilog_sva_gh_scraper/data/full_repos/134537694
git clone --depth 1 --no-tags https://github.com/HanNight/single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/134589060
git clone --depth 1 --no-tags https://github.com/chandr33/ECE-337.git f:/verilog_sva_gh_scraper/data/full_repos/134270726
git clone --depth 1 --no-tags https://github.com/MaAbbasi96/PipelinedMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/131743309
git clone --depth 1 --no-tags https://github.com/cocomoff/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/132203973
git clone --depth 1 --no-tags https://github.com/AlexanderKosianchuk/firbu_mlp23.git f:/verilog_sva_gh_scraper/data/full_repos/130956594
git clone --depth 1 --no-tags https://github.com/liyufan/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/131426092
git clone --depth 1 --no-tags https://github.com/mgit7/Spartan6-FPGA-TXRX.git f:/verilog_sva_gh_scraper/data/full_repos/131377664
git clone --depth 1 --no-tags https://github.com/Vladimir2506/ProjectEDA1.git f:/verilog_sva_gh_scraper/data/full_repos/130556709
git clone --depth 1 --no-tags https://github.com/wdlctc/my_ddr.git f:/verilog_sva_gh_scraper/data/full_repos/130567165
git clone --depth 1 --no-tags https://github.com/palca2093/Proyecto_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/134587865
git clone --depth 1 --no-tags https://github.com/ckj119940887/cpu_mips_design.git f:/verilog_sva_gh_scraper/data/full_repos/134654574
git clone --depth 1 --no-tags https://github.com/RaulMunizJr/VerilogDesigns.git f:/verilog_sva_gh_scraper/data/full_repos/132194980
git clone --depth 1 --no-tags https://github.com/atangzwj/PiEstimator.git f:/verilog_sva_gh_scraper/data/full_repos/132280038
git clone --depth 1 --no-tags https://github.com/linnnruoo/EE2026-FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/132439949
git clone --depth 1 --no-tags https://github.com/Yuki03759/2017-CPU-project.git f:/verilog_sva_gh_scraper/data/full_repos/132930864
git clone --depth 1 --no-tags https://github.com/supercalvinchan/VERI_LAB_EE2.git f:/verilog_sva_gh_scraper/data/full_repos/132927933
git clone --depth 1 --no-tags https://github.com/angelinakowalik/gra-kulki.git f:/verilog_sva_gh_scraper/data/full_repos/132933102
git clone --depth 1 --no-tags https://github.com/AhmedAkram96/MIPS-Data-path.git f:/verilog_sva_gh_scraper/data/full_repos/132800603
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_powad_75mm.git f:/verilog_sva_gh_scraper/data/full_repos/132860847
git clone --depth 1 --no-tags https://github.com/snehashis1997/4-bit-carry-skip-adder.git f:/verilog_sva_gh_scraper/data/full_repos/133518995
git clone --depth 1 --no-tags https://github.com/jchen428/CS-3220.git f:/verilog_sva_gh_scraper/data/full_repos/132737503
git clone --depth 1 --no-tags https://github.com/nliu96/verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/133919320
