{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695930353317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695930353318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 16:45:53 2023 " "Processing started: Thu Sep 28 16:45:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695930353318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695930353318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fulladder_4bits -c fulladder_4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off fulladder_4bits -c fulladder_4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695930353318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695930353538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695930353539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_tb-teste " "Found design unit 1: fulladder_tb-teste" {  } { { "fulladder_tb.vhd" "" { Text "C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder_4bits/fulladder_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695930359955 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_tb " "Found entity 1: fulladder_tb" {  } { { "fulladder_tb.vhd" "" { Text "C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder_4bits/fulladder_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695930359955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695930359955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_4bits-Structural " "Found design unit 1: fulladder_4bits-Structural" {  } { { "fulladder_4bits.vhd" "" { Text "C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder_4bits/fulladder_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695930359956 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_4bits " "Found entity 1: fulladder_4bits" {  } { { "fulladder_4bits.vhd" "" { Text "C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder_4bits/fulladder_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695930359956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695930359956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-comportamental " "Found design unit 1: fulladder-comportamental" {  } { { "fulladder.vhd" "" { Text "C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder_4bits/fulladder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695930359957 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder_4bits/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695930359957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695930359957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ouput\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" fulladder_4bits_tb.vhd(36) " "VHDL syntax error at fulladder_4bits_tb.vhd(36) near text \"Ouput\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "fulladder_4bits_tb.vhd" "" { Text "C:/Users/actdigital/Documents/UFMG/LSD_23.2/Aula_5_22_09/fulladder_4bits/fulladder_4bits_tb.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695930359958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_4bits_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fulladder_4bits_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695930359958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695930360036 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 28 16:46:00 2023 " "Processing ended: Thu Sep 28 16:46:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695930360036 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695930360036 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695930360036 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695930360036 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695930360610 ""}
