#include <lcc/codegen/mir.hh>
#include <lcc/codegen/register_allocation.hh>
#include <lcc/codegen/x86_64/x86_64.hh>
#include <lcc/utils.hh>

#include <algorithm>
#include <memory>
#include <ranges>
#include <string>
#include <variant>
#include <vector>

namespace lcc {

struct AdjacencyMatrix {
    std::unique_ptr<bool[]> data;
    usz size;

    explicit AdjacencyMatrix(usz sz) : data(std::make_unique<bool[]>(sz * sz)), size(sz) {}

    [[nodiscard]]
    auto coord(usz x, usz y) const -> usz {
        LCC_ASSERT(x < size, "AdjacencyMatrix: X out of bounds");
        LCC_ASSERT(y < size, "AdjacencyMatrix: Y out of bounds");
        LCC_ASSERT(x != y, "AdjacencyMatrix: X and Y are equal; must not set adjacency with self");
        return y * size + x;
    }

    [[nodiscard]]
    auto at(usz x, usz y) const -> bool {
        return data[coord(x, y)];
    }

    void set(usz x, usz y) {
        if (x == y) return;
        data[coord(x, y)] = true;
    }

    void clear(usz x, usz y) {
        if (x == y) return;
        data[coord(x, y)] = false;
    }
};

struct AdjacencyList {
    // List of live indices that interfere with this->value.
    std::vector<usz> adjacencies;

    [[nodiscard]]
    auto degree() const { return adjacencies.size(); }

    // TODO: Originating instruction/operand?

    // Value/Id of virtual register this list is for.
    usz value;

    // Live index of this list.
    usz index;

    usz regmask;

    // Value/Id of register that this list has been colored with.
    usz color;

    // Whether or not this list has been allocated a register (color has been
    // set).
    bool allocated;

    // Spill handling.
    char spill_flag;
    usz spill_offset;
    usz spill_cost;

    [[nodiscard]]
    auto string_base() const -> std::string {
        return fmt::format("r{}", value, index);
    }

    [[nodiscard]]
    auto string(const std::vector<AdjacencyList>& lists) const -> std::string {
        auto out = string_base() + ": ";
        bool first{true};
        for (usz adj_i : adjacencies) {
            if (not first) out += ", ";
            else first = false;
            auto found = std::find_if(lists.begin(), lists.end(), [&](const AdjacencyList& l) {
                return adj_i == l.value;
            });
            out += lists.at(usz(found - lists.begin())).string_base();
        }
        return out;
    }
};

namespace {

void collect_interferences_from_block(
    AdjacencyMatrix& matrix,
    std::vector<Register>& registers,
    MFunction& function,
    std::vector<usz> live_values,
    std::vector<MBlock*> visited,
    std::vector<MBlock*> doubly_visited,
    MBlock* block
) {
    /// Don't visit the same block thrice.
    if (std::find(visited.begin(), visited.end(), block) != visited.end()) {
        if (std::find(doubly_visited.begin(), doubly_visited.end(), block) != doubly_visited.end())
            return;
        doubly_visited.push_back(block);
    } else visited.push_back(block);

    const auto live_idx_from_register_value = [&](usz value) -> usz {
        auto found = std::find_if(registers.begin(), registers.end(), [&](const Register& r) {
            return value == r.value;
        });
        LCC_ASSERT(found != registers.end(), "Did not find referenced register in register list");
        return usz(found - registers.begin());
    };
    const auto live_idx_from_register = [&](Register reg) -> usz {
        return live_idx_from_register_value(reg.value);
    };

    // Basically, walk over the instructions of the block backwards, keeping
    // track of all virtual registers that have been encountered but not
    // their defining use, as these are our "live values".
    for (auto& inst : block->instructions() | vws::reverse) {
        // fmt::print("{}\n", PrintMInstImpl(inst, x86_64::opcode_to_string));
        // fmt::print("live after: {}\n", fmt::join(live_values, ", "));

        // If the defining use of a virtual register is an operand of this
        // instruction, remove it from vector of live vals.
        if (inst.is_defining()) std::erase(live_values, inst.reg());
        for (auto& op : inst.all_operands()) {
            if (std::holds_alternative<MOperandRegister>(op)) {
                auto reg = std::get<MOperandRegister>(op);
                if (reg.defining_use) std::erase(live_values, reg.value);
            }
        }

        // fmt::print("live during: {}\n", fmt::join(live_values, ", "));

        // Register Clobbers
        // Basically, a "clobbered register" has the affect that all live values
        // will interfere with the clobber.
        for (auto index : inst.operand_clobbers()) {
            auto op = inst.get_operand(index);
            if (std::holds_alternative<MOperandRegister>(op)) {
                auto reg = std::get<MOperandRegister>(op);
                auto live_idx = live_idx_from_register(reg);
                for (auto live : live_values) {
                    matrix.set(live_idx_from_register_value(live), live_idx);
                    // fmt::print("Clobber r{} interferes with live value r{}\n", reg.value, live);
                }
            }
        }

        for (auto r_id : inst.register_clobbers()) {
            auto live_idx = live_idx_from_register_value(r_id);
            for (auto live : live_values) {
                matrix.set(live_idx_from_register_value(live), live_idx);
                // fmt::print("Clobber r{} interferes with live value r{}\n", reg.value, live);
            }
        }

        // Collect all register operands from this instruction that are
        // used as operands somewhere in the function (i.e. within the list of
        // registers). Cache the index within the adjacency matrix so we don't
        // have to keep recomputing it.
        typedef struct RegisterPlusLiveValIndex {
            Register reg;
            usz idx;
        } MIROperandPlusLiveValIndex;
        std::vector<MIROperandPlusLiveValIndex> vreg_operands{};
        if (inst.reg() >= +MInst::Kind::ArchStart) {
            auto reg = Register{inst.reg(), uint(inst.regsize())};
            vreg_operands.push_back({reg, live_idx_from_register(reg)});
        }
        for (auto& op : inst.all_operands()) {
            if (std::holds_alternative<MOperandRegister>(op)) {
                auto reg = std::get<MOperandRegister>(op);
                if (reg.value >= +MInst::Kind::ArchStart)
                    vreg_operands.push_back({reg, live_idx_from_register(reg)});
            }
        }

        // Make all reg operands interfere with each other; if two different,
        // non-clobbered registers are used as inputs to an instruction, they must
        // exist at the same time (at instruction execution), and therefore must
        // interfere. For cases like `move %v0 into %v1` where v1 is marked as
        // clobbered, v0 and v1 do not interfere.
        // x86_64 GNU ASM
        //     mov 40(%v0), %v1
        // MIR Representation
        //     MoveDereferenceLHS(v0, v1, 40) clobbers 1st operand
        // RESULT
        //     Both v0 and v1 interfere with both v3 and v7.

        // Collect clobbered registers
        std::vector<usz> clobbered_regs{};
        for (auto index : inst.operand_clobbers()) {
            auto& op = inst.all_operands().at(index);
            if (std::holds_alternative<MOperandRegister>(op)) {
                auto reg = std::get<MOperandRegister>(op);
                clobbered_regs.push_back(reg.value);
            }
        }

        for (auto A : vreg_operands) {
            for (auto B : vreg_operands) {
                // If either A or B is clobbered, do NOT set interference between the two.
                if (
                    rgs::find(clobbered_regs, A.reg.value) == clobbered_regs.end()
                    and rgs::find(clobbered_regs, B.reg.value) == clobbered_regs.end()
                ) {
                    matrix.set(A.idx, B.idx);
                    // fmt::print("Non-clobbered register operands r{} and r{} interfere\n", A.reg.value, B.reg.value);
                }
            }
        }

        // Make all reg operands interfere with all currently live values
        // Live Values: v3, v7
        // x86_64 GNU ASM
        //     mov 40(%v0), %v1
        // MIR Representation
        //     MoveDereferenceLHS(v0, v1, 40) clobbers 1st operand
        // RESULT
        //     Both v0 and v1 interfere with both v3 and v7.
        for (auto r : vreg_operands) {
            for (auto live : live_values)
                matrix.set(r.idx, live_idx_from_register_value(live));
        }

        // If a virtual register is not live and is seen as an operand, it is
        // added to the vector of live values.
        for (auto r : vreg_operands) {
            if (
                not r.reg.defining_use
                and std::find(live_values.begin(), live_values.end(), r.reg.value) == live_values.end()
            ) {
                live_values.push_back(r.reg.value);
            }
        }
        // Handle the case of a non-defining register operand in use of the
        // instruction that defines that register.
        if (inst.is_defining()) std::erase(live_values, inst.reg());

        // fmt::print("live before: {}\n", fmt::join(live_values, ", "));

    } // for inst

    // Walk CFG backwards (follow predecessors)

    // No predecessors == entry block: done walking.
    if (block->predecessors().empty()) return;

    // Follow all predecessors, resetting live values to what they are now
    // before each one.
    for (const auto& parent_name : block->predecessors()) {
        auto* parent = function.block_by_name(parent_name);
        auto live_values_copy{live_values};
        collect_interferences_from_block(matrix, registers, function, live_values_copy, visited, doubly_visited, parent);
    }
}

void collect_interferences(AdjacencyMatrix& matrix, std::vector<Register>& registers, MFunction& function) {
    std::vector<MBlock*> exits{};
    for (auto& block : function.blocks()) {
        if (block.successors().empty())
            exits.push_back(&block);
    }

    LCC_ASSERT(not exits.empty(), "Cannot walk CFG as function {} has no exit blocks", function.names().at(0).name);

    // fmt::print(
    //     "Collected following exit blocks for function {}: {}\n",
    //     function.names().at(0).name,
    //     fmt::join(vws::transform(exits, [](MBlock* b) { return b->name(); }), ", ")
    // );

    // From each exit block (collected above), follow control flow to the
    // root of the function (entry block), or to a block already visited.
    for (auto* exit : exits)
        collect_interferences_from_block(matrix, registers, function, {}, {}, {}, exit);
}

} // namespace

void allocate_registers(const MachineDescription& desc, MFunction& function) {
    // Don't allocate registers for empty functions.
    if (function.blocks().empty()) return;

    // Steps:
    //   1. Collect all existing registers, both hardware and virtual.
    //   2. Walk control flow in reverse, build adjacency matrix as you go.
    //   3. Build adjacency lists from adjacency matrix.
    //   4. Figure out order that registers should be allocated in: call this
    //      list the "coloring stack".
    //   5. Assign colors to registers, ensuring no overlap (adjacencies), in
    //      order of the coloring stack.
    //     5a. TODO If we can't color with the existing stack, spill a register
    //         and retry.
    //   6. Map colors to registers, updating all register operands to the
    //      allocated register.

    // STEP -1
    // Replace explicit return registers with the actual return register...
    for (auto& block : function.blocks()) {
        for (auto& inst : block.instructions()) {
            if (inst.reg() == desc.return_register_to_replace)
                inst.reg(desc.return_register);
            for (auto& op : inst.all_operands()) {
                if (std::holds_alternative<MOperandRegister>(op)) {
                    MOperandRegister reg = std::get<MOperandRegister>(op);
                    if (reg.value == desc.return_register_to_replace) {
                        reg.value = desc.return_register;
                        op = reg;
                    }
                }
            }
        }
    }

    // TODO: We need the context here (or the module so we can get to the
    // context) so that we can query if target is actually x86_64.
    // fmt::print(
    //    "Return register replaced.\n{}\n",
    //    PrintMFunctionImpl(function, x86_64::opcode_to_string)
    //);

    // STEP ONE
    // Populate list of registers, first using hardware registers, then using virtual registers.
    std::vector<Register> registers{};
    // Helper function that handles not adding duplicates.
    auto add_reg = [&](usz id, usz size) {
        auto found = std::find_if(registers.begin(), registers.end(), [&](Register& r) {
            return r.value == id;
        });
        if (found == registers.end())
            registers.push_back(Register{id, uint(size)});
    };
    for (auto [index, reg] : vws::enumerate(desc.registers))
        add_reg(reg, 0);

    for (auto& block : function.blocks()) {
        for (auto& inst : block.instructions()) {
            add_reg(inst.reg(), inst.regsize());
            for (auto& op : inst.all_operands()) {
                if (std::holds_alternative<MOperandRegister>(op)) {
                    MOperandRegister reg = std::get<MOperandRegister>(op);
                    add_reg(reg.value, reg.size);
                }
            }
        }
    }

    // Error if zero registers collected.
    // NOTE: We could technically just return but for the most part this
    // usually means we have accidentally ended up codegenning a function with
    // no body. So, because this never happens normally, it is a fatal error,
    // even though it doesn't have to be.
    LCC_ASSERT(
        not registers.empty(),
        "Cannot allocate registers when there are no registers to allocate"
    );

    // STEP TWO
    // Walk control flow in reverse, build adjacency matrix as you go.
    // We walk in reverse because of how control flow tends to work; a single
    // vreg may have multiple defining uses in different predecessor blocks.
    AdjacencyMatrix matrix{registers.size()};

    // Collect the interferences into the matrix by walking CFG in reverse.
    collect_interferences(matrix, registers, function);

    // STEP THREE
    // Build adjacency lists from adjacency matrix
    std::vector<AdjacencyList> lists{};

    for (auto [i, reg] : vws::enumerate(registers)) {
        AdjacencyList list{};
        list.index = usz(i);
        list.value = reg.value;
        if (list.value < +MInst::Kind::ArchStart) {
            list.color = list.value;
            list.allocated = true;
        }
        lists.push_back(list);
    }

    for (auto [a_idx, a] : vws::enumerate(registers)) {
        for (auto [b_idx, b] : vws::enumerate(registers)) {
            if (a_idx == b_idx) break;
            if (matrix.at(usz(a_idx), usz(b_idx))) {
                auto& a_list = lists.at(usz(a_idx));
                auto& b_list = lists.at(usz(b_idx));
                a_list.adjacencies.push_back(b.value);
                b_list.adjacencies.push_back(a.value);
            }
        }
    }

    // fmt::print("AdjacencyLists:\n");
    // for (auto list : lists)
    //     fmt::print("{}\n", list.string(lists));

    // STEP FOUR
    // Build something called the "coloring stack": this is the list of live
    // indices (index into lists vector) that determine what order we should
    // assign registers in.
    std::vector<usz> coloring_stack{};

    const auto should_skip_list = [&](AdjacencyList& list) {
        return list.value < +MInst::Kind::ArchStart or list.allocated;
    };

    usz k = desc.registers.size();
    // We don't color hardware registers with other hardware registers,
    // so we don't count them.
    usz count = registers.size() - k;
    while (count) {
        /// degree < k rule:
        ///   A graph G is k-colorable if, for every node N in G, the degree
        ///   of N < k.
        bool done{true};
        do {
            done = true;
            for (auto [i, list] : vws::enumerate(lists)) {
                if (should_skip_list(list)) continue;
                if (list.degree() < k) {
                    list.allocated = 1;
                    done = false;
                    count--;
                    coloring_stack.push_back(usz(i));
                }
            }
        } while (!done && count);

        if (count) {
            /// Determine node with minimal spill cost.
            usz min_cost = (usz) -1; /// (!)
            usz node_to_spill = 0;

            for (auto& list : lists) {
                if (should_skip_list(list)) continue;
                list.spill_cost = list.degree() ? (list.spill_cost / list.degree()) : 0;
                if (list.degree() and list.spill_cost <= min_cost) {
                    min_cost = list.spill_cost;
                    node_to_spill = list.index;
                    if (not min_cost) break;
                }
            }
            /// Push onto color allocation stack.
            coloring_stack.push_back(node_to_spill);
            lists.at(node_to_spill).allocated = true;
            count--;
        }
    }

    // fmt::print("Coloring Stack: {}\n", fmt::join(coloring_stack, ", "));

    // STEP FIVE
    // Use coloring stack to assign hardware registers (colors) to virtual
    // registers, ensuring no overlap (interferences/adjacencies).
    for (usz i : coloring_stack) {
        auto& list = lists.at(i);
        // Skip hardware registers (no need to color them).
        if (list.value < +MInst::Kind::ArchStart) continue;
        usz register_interferences = list.regmask;
        for (usz i_adj : list.adjacencies) {
            auto adj_list = std::find_if(lists.begin(), lists.end(), [&](AdjacencyList& l) {
                return l.value == i_adj;
            });
            LCC_ASSERT(adj_list != lists.end(), "Could not find adjacency list corresponding to vreg {}", i_adj);
            // If any adjacency of the current list is already colored, the current
            // list must not be colored with that color.
            if (adj_list->color) {
                // fmt::print("Colored adjacency: [r{}, {}]\n", adj_list->value, adj_list->color);
                register_interferences |= usz(1) << adj_list->color;
            }
        }

        usz reg_value = 0;
        for (auto reg : desc.registers) {
            if (not(register_interferences & (usz(1) << reg))) {
                reg_value = reg;
                break;
            }
        }

        if (not reg_value) {
            Diag::Error("Can not color graph with {} colors until stack spilling is implemented!", desc.registers.size());
            Diag::Note("Allocating registers for function `{}`", function.names().at(0).name);
            return;
        }

        list.color = reg_value;
        list.allocated = true;

        // Track registers used in function so that calls can properly do
        // caller-saved registers.
        function.registers_used().insert(u8(list.color));

        // fmt::print("Vreg {} mapped to HWreg {}\n", list.value, list.color);
    }

    // STEP SIX
    // Actually update all references to old virtual registers with newly
    // colored hardware registers.
    for (auto& list : lists) {
        // Skip hardware registers (no need to color them).
        if (list.value < +MInst::Kind::ArchStart) continue;
        LCC_ASSERT(list.allocated, "AdjacencyList must have a color allocated");
        usz vreg = list.value;
        usz color = list.color;
        for (auto& block : function.blocks()) {
            for (auto& instruction : block.instructions()) {
                if (instruction.reg() == vreg) instruction.reg(color);
                for (auto& op : instruction.all_operands()) {
                    if (std::holds_alternative<MOperandRegister>(op)) {
                        MOperandRegister reg = std::get<MOperandRegister>(op);
                        if (reg.value == vreg) {
                            reg.value = color;
                            op = reg;
                        }
                    }
                }
            }
        }
    }
}

} // namespace lcc
