#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct 19 12:34:49 2016
# Process ID: 17817
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1
# Command line: vivado test_pound_fironly_v1.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound_fironly_v1.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'test_pound_fironly_v1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_0
test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_1_0
test_pound_fironly_v1_ltc2145_0_0
test_pound_fironly_v1_shifterReal_1_0
test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_1
test_pound_fironly_v1_shifterReal_0_0
test_pound_fironly_v1_shifterReal_0_1

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5910.672 ; gain = 158.703 ; free physical = 1533 ; free virtual = 6113
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_125M
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- user.org:user:red_pitaya_pid:1.0 - red_pitaya_pid_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_0
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_1
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_2
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_1
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <test_pound_fironly_v1> from BD file </home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd>
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_0 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_1 test_pound_fironly_v1_ltc2145_0_0 test_pound_fironly_v1_shifterReal_1_0 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_1_0 test_pound_fironly_v1_shifterReal_0_0 test_pound_fironly_v1_shifterReal_0_1}] -no_script -reset -quiet
upgrade_ip [get_ips  {test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_0 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_1 test_pound_fironly_v1_ltc2145_0_0 test_pound_fironly_v1_shifterReal_1_0 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_1_0 test_pound_fironly_v1_shifterReal_0_0 test_pound_fironly_v1_shifterReal_0_1}] -log ip_upgrade.log
Upgrading '/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd'
INFO: [IP_Flow 19-3422] Upgraded test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_0 (fir16RealbitsOneInTwoMult_v1_0_v1_0 1.0) from revision 5 to revision 7
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'processing_clk_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_clk_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_clk_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'processing_clk_i' is not found on the upgraded version of the cell '/fir16RealbitsOneInTwoMult_v1_0_0'. Its connection to the net 'ltc2145_0_adc_clk' has been removed.
INFO: [IP_Flow 19-3422] Upgraded test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_1 (fir16RealbitsOneInTwoMult_v1_0_v1_0 1.0) from revision 5 to revision 7
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'processing_clk_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_clk_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_clk_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'processing_clk_i' is not found on the upgraded version of the cell '/fir16RealbitsOneInTwoMult_v1_0_1'. Its connection to the net 'ltc2145_0_adc_clk' has been removed.
INFO: [IP_Flow 19-3422] Upgraded test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_1_0 (fir16RealbitsOneInTwoMult_v1_0_v1_0 1.0) from revision 5 to revision 7
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'processing_clk_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_clk_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_clk_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'processing_clk_i' is not found on the upgraded version of the cell '/fir16RealbitsOneInTwoMult_v1_0_2'. Its connection to the net 'ltc2145_0_adc_clk' has been removed.
INFO: [IP_Flow 19-1972] Upgraded test_pound_fironly_v1_ltc2145_0_0 from ltc2145_v1_0 1.0 to ltc2145_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_a_clk_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_b_clk_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP test_pound_fironly_v1_ltc2145_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded test_pound_fironly_v1_shifterReal_0_0 (shifterReal_v1_0 1.0) from revision 9 to revision 10
INFO: [IP_Flow 19-3422] Upgraded test_pound_fironly_v1_shifterReal_0_1 (shifterReal_v1_0 1.0) from revision 9 to revision 10
INFO: [IP_Flow 19-3422] Upgraded test_pound_fironly_v1_shifterReal_1_0 (shifterReal_v1_0 1.0) from revision 9 to revision 10
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_1_0' has identified issues that may require user intervention. Please review the upgrade log '/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP test_pound_fironly_v1_ltc2145_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/ip_upgrade.log'.
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-1271] The connection to the pin: /shifterReal_2/data_clk_i has been overridden by the user. This pin will not be connected as a part of the interface connection: fir16RealbitsOneInTwoMult_v1_0_2_data_out 
WARNING: [BD 41-1271] The connection to the pin: /fir16RealbitsOneInTwoMult_v1_0_2/data_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: fir16RealbitsOneInTwoMult_v1_0_2_data_out 
WARNING: [BD 41-1271] The connection to the pin: /fir16RealbitsOneInTwoMult_v1_0_2/data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: fir16RealbitsOneInTwoMult_v1_0_2_data_out 
WARNING: [BD 41-1271] The connection to the pin: /shifterReal_1/data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: shifterReal_1_data_out 
WARNING: [BD 41-1271] The connection to the pin: /shifterReal_1/data_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: shifterReal_1_data_out 
WARNING: [BD 41-1271] The connection to the pin: /shifterReal_1/data_clk_i has been overridden by the user. This pin will not be connected as a part of the interface connection: fir16RealbitsOneInTwoMult_v1_0_1_data_out 
WARNING: [BD 41-1271] The connection to the pin: /fir16RealbitsOneInTwoMult_v1_0_1/data_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: fir16RealbitsOneInTwoMult_v1_0_1_data_out 
WARNING: [BD 41-1271] The connection to the pin: /fir16RealbitsOneInTwoMult_v1_0_1/data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: fir16RealbitsOneInTwoMult_v1_0_1_data_out 
WARNING: [BD 41-1271] The connection to the pin: /shifterReal_0/data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: shifterReal_0_data_out 
WARNING: [BD 41-1271] The connection to the pin: /shifterReal_0/data_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: shifterReal_0_data_out 
WARNING: [BD 41-1271] The connection to the pin: /shifterReal_0/data_clk_i has been overridden by the user. This pin will not be connected as a part of the interface connection: fir16RealbitsOneInTwoMult_v1_0_0_data_out 
WARNING: [BD 41-1271] The connection to the pin: /fir16RealbitsOneInTwoMult_v1_0_0/data_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: fir16RealbitsOneInTwoMult_v1_0_0_data_out 
WARNING: [BD 41-1271] The connection to the pin: /fir16RealbitsOneInTwoMult_v1_0_0/data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: fir16RealbitsOneInTwoMult_v1_0_0_data_out 
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hdl/test_pound_fironly_v1.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hdl/test_pound_fironly_v1_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] test_pound_fironly_v1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hw_handoff/test_pound_fironly_v1.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hw_handoff/test_pound_fironly_v1_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hdl/test_pound_fironly_v1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 6095.570 ; gain = 105.844 ; free physical = 1328 ; free virtual = 5895
export_ip_user_files -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/sim_scripts -ip_user_files_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files -ipstatic_source_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_0_data_out] [get_bd_intf_nets shifterReal_0_data_out] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_0_data_o] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_0_data_en_o] [get_bd_nets shifterReal_0_data_o] [get_bd_nets shifterReal_0_data_en_o] [get_bd_cells shifterReal_0]
delete_bd_objs [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_1_data_out] [get_bd_intf_nets shifterReal_1_data_out] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_1_data_o] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_1_data_en_o] [get_bd_nets shifterReal_1_data_o] [get_bd_nets shifterReal_1_data_en_o] [get_bd_cells shifterReal_1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_2_data_out] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_2_data_o] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_2_data_en_o] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_1]
delete_bd_objs [get_bd_nets shifterReal_2_data_o] [get_bd_nets shifterReal_2_data_en_o] [get_bd_cells shifterReal_2]
delete_bd_objs [get_bd_intf_nets ltc2145_0_data_a] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {8.5 2477 549} [get_bd_cells ad9767_0]
set_property location {4.5 2058 472} [get_bd_cells red_pitaya_pid_0]
set_property location {4 1160 456} [get_bd_cells ltc2145_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 fir16RealbitsOneInTwoMult_v1_0_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/s00_axi]
</fir16RealbitsOneInTwoMult_v1_0_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
set_property location {5.5 1683 145} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
startgroup
set_property -dict [list CONFIG.NB_FIR {13} CONFIG.DATA_IN_SIZE {14} CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:shifterReal:1.0 shifterReal_0
endgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells shifterReal_0]
set_property location {6.5 2350 121} [get_bd_cells red_pitaya_pid_0]
set_property location {5.5 1940 123} [get_bd_cells shifterReal_0]
connect_bd_net [get_bd_pins shifterReal_0/data_en_o] [get_bd_pins red_pitaya_pid_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
connect_bd_net [get_bd_pins shifterReal_0/data_o] [get_bd_pins red_pitaya_pid_0/data_i]
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
delete_bd_objs [get_bd_nets ltc2145_0_adc_clk]
connect_bd_net [get_bd_pins shifterReal_0/data_clk_o] [get_bd_pins red_pitaya_pid_0/data_clock_i]
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
connect_bd_intf_net [get_bd_intf_pins shifterReal_0/data_in] [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_out]
set_property location {5 1635 150} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {5 1657 150} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {4 1238 706} [get_bd_cells axi_gpio_0]
set_property location {8 2686 469} [get_bd_cells ad9767_0]
set_property location {8 2694 432} [get_bd_cells ad9767_0]
set_property location {4 1247 421} [get_bd_cells ltc2145_0]
set_property location {5 1683 144} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {5 1687 144} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:expanderReal:1.0 expanderReal_0
endgroup
set_property location {6 1985 546} [get_bd_cells expanderReal_0]
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells expanderReal_0]
copy_bd_objs /  [get_bd_cells {expanderReal_0}]
set_property location {6 1856 705} [get_bd_cells expanderReal_1]
set_property location {6 2057 381} [get_bd_cells expanderReal_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:dupplReal_1_to_2:1.0 dupplReal_1_to_2_0
endgroup
delete_bd_objs [get_bd_cells dupplReal_1_to_2_0]
delete_bd_objs [get_bd_cells expanderReal_1]
delete_bd_objs [get_bd_cells expanderReal_0]
connect_bd_intf_net [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_in] [get_bd_intf_pins ltc2145_0/data_a]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:dupplReal_1_to_2:1.0 dupplReal_1_to_2_0
endgroup
set_property -dict [list CONFIG.DATA_SIZE {14}] [get_bd_cells dupplReal_1_to_2_0]
copy_bd_objs /  [get_bd_cells {dupplReal_1_to_2_0}]
set_property location {5 1643 451} [get_bd_cells dupplReal_1_to_2_1]
delete_bd_objs [get_bd_intf_nets ltc2145_0_data_b]
delete_bd_objs [get_bd_intf_nets ltc2145_0_data_a]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data_in] [get_bd_intf_pins ltc2145_0/data_a]
connect_bd_intf_net [get_bd_intf_pins ltc2145_0/data_b] [get_bd_intf_pins dupplReal_1_to_2_1/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data1_out] [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_1/data1_out] [get_bd_intf_pins ad9767_0/dataB]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:data16_multi_to_ram:1.0 data16_multi_to_ram_0
endgroup
set_property location {6.5 2114 467} [get_bd_cells data16_multi_to_ram_0]
set_property -dict [list CONFIG.NB_INPUT {2}] [get_bd_cells data16_multi_to_ram_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:expanderReal:1.0 expanderReal_0
endgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells expanderReal_0]
set_property location {6 1845 340} [get_bd_cells expanderReal_0]
copy_bd_objs /  [get_bd_cells {expanderReal_0}]
set_property location {6 1852 469} [get_bd_cells expanderReal_1]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out]
set_property location {6 1824 438} [get_bd_cells expanderReal_1]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_1/data1_out] [get_bd_intf_pins expanderReal_1/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data2_out] [get_bd_intf_pins expanderReal_0/data_in]
set_property location {7 2035 392} [get_bd_cells data16_multi_to_ram_0]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_1/data2_out] [get_bd_intf_pins ad9767_0/dataB]
connect_bd_intf_net [get_bd_intf_pins expanderReal_1/data_out] [get_bd_intf_pins data16_multi_to_ram_0/data2]
connect_bd_intf_net [get_bd_intf_pins expanderReal_0/data_out] [get_bd_intf_pins data16_multi_to_ram_0/data1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins data16_multi_to_ram_0/s00_axi]
</data16_multi_to_ram_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
startgroup
endgroup
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hdl/test_pound_fironly_v1.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hdl/test_pound_fironly_v1_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hw_handoff/test_pound_fironly_v1.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hw_handoff/test_pound_fironly_v1_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/hdl/test_pound_fironly_v1.hwdef
[Wed Oct 19 12:51:53 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.runs/synth_1/runme.log
[Wed Oct 19 12:51:53 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6219.758 ; gain = 58.203 ; free physical = 1150 ; free virtual = 5712
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 14:51:15 2016...
