







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000036c9_00000000_7_THCTensorMathReduce_cpp1_ii_fff5b51f6thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T20[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T21[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T23[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T24[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 1 .b8 smemChar[];













































.visible .entry _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<54>;
.reg .b16 %rs<139>;
.reg .b32 %r<35>;
.reg .b64 %rd<21>;


ld.param.u32 %r14, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd5, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd6, _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u64 %rd7, [%rd6];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u32 %r1, [%rd6+108];
mov.u32 %r15, %nctaid.x;
add.s32 %r16, %r14, %r15;
add.s32 %r17, %r16, -1;
div.u32 %r18, %r17, %r15;
mov.u32 %r19, %ctaid.x;
add.s32 %r20, %r19, 1;
mul.lo.s32 %r21, %r20, %r18;
min.u32 %r2, %r21, %r14;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r32, %r19, %r18, %r22;
mov.u32 %r4, %ntid.x;
setp.ge.u32	%p1, %r32, %r2;
mov.u16 %rs137, %rs15;
@%p1 bra BB0_3;

mov.u16 %rs138, %rs15;

BB0_2:
mul.lo.s32 %r23, %r32, %r1;
cvt.u64.u32	%rd8, %r23;
add.s64 %rd9, %rd1, %rd8;
ld.global.u8 %rs16, [%rd9];
setp.ne.s16	%p2, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p3, %rs17, 0;
and.pred %p4, %p2, %p3;
selp.u16	%rs138, 1, 0, %p4;
add.s32 %r32, %r4, %r32;
setp.lt.u32	%p5, %r32, %r2;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p5 bra BB0_2;

BB0_3:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p6, %r4, 0;
mov.u16 %rs130, %rs15;
@%p6 bra BB0_53;

cvt.u64.u32	%rd10, %r22;
mov.u64 %rd11, smemChar;
add.s64 %rd2, %rd11, %rd10;
setp.ge.u32	%p7, %r22, %r4;
@%p7 bra BB0_6;

st.shared.u8 [%rd2], %rs3;

BB0_6:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r4, %r7;
setp.ge.u32	%p8, %r7, %r4;
mov.u16 %rs133, %rs3;
@%p8 bra BB0_14;

div.u32 %r26, %r22, %r7;
setp.ne.s32	%p9, %r26, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p9 bra BB0_14;

setp.lt.u32	%p10, %r22, %r4;
selp.b16	%rs134, %rs3, %rs15, %p10;
add.s32 %r33, %r7, %r22;
setp.ge.u32	%p11, %r33, %r4;
@%p11 bra BB0_13;

mov.u16 %rs135, %rs134;

BB0_10:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p12, %rs19, 0;
mov.u16 %rs136, 0;
@%p12 bra BB0_12;

cvt.u64.u32	%rd12, %r33;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs20, [%rd14];
setp.ne.s16	%p13, %rs20, 0;
selp.u16	%rs136, 1, 0, %p13;

BB0_12:
mov.u16 %rs135, %rs136;
add.s32 %r33, %r33, %r7;
setp.lt.u32	%p14, %r33, %r4;
mov.u16 %rs134, %rs135;
@%p14 bra BB0_10;

BB0_13:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd2], %rs133;

BB0_14:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p15, %r22, 0;
mov.u16 %rs130, %rs9;
@%p15 bra BB0_53;

setp.eq.s32	%p16, %r8, 32;
@%p16 bra BB0_21;
bra.uni BB0_16;

BB0_21:
setp.eq.s16	%p21, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p21 bra BB0_53;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p22, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p22 bra BB0_53;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p23, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p23 bra BB0_53;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p24, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p24 bra BB0_53;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p25, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p25 bra BB0_53;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p26, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p26 bra BB0_53;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p27, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p27 bra BB0_53;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p28, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p28 bra BB0_53;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p29, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p29 bra BB0_53;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p30, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p30 bra BB0_53;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p31, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p31 bra BB0_53;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p32, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p32 bra BB0_53;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p33, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p33 bra BB0_53;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p34, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p34 bra BB0_53;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p35, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p35 bra BB0_53;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p36, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p36 bra BB0_53;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p37, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p37 bra BB0_53;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p38, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p38 bra BB0_53;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p39, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p39 bra BB0_53;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p40, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p40 bra BB0_53;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p41, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p41 bra BB0_53;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p42, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p42 bra BB0_53;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p43, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p43 bra BB0_53;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p44, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p44 bra BB0_53;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p45, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p45 bra BB0_53;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p46, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p46 bra BB0_53;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p47, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p47 bra BB0_53;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p48, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p48 bra BB0_53;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p49, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p49 bra BB0_53;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p50, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p50 bra BB0_53;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p51, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p51 bra BB0_53;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p52, %rs85, 0;
selp.u16	%rs130, 1, 0, %p52;
bra.uni BB0_53;

BB0_16:
add.s64 %rd20, %rd11, 1;
mov.u32 %r34, 1;
setp.lt.u32	%p17, %r8, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p17 bra BB0_53;

mov.u16 %rs131, %rs9;

BB0_18:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p18, %rs22, 0;
mov.u16 %rs132, 0;
@%p18 bra BB0_20;

ld.shared.u8 %rs23, [%rd20];
setp.ne.s16	%p19, %rs23, 0;
selp.u16	%rs132, 1, 0, %p19;

BB0_20:
mov.u16 %rs131, %rs132;
add.s64 %rd20, %rd20, 1;
add.s32 %r34, %r34, 1;
setp.lt.u32	%p20, %r34, %r8;
mov.u16 %rs130, %rs131;
@%p20 bra BB0_18;

BB0_53:
setp.ne.s32	%p53, %r22, 0;
@%p53 bra BB0_55;

cvt.u64.u32	%rd17, %r19;
cvta.to.global.u64 %rd18, %rd5;
add.s64 %rd19, %rd18, %rd17;
st.global.u8 [%rd19], %rs130;

BB0_55:
ret;
}


.visible .entry _Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3_(
.param .u32 _Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3__param_0,
.param .u8 _Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3__param_1,
.param .align 1 .b8 _Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3__param_2[1],
.param .u64 _Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3__param_3,
.param .u64 _Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3__param_4
)
{
.reg .pred %p<50>;
.reg .b16 %rs<134>;
.reg .b32 %r<14>;
.reg .b64 %rd<18>;


ld.param.u32 %r9, [_Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3__param_0];
ld.param.u64 %rd4, [_Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3__param_3];
ld.param.u64 %rd5, [_Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3__param_4];
ld.param.u8 %rs14, [_Z20kernelReduceAllPass2Ih10LogicalAllEviT_T0_PS1_S3__param_1];
mov.u32 %r1, %tid.x;
setp.ge.u32	%p1, %r1, %r9;
mov.u16 %rs133, %rs14;
@%p1 bra BB1_2;

cvta.to.global.u64 %rd6, %rd4;
cvt.u64.u32	%rd7, %r1;
add.s64 %rd8, %rd6, %rd7;
ld.global.u8 %rs1, [%rd8];
mov.u16 %rs133, %rs1;

BB1_2:
mov.u16 %rs85, %rs133;
mov.u16 %rs2, %rs85;
setp.eq.s32	%p2, %r9, 0;
mov.u16 %rs126, %rs14;
@%p2 bra BB1_52;

cvt.u64.u32	%rd9, %r1;
mov.u64 %rd10, smemChar;
add.s64 %rd1, %rd10, %rd9;
@%p1 bra BB1_5;

st.shared.u8 [%rd1], %rs2;

BB1_5:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r9, %r2;
setp.ge.u32	%p4, %r2, %r9;
mov.u16 %rs129, %rs2;
@%p4 bra BB1_13;

div.u32 %r10, %r1, %r2;
setp.ne.s32	%p5, %r10, 0;
mov.u16 %rs86, %rs2;
mov.u16 %rs129, %rs86;
@%p5 bra BB1_13;

setp.lt.u32	%p6, %r1, %r9;
selp.b16	%rs130, %rs2, %rs14, %p6;
add.s32 %r12, %r2, %r1;
setp.ge.u32	%p7, %r12, %r9;
@%p7 bra BB1_12;

mov.u16 %rs131, %rs130;

BB1_9:
mov.u16 %rs4, %rs131;
and.b16 %rs16, %rs4, 255;
setp.eq.s16	%p8, %rs16, 0;
mov.u16 %rs132, 0;
@%p8 bra BB1_11;

cvt.u64.u32	%rd11, %r12;
add.s64 %rd13, %rd10, %rd11;
ld.shared.u8 %rs17, [%rd13];
setp.ne.s16	%p9, %rs17, 0;
selp.u16	%rs132, 1, 0, %p9;

BB1_11:
mov.u16 %rs131, %rs132;
add.s32 %r12, %r12, %r2;
setp.lt.u32	%p10, %r12, %r9;
mov.u16 %rs130, %rs131;
@%p10 bra BB1_9;

BB1_12:
mov.u16 %rs129, %rs130;
st.shared.u8 [%rd1], %rs129;

BB1_13:
mov.u16 %rs8, %rs129;
bar.sync 0;
setp.ne.s32	%p11, %r1, 0;
mov.u16 %rs126, %rs8;
@%p11 bra BB1_52;

setp.eq.s32	%p12, %r3, 32;
@%p12 bra BB1_20;
bra.uni BB1_15;

BB1_20:
and.b16 %rs22, %rs8, 255;
setp.eq.s16	%p17, %rs22, 0;
mov.u16 %rs21, 0;
mov.u16 %rs126, %rs21;
@%p17 bra BB1_52;

ld.shared.u8 %rs24, [smemChar+1];
setp.eq.s16	%p18, %rs24, 0;
mov.u16 %rs96, %rs21;
mov.u16 %rs126, %rs96;
@%p18 bra BB1_52;

ld.shared.u8 %rs26, [smemChar+2];
setp.eq.s16	%p19, %rs26, 0;
mov.u16 %rs97, %rs21;
mov.u16 %rs126, %rs97;
@%p19 bra BB1_52;

ld.shared.u8 %rs28, [smemChar+3];
setp.eq.s16	%p20, %rs28, 0;
mov.u16 %rs98, %rs21;
mov.u16 %rs126, %rs98;
@%p20 bra BB1_52;

ld.shared.u8 %rs30, [smemChar+4];
setp.eq.s16	%p21, %rs30, 0;
mov.u16 %rs99, %rs21;
mov.u16 %rs126, %rs99;
@%p21 bra BB1_52;

ld.shared.u8 %rs32, [smemChar+5];
setp.eq.s16	%p22, %rs32, 0;
mov.u16 %rs100, %rs21;
mov.u16 %rs126, %rs100;
@%p22 bra BB1_52;

ld.shared.u8 %rs34, [smemChar+6];
setp.eq.s16	%p23, %rs34, 0;
mov.u16 %rs101, %rs21;
mov.u16 %rs126, %rs101;
@%p23 bra BB1_52;

ld.shared.u8 %rs36, [smemChar+7];
setp.eq.s16	%p24, %rs36, 0;
mov.u16 %rs102, %rs21;
mov.u16 %rs126, %rs102;
@%p24 bra BB1_52;

ld.shared.u8 %rs38, [smemChar+8];
setp.eq.s16	%p25, %rs38, 0;
mov.u16 %rs103, %rs21;
mov.u16 %rs126, %rs103;
@%p25 bra BB1_52;

ld.shared.u8 %rs40, [smemChar+9];
setp.eq.s16	%p26, %rs40, 0;
mov.u16 %rs104, %rs21;
mov.u16 %rs126, %rs104;
@%p26 bra BB1_52;

ld.shared.u8 %rs42, [smemChar+10];
setp.eq.s16	%p27, %rs42, 0;
mov.u16 %rs105, %rs21;
mov.u16 %rs126, %rs105;
@%p27 bra BB1_52;

ld.shared.u8 %rs44, [smemChar+11];
setp.eq.s16	%p28, %rs44, 0;
mov.u16 %rs106, %rs21;
mov.u16 %rs126, %rs106;
@%p28 bra BB1_52;

ld.shared.u8 %rs46, [smemChar+12];
setp.eq.s16	%p29, %rs46, 0;
mov.u16 %rs107, %rs21;
mov.u16 %rs126, %rs107;
@%p29 bra BB1_52;

ld.shared.u8 %rs48, [smemChar+13];
setp.eq.s16	%p30, %rs48, 0;
mov.u16 %rs108, %rs21;
mov.u16 %rs126, %rs108;
@%p30 bra BB1_52;

ld.shared.u8 %rs50, [smemChar+14];
setp.eq.s16	%p31, %rs50, 0;
mov.u16 %rs109, %rs21;
mov.u16 %rs126, %rs109;
@%p31 bra BB1_52;

ld.shared.u8 %rs52, [smemChar+15];
setp.eq.s16	%p32, %rs52, 0;
mov.u16 %rs110, %rs21;
mov.u16 %rs126, %rs110;
@%p32 bra BB1_52;

ld.shared.u8 %rs54, [smemChar+16];
setp.eq.s16	%p33, %rs54, 0;
mov.u16 %rs111, %rs21;
mov.u16 %rs126, %rs111;
@%p33 bra BB1_52;

ld.shared.u8 %rs56, [smemChar+17];
setp.eq.s16	%p34, %rs56, 0;
mov.u16 %rs112, %rs21;
mov.u16 %rs126, %rs112;
@%p34 bra BB1_52;

ld.shared.u8 %rs58, [smemChar+18];
setp.eq.s16	%p35, %rs58, 0;
mov.u16 %rs113, %rs21;
mov.u16 %rs126, %rs113;
@%p35 bra BB1_52;

ld.shared.u8 %rs60, [smemChar+19];
setp.eq.s16	%p36, %rs60, 0;
mov.u16 %rs114, %rs21;
mov.u16 %rs126, %rs114;
@%p36 bra BB1_52;

ld.shared.u8 %rs62, [smemChar+20];
setp.eq.s16	%p37, %rs62, 0;
mov.u16 %rs115, %rs21;
mov.u16 %rs126, %rs115;
@%p37 bra BB1_52;

ld.shared.u8 %rs64, [smemChar+21];
setp.eq.s16	%p38, %rs64, 0;
mov.u16 %rs116, %rs21;
mov.u16 %rs126, %rs116;
@%p38 bra BB1_52;

ld.shared.u8 %rs66, [smemChar+22];
setp.eq.s16	%p39, %rs66, 0;
mov.u16 %rs117, %rs21;
mov.u16 %rs126, %rs117;
@%p39 bra BB1_52;

ld.shared.u8 %rs68, [smemChar+23];
setp.eq.s16	%p40, %rs68, 0;
mov.u16 %rs118, %rs21;
mov.u16 %rs126, %rs118;
@%p40 bra BB1_52;

ld.shared.u8 %rs70, [smemChar+24];
setp.eq.s16	%p41, %rs70, 0;
mov.u16 %rs119, %rs21;
mov.u16 %rs126, %rs119;
@%p41 bra BB1_52;

ld.shared.u8 %rs72, [smemChar+25];
setp.eq.s16	%p42, %rs72, 0;
mov.u16 %rs120, %rs21;
mov.u16 %rs126, %rs120;
@%p42 bra BB1_52;

ld.shared.u8 %rs74, [smemChar+26];
setp.eq.s16	%p43, %rs74, 0;
mov.u16 %rs121, %rs21;
mov.u16 %rs126, %rs121;
@%p43 bra BB1_52;

ld.shared.u8 %rs76, [smemChar+27];
setp.eq.s16	%p44, %rs76, 0;
mov.u16 %rs122, %rs21;
mov.u16 %rs126, %rs122;
@%p44 bra BB1_52;

ld.shared.u8 %rs78, [smemChar+28];
setp.eq.s16	%p45, %rs78, 0;
mov.u16 %rs123, %rs21;
mov.u16 %rs126, %rs123;
@%p45 bra BB1_52;

ld.shared.u8 %rs80, [smemChar+29];
setp.eq.s16	%p46, %rs80, 0;
mov.u16 %rs124, %rs21;
mov.u16 %rs126, %rs124;
@%p46 bra BB1_52;

ld.shared.u8 %rs82, [smemChar+30];
setp.eq.s16	%p47, %rs82, 0;
mov.u16 %rs126, %rs21;
@%p47 bra BB1_52;

ld.shared.u8 %rs83, [smemChar+31];
setp.ne.s16	%p48, %rs83, 0;
selp.u16	%rs126, 1, 0, %p48;
bra.uni BB1_52;

BB1_15:
add.s64 %rd17, %rd10, 1;
mov.u32 %r13, 1;
setp.lt.u32	%p13, %r3, 2;
mov.u16 %rs93, %rs8;
mov.u16 %rs126, %rs93;
@%p13 bra BB1_52;

mov.u16 %rs127, %rs8;

BB1_17:
mov.u16 %rs9, %rs127;
and.b16 %rs19, %rs9, 255;
setp.eq.s16	%p14, %rs19, 0;
mov.u16 %rs128, 0;
@%p14 bra BB1_19;

ld.shared.u8 %rs20, [%rd17];
setp.ne.s16	%p15, %rs20, 0;
selp.u16	%rs128, 1, 0, %p15;

BB1_19:
mov.u16 %rs127, %rs128;
add.s64 %rd17, %rd17, 1;
add.s32 %r13, %r13, 1;
setp.lt.u32	%p16, %r13, %r3;
mov.u16 %rs126, %rs127;
@%p16 bra BB1_17;

BB1_52:
setp.ne.s32	%p49, %r1, 0;
@%p49 bra BB1_54;

cvta.to.global.u64 %rd16, %rd5;
st.global.u8 [%rd16], %rs126;

BB1_54:
ret;
}


.visible .entry _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<54>;
.reg .b16 %rs<139>;
.reg .b32 %r<20>;
.reg .b64 %rd<19>;


ld.param.u32 %r13, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd5, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd6, _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u64 %rd7, [%rd6];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u32 %r1, [%rd6+108];
mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p1, %r2, %r13;
mov.u16 %rs137, %rs15;
@%p1 bra BB2_3;

mov.u32 %r17, %r2;
mov.u16 %rs138, %rs15;

BB2_2:
mov.u32 %r4, %r17;
mul.lo.s32 %r14, %r4, %r1;
cvt.u64.u32	%rd8, %r14;
add.s64 %rd9, %rd1, %rd8;
ld.global.u8 %rs16, [%rd9];
setp.ne.s16	%p2, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p3, %rs17, 0;
and.pred %p4, %p2, %p3;
selp.u16	%rs138, 1, 0, %p4;
add.s32 %r5, %r3, %r4;
setp.lt.u32	%p5, %r5, %r13;
mov.u32 %r17, %r5;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p5 bra BB2_2;

BB2_3:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p6, %r3, 0;
mov.u16 %rs130, %rs15;
@%p6 bra BB2_53;

cvt.u64.u32	%rd10, %r2;
mov.u64 %rd11, smemChar;
add.s64 %rd2, %rd11, %rd10;
setp.ge.u32	%p7, %r2, %r3;
@%p7 bra BB2_6;

st.shared.u8 [%rd2], %rs3;

BB2_6:
bar.sync 0;
mov.u32 %r6, WARP_SZ;
min.u32 %r7, %r3, %r6;
setp.ge.u32	%p8, %r6, %r3;
mov.u16 %rs133, %rs3;
@%p8 bra BB2_14;

div.u32 %r15, %r2, %r6;
setp.ne.s32	%p9, %r15, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p9 bra BB2_14;

setp.lt.u32	%p10, %r2, %r3;
selp.b16	%rs134, %rs3, %rs15, %p10;
add.s32 %r18, %r6, %r2;
setp.ge.u32	%p11, %r18, %r3;
@%p11 bra BB2_13;

mov.u16 %rs135, %rs134;

BB2_10:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p12, %rs19, 0;
mov.u16 %rs136, 0;
@%p12 bra BB2_12;

cvt.u64.u32	%rd12, %r18;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs20, [%rd14];
setp.ne.s16	%p13, %rs20, 0;
selp.u16	%rs136, 1, 0, %p13;

BB2_12:
mov.u16 %rs135, %rs136;
add.s32 %r18, %r18, %r6;
setp.lt.u32	%p14, %r18, %r3;
mov.u16 %rs134, %rs135;
@%p14 bra BB2_10;

BB2_13:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd2], %rs133;

BB2_14:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p15, %r2, 0;
mov.u16 %rs130, %rs9;
@%p15 bra BB2_53;

setp.eq.s32	%p16, %r7, 32;
@%p16 bra BB2_21;
bra.uni BB2_16;

BB2_21:
setp.eq.s16	%p21, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p21 bra BB2_53;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p22, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p22 bra BB2_53;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p23, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p23 bra BB2_53;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p24, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p24 bra BB2_53;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p25, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p25 bra BB2_53;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p26, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p26 bra BB2_53;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p27, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p27 bra BB2_53;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p28, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p28 bra BB2_53;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p29, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p29 bra BB2_53;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p30, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p30 bra BB2_53;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p31, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p31 bra BB2_53;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p32, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p32 bra BB2_53;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p33, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p33 bra BB2_53;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p34, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p34 bra BB2_53;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p35, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p35 bra BB2_53;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p36, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p36 bra BB2_53;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p37, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p37 bra BB2_53;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p38, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p38 bra BB2_53;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p39, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p39 bra BB2_53;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p40, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p40 bra BB2_53;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p41, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p41 bra BB2_53;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p42, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p42 bra BB2_53;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p43, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p43 bra BB2_53;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p44, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p44 bra BB2_53;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p45, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p45 bra BB2_53;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p46, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p46 bra BB2_53;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p47, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p47 bra BB2_53;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p48, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p48 bra BB2_53;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p49, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p49 bra BB2_53;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p50, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p50 bra BB2_53;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p51, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p51 bra BB2_53;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p52, %rs85, 0;
selp.u16	%rs130, 1, 0, %p52;
bra.uni BB2_53;

BB2_16:
add.s64 %rd18, %rd11, 1;
mov.u32 %r19, 1;
setp.lt.u32	%p17, %r7, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p17 bra BB2_53;

mov.u16 %rs131, %rs9;

BB2_18:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p18, %rs22, 0;
mov.u16 %rs132, 0;
@%p18 bra BB2_20;

ld.shared.u8 %rs23, [%rd18];
setp.ne.s16	%p19, %rs23, 0;
selp.u16	%rs132, 1, 0, %p19;

BB2_20:
mov.u16 %rs131, %rs132;
add.s64 %rd18, %rd18, 1;
add.s32 %r19, %r19, 1;
setp.lt.u32	%p20, %r19, %r7;
mov.u16 %rs130, %rs131;
@%p20 bra BB2_18;

BB2_53:
setp.ne.s32	%p53, %r2, 0;
@%p53 bra BB2_55;

cvta.to.global.u64 %rd17, %rd5;
st.global.u8 [%rd17], %rs130;

BB2_55:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<54>;
.reg .b16 %rs<139>;
.reg .b32 %r<41>;
.reg .b64 %rd<21>;


ld.param.u32 %r17, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd6, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r18, %nctaid.x;
add.s32 %r19, %r17, %r18;
add.s32 %r20, %r19, -1;
div.u32 %r21, %r20, %r18;
mov.u32 %r22, %ctaid.x;
add.s32 %r23, %r22, 1;
mul.lo.s32 %r24, %r23, %r21;
min.u32 %r4, %r24, %r17;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r38, %r22, %r21, %r25;
setp.ge.u32	%p1, %r38, %r4;
mov.u16 %rs137, %rs15;
@%p1 bra BB3_3;

mov.u32 %r6, %ntid.x;
ld.param.u64 %rd7, [%rd1];
cvta.to.global.u64 %rd2, %rd7;
mov.u16 %rs138, %rs15;

BB3_2:
rem.u32 %r26, %r38, %r1;
mul.lo.s32 %r27, %r3, %r26;
div.u32 %r28, %r38, %r1;
mad.lo.s32 %r29, %r2, %r28, %r27;
cvt.u64.u32	%rd8, %r29;
add.s64 %rd9, %rd2, %rd8;
ld.global.u8 %rs16, [%rd9];
setp.ne.s16	%p2, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p3, %rs17, 0;
and.pred %p4, %p2, %p3;
selp.u16	%rs138, 1, 0, %p4;
add.s32 %r38, %r6, %r38;
setp.lt.u32	%p5, %r38, %r4;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p5 bra BB3_2;

BB3_3:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
mov.u32 %r9, %ntid.x;
setp.eq.s32	%p6, %r9, 0;
mov.u16 %rs130, %rs15;
@%p6 bra BB3_53;

cvt.u64.u32	%rd10, %r25;
mov.u64 %rd11, smemChar;
add.s64 %rd3, %rd11, %rd10;
setp.ge.u32	%p7, %r25, %r9;
@%p7 bra BB3_6;

st.shared.u8 [%rd3], %rs3;

BB3_6:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r9, %r10;
setp.ge.u32	%p8, %r10, %r9;
mov.u16 %rs133, %rs3;
@%p8 bra BB3_14;

div.u32 %r32, %r25, %r10;
setp.ne.s32	%p9, %r32, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p9 bra BB3_14;

setp.lt.u32	%p10, %r25, %r9;
selp.b16	%rs134, %rs3, %rs15, %p10;
add.s32 %r39, %r10, %r25;
setp.ge.u32	%p11, %r39, %r9;
@%p11 bra BB3_13;

mov.u16 %rs135, %rs134;

BB3_10:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p12, %rs19, 0;
mov.u16 %rs136, 0;
@%p12 bra BB3_12;

cvt.u64.u32	%rd12, %r39;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs20, [%rd14];
setp.ne.s16	%p13, %rs20, 0;
selp.u16	%rs136, 1, 0, %p13;

BB3_12:
mov.u16 %rs135, %rs136;
add.s32 %r39, %r39, %r10;
setp.lt.u32	%p14, %r39, %r9;
mov.u16 %rs134, %rs135;
@%p14 bra BB3_10;

BB3_13:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd3], %rs133;

BB3_14:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p15, %r25, 0;
mov.u16 %rs130, %rs9;
@%p15 bra BB3_53;

setp.eq.s32	%p16, %r11, 32;
@%p16 bra BB3_21;
bra.uni BB3_16;

BB3_21:
setp.eq.s16	%p21, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p21 bra BB3_53;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p22, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p22 bra BB3_53;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p23, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p23 bra BB3_53;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p24, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p24 bra BB3_53;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p25, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p25 bra BB3_53;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p26, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p26 bra BB3_53;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p27, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p27 bra BB3_53;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p28, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p28 bra BB3_53;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p29, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p29 bra BB3_53;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p30, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p30 bra BB3_53;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p31, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p31 bra BB3_53;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p32, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p32 bra BB3_53;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p33, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p33 bra BB3_53;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p34, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p34 bra BB3_53;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p35, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p35 bra BB3_53;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p36, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p36 bra BB3_53;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p37, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p37 bra BB3_53;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p38, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p38 bra BB3_53;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p39, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p39 bra BB3_53;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p40, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p40 bra BB3_53;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p41, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p41 bra BB3_53;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p42, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p42 bra BB3_53;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p43, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p43 bra BB3_53;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p44, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p44 bra BB3_53;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p45, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p45 bra BB3_53;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p46, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p46 bra BB3_53;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p47, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p47 bra BB3_53;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p48, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p48 bra BB3_53;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p49, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p49 bra BB3_53;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p50, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p50 bra BB3_53;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p51, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p51 bra BB3_53;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p52, %rs85, 0;
selp.u16	%rs130, 1, 0, %p52;
bra.uni BB3_53;

BB3_16:
add.s64 %rd20, %rd11, 1;
mov.u32 %r40, 1;
setp.lt.u32	%p17, %r11, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p17 bra BB3_53;

mov.u16 %rs131, %rs9;

BB3_18:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p18, %rs22, 0;
mov.u16 %rs132, 0;
@%p18 bra BB3_20;

ld.shared.u8 %rs23, [%rd20];
setp.ne.s16	%p19, %rs23, 0;
selp.u16	%rs132, 1, 0, %p19;

BB3_20:
mov.u16 %rs131, %rs132;
add.s64 %rd20, %rd20, 1;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p20, %r40, %r11;
mov.u16 %rs130, %rs131;
@%p20 bra BB3_18;

BB3_53:
setp.ne.s32	%p53, %r25, 0;
@%p53 bra BB3_55;

cvt.u64.u32	%rd17, %r22;
cvta.to.global.u64 %rd18, %rd6;
add.s64 %rd19, %rd18, %rd17;
st.global.u8 [%rd19], %rs130;

BB3_55:
ret;
}


.visible .entry _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<54>;
.reg .b16 %rs<139>;
.reg .b32 %r<26>;
.reg .b64 %rd<19>;


ld.param.u32 %r16, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd6, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r4, %tid.x;
setp.ge.u32	%p1, %r4, %r16;
mov.u16 %rs137, %rs15;
@%p1 bra BB4_3;

mov.u32 %r5, %ntid.x;
ld.param.u64 %rd7, [%rd1];
cvta.to.global.u64 %rd2, %rd7;
mov.u32 %r23, %r4;
mov.u16 %rs138, %rs15;

BB4_2:
mov.u32 %r6, %r23;
rem.u32 %r17, %r6, %r1;
mul.lo.s32 %r18, %r3, %r17;
div.u32 %r19, %r6, %r1;
mad.lo.s32 %r20, %r2, %r19, %r18;
cvt.u64.u32	%rd8, %r20;
add.s64 %rd9, %rd2, %rd8;
ld.global.u8 %rs16, [%rd9];
setp.ne.s16	%p2, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p3, %rs17, 0;
and.pred %p4, %p2, %p3;
selp.u16	%rs138, 1, 0, %p4;
add.s32 %r7, %r5, %r6;
setp.lt.u32	%p5, %r7, %r16;
mov.u32 %r23, %r7;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p5 bra BB4_2;

BB4_3:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
mov.u32 %r8, %ntid.x;
setp.eq.s32	%p6, %r8, 0;
mov.u16 %rs130, %rs15;
@%p6 bra BB4_53;

cvt.u64.u32	%rd10, %r4;
mov.u64 %rd11, smemChar;
add.s64 %rd3, %rd11, %rd10;
setp.ge.u32	%p7, %r4, %r8;
@%p7 bra BB4_6;

st.shared.u8 [%rd3], %rs3;

BB4_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r8, %r9;
setp.ge.u32	%p8, %r9, %r8;
mov.u16 %rs133, %rs3;
@%p8 bra BB4_14;

div.u32 %r21, %r4, %r9;
setp.ne.s32	%p9, %r21, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p9 bra BB4_14;

setp.lt.u32	%p10, %r4, %r8;
selp.b16	%rs134, %rs3, %rs15, %p10;
add.s32 %r24, %r9, %r4;
setp.ge.u32	%p11, %r24, %r8;
@%p11 bra BB4_13;

mov.u16 %rs135, %rs134;

BB4_10:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p12, %rs19, 0;
mov.u16 %rs136, 0;
@%p12 bra BB4_12;

cvt.u64.u32	%rd12, %r24;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs20, [%rd14];
setp.ne.s16	%p13, %rs20, 0;
selp.u16	%rs136, 1, 0, %p13;

BB4_12:
mov.u16 %rs135, %rs136;
add.s32 %r24, %r24, %r9;
setp.lt.u32	%p14, %r24, %r8;
mov.u16 %rs134, %rs135;
@%p14 bra BB4_10;

BB4_13:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd3], %rs133;

BB4_14:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p15, %r4, 0;
mov.u16 %rs130, %rs9;
@%p15 bra BB4_53;

setp.eq.s32	%p16, %r10, 32;
@%p16 bra BB4_21;
bra.uni BB4_16;

BB4_21:
setp.eq.s16	%p21, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p21 bra BB4_53;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p22, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p22 bra BB4_53;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p23, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p23 bra BB4_53;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p24, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p24 bra BB4_53;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p25, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p25 bra BB4_53;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p26, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p26 bra BB4_53;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p27, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p27 bra BB4_53;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p28, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p28 bra BB4_53;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p29, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p29 bra BB4_53;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p30, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p30 bra BB4_53;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p31, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p31 bra BB4_53;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p32, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p32 bra BB4_53;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p33, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p33 bra BB4_53;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p34, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p34 bra BB4_53;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p35, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p35 bra BB4_53;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p36, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p36 bra BB4_53;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p37, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p37 bra BB4_53;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p38, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p38 bra BB4_53;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p39, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p39 bra BB4_53;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p40, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p40 bra BB4_53;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p41, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p41 bra BB4_53;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p42, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p42 bra BB4_53;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p43, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p43 bra BB4_53;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p44, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p44 bra BB4_53;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p45, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p45 bra BB4_53;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p46, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p46 bra BB4_53;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p47, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p47 bra BB4_53;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p48, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p48 bra BB4_53;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p49, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p49 bra BB4_53;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p50, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p50 bra BB4_53;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p51, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p51 bra BB4_53;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p52, %rs85, 0;
selp.u16	%rs130, 1, 0, %p52;
bra.uni BB4_53;

BB4_16:
add.s64 %rd18, %rd11, 1;
mov.u32 %r25, 1;
setp.lt.u32	%p17, %r10, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p17 bra BB4_53;

mov.u16 %rs131, %rs9;

BB4_18:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p18, %rs22, 0;
mov.u16 %rs132, 0;
@%p18 bra BB4_20;

ld.shared.u8 %rs23, [%rd18];
setp.ne.s16	%p19, %rs23, 0;
selp.u16	%rs132, 1, 0, %p19;

BB4_20:
mov.u16 %rs131, %rs132;
add.s64 %rd18, %rd18, 1;
add.s32 %r25, %r25, 1;
setp.lt.u32	%p20, %r25, %r10;
mov.u16 %rs130, %rs131;
@%p20 bra BB4_18;

BB4_53:
setp.ne.s32	%p53, %r4, 0;
@%p53 bra BB4_55;

cvta.to.global.u64 %rd17, %rd6;
st.global.u8 [%rd17], %rs130;

BB4_55:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<58>;
.reg .b16 %rs<139>;
.reg .b32 %r<64>;
.reg .b64 %rd<35>;


mov.u64 %rd34, __local_depot5;
cvta.local.u64 %SP, %rd34;
ld.param.u32 %r25, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd12, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd2, _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB5_2;

BB5_1:
mul.wide.s32 %rd14, %r51, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB5_1;

BB5_2:
mov.u32 %r27, %nctaid.x;
add.s32 %r28, %r25, %r27;
add.s32 %r29, %r28, -1;
div.u32 %r30, %r29, %r27;
mov.u32 %r31, %ctaid.x;
add.s32 %r32, %r31, 1;
mul.lo.s32 %r33, %r32, %r30;
min.u32 %r3, %r33, %r25;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r58, %r31, %r30, %r34;
setp.ge.u32	%p3, %r58, %r3;
mov.u16 %rs137, %rs15;
@%p3 bra BB5_7;

ld.local.u32 %r35, [%rd1+208];
add.s32 %r5, %r35, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
mul.wide.s32 %rd19, %r35, 4;
add.s64 %rd5, %rd1, %rd19;
mov.u16 %rs138, %rs15;

BB5_4:
mov.u32 %r53, %r58;
mov.u32 %r7, %r53;
mov.u64 %rd32, %rd5;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r52, %r5;
mov.u32 %r56, %r7;
mov.u32 %r57, %r7;
@%p4 bra BB5_6;

BB5_5:
mov.u32 %r9, %r57;
mov.u32 %r8, %r52;
ld.local.u32 %r38, [%rd32+4];
rem.u32 %r39, %r9, %r38;
ld.local.u32 %r40, [%rd32+104];
mad.lo.s32 %r61, %r40, %r39, %r61;
div.u32 %r12, %r9, %r38;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r52, %r13;
mov.u32 %r56, %r12;
mov.u32 %r57, %r12;
mov.u32 %r60, %r61;
@%p5 bra BB5_5;

BB5_6:
mad.lo.s32 %r41, %r6, %r56, %r60;
cvt.u64.u32	%rd20, %r41;
add.s64 %rd21, %rd4, %rd20;
ld.global.u8 %rs16, [%rd21];
setp.ne.s16	%p6, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p7, %rs17, 0;
and.pred %p8, %p6, %p7;
selp.u16	%rs138, 1, 0, %p8;
mov.u32 %r42, %ntid.x;
add.s32 %r58, %r42, %r7;
setp.lt.u32	%p9, %r58, %r3;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p9 bra BB5_4;

BB5_7:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
mov.u32 %r17, %ntid.x;
setp.eq.s32	%p10, %r17, 0;
mov.u16 %rs130, %rs15;
@%p10 bra BB5_57;

cvt.u64.u32	%rd22, %r34;
mov.u64 %rd23, smemChar;
add.s64 %rd9, %rd23, %rd22;
setp.ge.u32	%p11, %r34, %r17;
@%p11 bra BB5_10;

st.shared.u8 [%rd9], %rs3;

BB5_10:
bar.sync 0;
mov.u32 %r18, WARP_SZ;
min.u32 %r19, %r17, %r18;
setp.ge.u32	%p12, %r18, %r17;
mov.u16 %rs133, %rs3;
@%p12 bra BB5_18;

div.u32 %r45, %r34, %r18;
setp.ne.s32	%p13, %r45, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p13 bra BB5_18;

setp.lt.u32	%p14, %r34, %r17;
selp.b16	%rs134, %rs3, %rs15, %p14;
add.s32 %r62, %r18, %r34;
setp.ge.u32	%p15, %r62, %r17;
@%p15 bra BB5_17;

mov.u16 %rs135, %rs134;

BB5_14:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p16, %rs19, 0;
mov.u16 %rs136, 0;
@%p16 bra BB5_16;

cvt.u64.u32	%rd24, %r62;
add.s64 %rd26, %rd23, %rd24;
ld.shared.u8 %rs20, [%rd26];
setp.ne.s16	%p17, %rs20, 0;
selp.u16	%rs136, 1, 0, %p17;

BB5_16:
mov.u16 %rs135, %rs136;
add.s32 %r62, %r62, %r18;
setp.lt.u32	%p18, %r62, %r17;
mov.u16 %rs134, %rs135;
@%p18 bra BB5_14;

BB5_17:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd9], %rs133;

BB5_18:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p19, %r34, 0;
mov.u16 %rs130, %rs9;
@%p19 bra BB5_57;

setp.eq.s32	%p20, %r19, 32;
@%p20 bra BB5_25;
bra.uni BB5_20;

BB5_25:
setp.eq.s16	%p25, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p25 bra BB5_57;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p26, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p26 bra BB5_57;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p27, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p27 bra BB5_57;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p28, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p28 bra BB5_57;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p29, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p29 bra BB5_57;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p30, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p30 bra BB5_57;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p31, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p31 bra BB5_57;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p32, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p32 bra BB5_57;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p33, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p33 bra BB5_57;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p34, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p34 bra BB5_57;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p35, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p35 bra BB5_57;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p36, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p36 bra BB5_57;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p37, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p37 bra BB5_57;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p38, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p38 bra BB5_57;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p39, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p39 bra BB5_57;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p40, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p40 bra BB5_57;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p41, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p41 bra BB5_57;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p42, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p42 bra BB5_57;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p43, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p43 bra BB5_57;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p44, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p44 bra BB5_57;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p45, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p45 bra BB5_57;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p46, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p46 bra BB5_57;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p47, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p47 bra BB5_57;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p48, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p48 bra BB5_57;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p49, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p49 bra BB5_57;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p50, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p50 bra BB5_57;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p51, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p51 bra BB5_57;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p52, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p52 bra BB5_57;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p53, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p53 bra BB5_57;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p54, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p54 bra BB5_57;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p55, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p55 bra BB5_57;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p56, %rs85, 0;
selp.u16	%rs130, 1, 0, %p56;
bra.uni BB5_57;

BB5_20:
add.s64 %rd33, %rd23, 1;
mov.u32 %r63, 1;
setp.lt.u32	%p21, %r19, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p21 bra BB5_57;

mov.u16 %rs131, %rs9;

BB5_22:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p22, %rs22, 0;
mov.u16 %rs132, 0;
@%p22 bra BB5_24;

ld.shared.u8 %rs23, [%rd33];
setp.ne.s16	%p23, %rs23, 0;
selp.u16	%rs132, 1, 0, %p23;

BB5_24:
mov.u16 %rs131, %rs132;
add.s64 %rd33, %rd33, 1;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p24, %r63, %r19;
mov.u16 %rs130, %rs131;
@%p24 bra BB5_22;

BB5_57:
setp.ne.s32	%p57, %r34, 0;
@%p57 bra BB5_59;

cvt.u64.u32	%rd29, %r31;
cvta.to.global.u64 %rd30, %rd12;
add.s64 %rd31, %rd30, %rd29;
st.global.u8 [%rd31], %rs130;

BB5_59:
ret;
}


.visible .entry _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<58>;
.reg .b16 %rs<139>;
.reg .b32 %r<54>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot6;
cvta.local.u64 %SP, %rd32;
ld.param.u32 %r24, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd12, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd2, _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB6_2;

BB6_1:
mul.wide.s32 %rd14, %r41, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB6_1;

BB6_2:
mov.u32 %r48, %tid.x;
setp.ge.u32	%p3, %r48, %r24;
mov.u16 %rs137, %rs15;
@%p3 bra BB6_7;

ld.local.u32 %r26, [%rd1+208];
add.s32 %r4, %r26, -1;
ld.local.u32 %r5, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
mul.wide.s32 %rd19, %r26, 4;
add.s64 %rd5, %rd1, %rd19;
mov.u16 %rs138, %rs15;

BB6_4:
mov.u32 %r43, %r48;
mov.u32 %r6, %r43;
mov.u64 %rd30, %rd5;
mov.u32 %r50, 0;
mov.u32 %r51, %r50;
setp.lt.s32	%p4, %r4, 1;
mov.u32 %r42, %r4;
mov.u32 %r46, %r6;
mov.u32 %r47, %r6;
@%p4 bra BB6_6;

BB6_5:
mov.u32 %r8, %r47;
mov.u32 %r7, %r42;
ld.local.u32 %r29, [%rd30+4];
rem.u32 %r30, %r8, %r29;
ld.local.u32 %r31, [%rd30+104];
mad.lo.s32 %r51, %r31, %r30, %r51;
div.u32 %r11, %r8, %r29;
add.s64 %rd30, %rd30, -4;
add.s32 %r12, %r7, -1;
setp.gt.s32	%p5, %r12, 0;
mov.u32 %r42, %r12;
mov.u32 %r46, %r11;
mov.u32 %r47, %r11;
mov.u32 %r50, %r51;
@%p5 bra BB6_5;

BB6_6:
mad.lo.s32 %r32, %r5, %r46, %r50;
cvt.u64.u32	%rd20, %r32;
add.s64 %rd21, %rd4, %rd20;
ld.global.u8 %rs16, [%rd21];
setp.ne.s16	%p6, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p7, %rs17, 0;
and.pred %p8, %p6, %p7;
selp.u16	%rs138, 1, 0, %p8;
mov.u32 %r33, %ntid.x;
add.s32 %r48, %r33, %r6;
setp.lt.u32	%p9, %r48, %r24;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p9 bra BB6_4;

BB6_7:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
mov.u32 %r16, %ntid.x;
setp.eq.s32	%p10, %r16, 0;
mov.u16 %rs130, %rs15;
@%p10 bra BB6_57;

mov.u32 %r34, %tid.x;
cvt.u64.u32	%rd22, %r34;
mov.u64 %rd23, smemChar;
add.s64 %rd9, %rd23, %rd22;
setp.ge.u32	%p11, %r34, %r16;
@%p11 bra BB6_10;

st.shared.u8 [%rd9], %rs3;

BB6_10:
bar.sync 0;
mov.u32 %r17, WARP_SZ;
min.u32 %r18, %r16, %r17;
setp.ge.u32	%p12, %r17, %r16;
mov.u16 %rs133, %rs3;
@%p12 bra BB6_18;

div.u32 %r36, %r34, %r17;
setp.ne.s32	%p13, %r36, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p13 bra BB6_18;

setp.lt.u32	%p14, %r34, %r16;
selp.b16	%rs134, %rs3, %rs15, %p14;
add.s32 %r52, %r17, %r34;
setp.ge.u32	%p15, %r52, %r16;
@%p15 bra BB6_17;

mov.u16 %rs135, %rs134;

BB6_14:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p16, %rs19, 0;
mov.u16 %rs136, 0;
@%p16 bra BB6_16;

cvt.u64.u32	%rd24, %r52;
add.s64 %rd26, %rd23, %rd24;
ld.shared.u8 %rs20, [%rd26];
setp.ne.s16	%p17, %rs20, 0;
selp.u16	%rs136, 1, 0, %p17;

BB6_16:
mov.u16 %rs135, %rs136;
add.s32 %r52, %r52, %r17;
setp.lt.u32	%p18, %r52, %r16;
mov.u16 %rs134, %rs135;
@%p18 bra BB6_14;

BB6_17:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd9], %rs133;

BB6_18:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p19, %r34, 0;
mov.u16 %rs130, %rs9;
@%p19 bra BB6_57;

setp.eq.s32	%p20, %r18, 32;
@%p20 bra BB6_25;
bra.uni BB6_20;

BB6_25:
setp.eq.s16	%p25, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p25 bra BB6_57;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p26, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p26 bra BB6_57;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p27, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p27 bra BB6_57;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p28, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p28 bra BB6_57;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p29, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p29 bra BB6_57;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p30, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p30 bra BB6_57;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p31, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p31 bra BB6_57;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p32, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p32 bra BB6_57;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p33, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p33 bra BB6_57;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p34, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p34 bra BB6_57;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p35, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p35 bra BB6_57;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p36, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p36 bra BB6_57;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p37, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p37 bra BB6_57;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p38, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p38 bra BB6_57;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p39, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p39 bra BB6_57;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p40, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p40 bra BB6_57;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p41, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p41 bra BB6_57;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p42, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p42 bra BB6_57;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p43, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p43 bra BB6_57;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p44, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p44 bra BB6_57;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p45, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p45 bra BB6_57;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p46, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p46 bra BB6_57;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p47, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p47 bra BB6_57;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p48, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p48 bra BB6_57;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p49, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p49 bra BB6_57;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p50, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p50 bra BB6_57;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p51, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p51 bra BB6_57;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p52, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p52 bra BB6_57;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p53, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p53 bra BB6_57;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p54, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p54 bra BB6_57;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p55, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p55 bra BB6_57;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p56, %rs85, 0;
selp.u16	%rs130, 1, 0, %p56;
bra.uni BB6_57;

BB6_20:
add.s64 %rd31, %rd23, 1;
mov.u32 %r53, 1;
setp.lt.u32	%p21, %r18, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p21 bra BB6_57;

mov.u16 %rs131, %rs9;

BB6_22:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p22, %rs22, 0;
mov.u16 %rs132, 0;
@%p22 bra BB6_24;

ld.shared.u8 %rs23, [%rd31];
setp.ne.s16	%p23, %rs23, 0;
selp.u16	%rs132, 1, 0, %p23;

BB6_24:
mov.u16 %rs131, %rs132;
add.s64 %rd31, %rd31, 1;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p24, %r53, %r18;
mov.u16 %rs130, %rs131;
@%p24 bra BB6_22;

BB6_57:
mov.u32 %r40, %tid.x;
setp.ne.s32	%p57, %r40, 0;
@%p57 bra BB6_59;

cvta.to.global.u64 %rd29, %rd12;
st.global.u8 [%rd29], %rs130;

BB6_59:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<55>;
.reg .b16 %rs<139>;
.reg .b32 %r<23>;
.reg .b64 %rd<42>;


ld.param.u64 %rd17, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r11, %nctaid.x;
cvt.u64.u32	%rd3, %r11;
add.s64 %rd19, %rd17, %rd3;
add.s64 %rd4, %rd19, -1;
and.b64 %rd20, %rd4, -4294967296;
setp.eq.s64	%p1, %rd20, 0;
@%p1 bra BB7_2;

div.u64 %rd39, %rd4, %rd3;
bra.uni BB7_3;

BB7_2:
cvt.u32.u64	%r12, %rd3;
cvt.u32.u64	%r13, %rd4;
div.u32 %r14, %r13, %r12;
cvt.u64.u32	%rd39, %r14;

BB7_3:
mov.u32 %r15, %ctaid.x;
cvt.u64.u32	%rd21, %r15;
mul.lo.s64 %rd22, %rd21, %rd39;
add.s32 %r16, %r15, 1;
cvt.u64.u32	%rd23, %r16;
mul.lo.s64 %rd24, %rd23, %rd39;
min.u64 %rd8, %rd24, %rd17;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd25, %r1;
add.s64 %rd40, %rd25, %rd22;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p2, %rd40, %rd8;
mov.u16 %rs137, %rs15;
@%p2 bra BB7_6;

ld.param.u64 %rd26, [%rd1];
cvta.to.global.u64 %rd10, %rd26;
cvt.u64.u32	%rd11, %r2;
mov.u16 %rs138, %rs15;

BB7_5:
mul.lo.s64 %rd27, %rd40, %rd2;
add.s64 %rd28, %rd10, %rd27;
ld.global.u8 %rs16, [%rd28];
setp.ne.s16	%p3, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p4, %rs17, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs138, 1, 0, %p5;
add.s64 %rd40, %rd11, %rd40;
setp.lt.u64	%p6, %rd40, %rd8;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p6 bra BB7_5;

BB7_6:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p7, %r2, 0;
mov.u16 %rs130, %rs15;
@%p7 bra BB7_56;

mov.u64 %rd30, smemChar;
add.s64 %rd14, %rd30, %rd25;
setp.ge.u32	%p8, %r1, %r2;
@%p8 bra BB7_9;

st.shared.u8 [%rd14], %rs3;

BB7_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p9, %r3, %r2;
mov.u16 %rs133, %rs3;
@%p9 bra BB7_17;

div.u32 %r18, %r1, %r3;
setp.ne.s32	%p10, %r18, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p10 bra BB7_17;

setp.lt.u32	%p11, %r1, %r2;
selp.b16	%rs134, %rs3, %rs15, %p11;
add.s32 %r21, %r3, %r1;
setp.ge.u32	%p12, %r21, %r2;
@%p12 bra BB7_16;

mov.u16 %rs135, %rs134;

BB7_13:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p13, %rs19, 0;
mov.u16 %rs136, 0;
@%p13 bra BB7_15;

cvt.u64.u32	%rd31, %r21;
add.s64 %rd33, %rd30, %rd31;
ld.shared.u8 %rs20, [%rd33];
setp.ne.s16	%p14, %rs20, 0;
selp.u16	%rs136, 1, 0, %p14;

BB7_15:
mov.u16 %rs135, %rs136;
add.s32 %r21, %r21, %r3;
setp.lt.u32	%p15, %r21, %r2;
mov.u16 %rs134, %rs135;
@%p15 bra BB7_13;

BB7_16:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd14], %rs133;

BB7_17:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p16, %r1, 0;
mov.u16 %rs130, %rs9;
@%p16 bra BB7_56;

setp.eq.s32	%p17, %r4, 32;
@%p17 bra BB7_24;
bra.uni BB7_19;

BB7_24:
setp.eq.s16	%p22, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p22 bra BB7_56;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p23, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p23 bra BB7_56;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p24, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p24 bra BB7_56;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p25, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p25 bra BB7_56;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p26, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p26 bra BB7_56;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p27, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p27 bra BB7_56;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p28, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p28 bra BB7_56;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p29, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p29 bra BB7_56;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p30, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p30 bra BB7_56;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p31, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p31 bra BB7_56;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p32, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p32 bra BB7_56;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p33, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p33 bra BB7_56;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p34, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p34 bra BB7_56;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p35, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p35 bra BB7_56;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p36, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p36 bra BB7_56;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p37, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p37 bra BB7_56;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p38, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p38 bra BB7_56;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p39, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p39 bra BB7_56;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p40, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p40 bra BB7_56;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p41, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p41 bra BB7_56;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p42, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p42 bra BB7_56;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p43, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p43 bra BB7_56;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p44, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p44 bra BB7_56;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p45, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p45 bra BB7_56;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p46, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p46 bra BB7_56;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p47, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p47 bra BB7_56;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p48, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p48 bra BB7_56;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p49, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p49 bra BB7_56;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p50, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p50 bra BB7_56;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p51, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p51 bra BB7_56;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p52, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p52 bra BB7_56;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p53, %rs85, 0;
selp.u16	%rs130, 1, 0, %p53;
bra.uni BB7_56;

BB7_19:
add.s64 %rd41, %rd30, 1;
mov.u32 %r22, 1;
setp.lt.u32	%p18, %r4, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p18 bra BB7_56;

mov.u16 %rs131, %rs9;

BB7_21:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p19, %rs22, 0;
mov.u16 %rs132, 0;
@%p19 bra BB7_23;

ld.shared.u8 %rs23, [%rd41];
setp.ne.s16	%p20, %rs23, 0;
selp.u16	%rs132, 1, 0, %p20;

BB7_23:
mov.u16 %rs131, %rs132;
add.s64 %rd41, %rd41, 1;
add.s32 %r22, %r22, 1;
setp.lt.u32	%p21, %r22, %r4;
mov.u16 %rs130, %rs131;
@%p21 bra BB7_21;

BB7_56:
setp.ne.s32	%p54, %r1, 0;
@%p54 bra BB7_58;

cvta.to.global.u64 %rd36, %rd18;
add.s64 %rd38, %rd36, %rd21;
st.global.u8 [%rd38], %rs130;

BB7_58:
ret;
}


.visible .entry _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<54>;
.reg .b16 %rs<139>;
.reg .b32 %r<16>;
.reg .b64 %rd<26>;


ld.param.u64 %rd11, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd12, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd24, %r1;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p1, %rd24, %rd11;
mov.u16 %rs137, %rs15;
@%p1 bra BB8_3;

ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd4, %rd13;
cvt.u64.u32	%rd5, %r2;
mov.u16 %rs138, %rs15;

BB8_2:
mul.lo.s64 %rd14, %rd24, %rd2;
add.s64 %rd15, %rd4, %rd14;
ld.global.u8 %rs16, [%rd15];
setp.ne.s16	%p2, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p3, %rs17, 0;
and.pred %p4, %p2, %p3;
selp.u16	%rs138, 1, 0, %p4;
add.s64 %rd24, %rd5, %rd24;
setp.lt.u64	%p5, %rd24, %rd11;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p5 bra BB8_2;

BB8_3:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p6, %r2, 0;
mov.u16 %rs130, %rs15;
@%p6 bra BB8_53;

cvt.u64.u32	%rd16, %r1;
mov.u64 %rd17, smemChar;
add.s64 %rd8, %rd17, %rd16;
setp.ge.u32	%p7, %r1, %r2;
@%p7 bra BB8_6;

st.shared.u8 [%rd8], %rs3;

BB8_6:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p8, %r3, %r2;
mov.u16 %rs133, %rs3;
@%p8 bra BB8_14;

div.u32 %r12, %r1, %r3;
setp.ne.s32	%p9, %r12, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p9 bra BB8_14;

setp.lt.u32	%p10, %r1, %r2;
selp.b16	%rs134, %rs3, %rs15, %p10;
add.s32 %r14, %r3, %r1;
setp.ge.u32	%p11, %r14, %r2;
@%p11 bra BB8_13;

mov.u16 %rs135, %rs134;

BB8_10:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p12, %rs19, 0;
mov.u16 %rs136, 0;
@%p12 bra BB8_12;

cvt.u64.u32	%rd18, %r14;
add.s64 %rd20, %rd17, %rd18;
ld.shared.u8 %rs20, [%rd20];
setp.ne.s16	%p13, %rs20, 0;
selp.u16	%rs136, 1, 0, %p13;

BB8_12:
mov.u16 %rs135, %rs136;
add.s32 %r14, %r14, %r3;
setp.lt.u32	%p14, %r14, %r2;
mov.u16 %rs134, %rs135;
@%p14 bra BB8_10;

BB8_13:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd8], %rs133;

BB8_14:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p15, %r1, 0;
mov.u16 %rs130, %rs9;
@%p15 bra BB8_53;

setp.eq.s32	%p16, %r4, 32;
@%p16 bra BB8_21;
bra.uni BB8_16;

BB8_21:
setp.eq.s16	%p21, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p21 bra BB8_53;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p22, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p22 bra BB8_53;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p23, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p23 bra BB8_53;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p24, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p24 bra BB8_53;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p25, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p25 bra BB8_53;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p26, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p26 bra BB8_53;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p27, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p27 bra BB8_53;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p28, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p28 bra BB8_53;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p29, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p29 bra BB8_53;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p30, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p30 bra BB8_53;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p31, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p31 bra BB8_53;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p32, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p32 bra BB8_53;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p33, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p33 bra BB8_53;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p34, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p34 bra BB8_53;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p35, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p35 bra BB8_53;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p36, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p36 bra BB8_53;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p37, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p37 bra BB8_53;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p38, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p38 bra BB8_53;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p39, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p39 bra BB8_53;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p40, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p40 bra BB8_53;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p41, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p41 bra BB8_53;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p42, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p42 bra BB8_53;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p43, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p43 bra BB8_53;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p44, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p44 bra BB8_53;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p45, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p45 bra BB8_53;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p46, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p46 bra BB8_53;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p47, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p47 bra BB8_53;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p48, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p48 bra BB8_53;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p49, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p49 bra BB8_53;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p50, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p50 bra BB8_53;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p51, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p51 bra BB8_53;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p52, %rs85, 0;
selp.u16	%rs130, 1, 0, %p52;
bra.uni BB8_53;

BB8_16:
add.s64 %rd25, %rd17, 1;
mov.u32 %r15, 1;
setp.lt.u32	%p17, %r4, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p17 bra BB8_53;

mov.u16 %rs131, %rs9;

BB8_18:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p18, %rs22, 0;
mov.u16 %rs132, 0;
@%p18 bra BB8_20;

ld.shared.u8 %rs23, [%rd25];
setp.ne.s16	%p19, %rs23, 0;
selp.u16	%rs132, 1, 0, %p19;

BB8_20:
mov.u16 %rs131, %rs132;
add.s64 %rd25, %rd25, 1;
add.s32 %r15, %r15, 1;
setp.lt.u32	%p20, %r15, %r4;
mov.u16 %rs130, %rs131;
@%p20 bra BB8_18;

BB8_53:
setp.ne.s32	%p53, %r1, 0;
@%p53 bra BB8_55;

cvta.to.global.u64 %rd23, %rd12;
st.global.u8 [%rd23], %rs130;

BB8_55:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<56>;
.reg .b16 %rs<139>;
.reg .b32 %r<31>;
.reg .b64 %rd<56>;


ld.param.u64 %rd24, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd25, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd2, %r10;
add.s64 %rd26, %rd24, %rd2;
add.s64 %rd3, %rd26, -1;
and.b64 %rd27, %rd3, -4294967296;
setp.eq.s64	%p1, %rd27, 0;
@%p1 bra BB9_2;

div.u64 %rd51, %rd3, %rd2;
bra.uni BB9_3;

BB9_2:
cvt.u32.u64	%r11, %rd2;
cvt.u32.u64	%r12, %rd3;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd51, %r13;

BB9_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd28, %r14;
mul.lo.s64 %rd29, %rd28, %rd51;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd30, %r15;
mul.lo.s64 %rd31, %rd30, %rd51;
min.u64 %rd7, %rd31, %rd24;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd32, %r16;
add.s64 %rd52, %rd32, %rd29;
setp.ge.u64	%p2, %rd52, %rd7;
mov.u16 %rs137, %rs15;
@%p2 bra BB9_9;

ld.param.u64 %rd9, [%rd1+16];
ld.param.u64 %rd10, [%rd1+208];
ld.param.u64 %rd11, [%rd1+216];
ld.param.u64 %rd33, [%rd1];
cvta.to.global.u64 %rd12, %rd33;
mov.u16 %rs138, %rs15;

BB9_5:
or.b64 %rd34, %rd52, %rd9;
and.b64 %rd35, %rd34, -4294967296;
setp.eq.s64	%p3, %rd35, 0;
@%p3 bra BB9_7;
bra.uni BB9_6;

BB9_7:
cvt.u32.u64	%r17, %rd9;
cvt.u32.u64	%r18, %rd52;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd53, %r19;
cvt.u64.u32	%rd54, %r20;
bra.uni BB9_8;

BB9_6:
div.u64 %rd53, %rd52, %rd9;
rem.u64 %rd54, %rd52, %rd9;

BB9_8:
mul.lo.s64 %rd36, %rd10, %rd53;
mul.lo.s64 %rd37, %rd11, %rd54;
add.s64 %rd38, %rd36, %rd37;
add.s64 %rd39, %rd12, %rd38;
ld.global.u8 %rs16, [%rd39];
setp.ne.s16	%p4, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p5, %rs17, 0;
and.pred %p6, %p4, %p5;
selp.u16	%rs138, 1, 0, %p6;
mov.u32 %r21, %ntid.x;
cvt.u64.u32	%rd40, %r21;
add.s64 %rd52, %rd40, %rd52;
setp.lt.u64	%p7, %rd52, %rd7;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p7 bra BB9_5;

BB9_9:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
mov.u32 %r1, %ntid.x;
setp.eq.s32	%p8, %r1, 0;
mov.u16 %rs130, %rs15;
@%p8 bra BB9_59;

mov.u64 %rd42, smemChar;
add.s64 %rd21, %rd42, %rd32;
setp.ge.u32	%p9, %r16, %r1;
@%p9 bra BB9_12;

st.shared.u8 [%rd21], %rs3;

BB9_12:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p10, %r2, %r1;
mov.u16 %rs133, %rs3;
@%p10 bra BB9_20;

div.u32 %r24, %r16, %r2;
setp.ne.s32	%p11, %r24, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p11 bra BB9_20;

setp.lt.u32	%p12, %r16, %r1;
selp.b16	%rs134, %rs3, %rs15, %p12;
add.s32 %r29, %r2, %r16;
setp.ge.u32	%p13, %r29, %r1;
@%p13 bra BB9_19;

mov.u16 %rs135, %rs134;

BB9_16:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p14, %rs19, 0;
mov.u16 %rs136, 0;
@%p14 bra BB9_18;

cvt.u64.u32	%rd43, %r29;
add.s64 %rd45, %rd42, %rd43;
ld.shared.u8 %rs20, [%rd45];
setp.ne.s16	%p15, %rs20, 0;
selp.u16	%rs136, 1, 0, %p15;

BB9_18:
mov.u16 %rs135, %rs136;
add.s32 %r29, %r29, %r2;
setp.lt.u32	%p16, %r29, %r1;
mov.u16 %rs134, %rs135;
@%p16 bra BB9_16;

BB9_19:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd21], %rs133;

BB9_20:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p17, %r16, 0;
mov.u16 %rs130, %rs9;
@%p17 bra BB9_59;

setp.eq.s32	%p18, %r3, 32;
@%p18 bra BB9_27;
bra.uni BB9_22;

BB9_27:
setp.eq.s16	%p23, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p23 bra BB9_59;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p24, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p24 bra BB9_59;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p25, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p25 bra BB9_59;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p26, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p26 bra BB9_59;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p27, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p27 bra BB9_59;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p28, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p28 bra BB9_59;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p29, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p29 bra BB9_59;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p30, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p30 bra BB9_59;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p31, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p31 bra BB9_59;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p32, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p32 bra BB9_59;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p33, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p33 bra BB9_59;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p34, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p34 bra BB9_59;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p35, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p35 bra BB9_59;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p36, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p36 bra BB9_59;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p37, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p37 bra BB9_59;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p38, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p38 bra BB9_59;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p39, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p39 bra BB9_59;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p40, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p40 bra BB9_59;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p41, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p41 bra BB9_59;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p42, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p42 bra BB9_59;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p43, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p43 bra BB9_59;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p44, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p44 bra BB9_59;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p45, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p45 bra BB9_59;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p46, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p46 bra BB9_59;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p47, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p47 bra BB9_59;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p48, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p48 bra BB9_59;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p49, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p49 bra BB9_59;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p50, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p50 bra BB9_59;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p51, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p51 bra BB9_59;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p52, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p52 bra BB9_59;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p53, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p53 bra BB9_59;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p54, %rs85, 0;
selp.u16	%rs130, 1, 0, %p54;
bra.uni BB9_59;

BB9_22:
add.s64 %rd55, %rd42, 1;
mov.u32 %r30, 1;
setp.lt.u32	%p19, %r3, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p19 bra BB9_59;

mov.u16 %rs131, %rs9;

BB9_24:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p20, %rs22, 0;
mov.u16 %rs132, 0;
@%p20 bra BB9_26;

ld.shared.u8 %rs23, [%rd55];
setp.ne.s16	%p21, %rs23, 0;
selp.u16	%rs132, 1, 0, %p21;

BB9_26:
mov.u16 %rs131, %rs132;
add.s64 %rd55, %rd55, 1;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p22, %r30, %r3;
mov.u16 %rs130, %rs131;
@%p22 bra BB9_24;

BB9_59:
setp.ne.s32	%p55, %r16, 0;
@%p55 bra BB9_61;

cvta.to.global.u64 %rd48, %rd25;
add.s64 %rd50, %rd48, %rd28;
st.global.u8 [%rd50], %rs130;

BB9_61:
ret;
}


.visible .entry _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<55>;
.reg .b16 %rs<139>;
.reg .b32 %r<24>;
.reg .b64 %rd<40>;


ld.param.u64 %rd18, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd19, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
mov.u32 %r10, %tid.x;
cvt.u64.u32	%rd36, %r10;
setp.ge.u64	%p1, %rd36, %rd18;
mov.u16 %rs137, %rs15;
@%p1 bra BB10_6;

ld.param.u64 %rd3, [%rd1+16];
ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd1+216];
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd6, %rd20;
mov.u16 %rs138, %rs15;

BB10_2:
or.b64 %rd21, %rd36, %rd3;
and.b64 %rd22, %rd21, -4294967296;
setp.eq.s64	%p2, %rd22, 0;
@%p2 bra BB10_4;
bra.uni BB10_3;

BB10_4:
cvt.u32.u64	%r11, %rd3;
cvt.u32.u64	%r12, %rd36;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd37, %r13;
cvt.u64.u32	%rd38, %r14;
bra.uni BB10_5;

BB10_3:
div.u64 %rd37, %rd36, %rd3;
rem.u64 %rd38, %rd36, %rd3;

BB10_5:
mul.lo.s64 %rd23, %rd4, %rd37;
mul.lo.s64 %rd24, %rd5, %rd38;
add.s64 %rd25, %rd23, %rd24;
add.s64 %rd26, %rd6, %rd25;
ld.global.u8 %rs16, [%rd26];
setp.ne.s16	%p3, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p4, %rs17, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs138, 1, 0, %p5;
mov.u32 %r15, %ntid.x;
cvt.u64.u32	%rd27, %r15;
add.s64 %rd36, %rd27, %rd36;
setp.lt.u64	%p6, %rd36, %rd18;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p6 bra BB10_2;

BB10_6:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
mov.u32 %r1, %ntid.x;
setp.eq.s32	%p7, %r1, 0;
mov.u16 %rs130, %rs15;
@%p7 bra BB10_56;

cvt.u64.u32	%rd28, %r10;
mov.u64 %rd29, smemChar;
add.s64 %rd15, %rd29, %rd28;
setp.ge.u32	%p8, %r10, %r1;
@%p8 bra BB10_9;

st.shared.u8 [%rd15], %rs3;

BB10_9:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p9, %r2, %r1;
mov.u16 %rs133, %rs3;
@%p9 bra BB10_17;

div.u32 %r18, %r10, %r2;
setp.ne.s32	%p10, %r18, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p10 bra BB10_17;

setp.lt.u32	%p11, %r10, %r1;
selp.b16	%rs134, %rs3, %rs15, %p11;
add.s32 %r22, %r2, %r10;
setp.ge.u32	%p12, %r22, %r1;
@%p12 bra BB10_16;

mov.u16 %rs135, %rs134;

BB10_13:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p13, %rs19, 0;
mov.u16 %rs136, 0;
@%p13 bra BB10_15;

cvt.u64.u32	%rd30, %r22;
add.s64 %rd32, %rd29, %rd30;
ld.shared.u8 %rs20, [%rd32];
setp.ne.s16	%p14, %rs20, 0;
selp.u16	%rs136, 1, 0, %p14;

BB10_15:
mov.u16 %rs135, %rs136;
add.s32 %r22, %r22, %r2;
setp.lt.u32	%p15, %r22, %r1;
mov.u16 %rs134, %rs135;
@%p15 bra BB10_13;

BB10_16:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd15], %rs133;

BB10_17:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p16, %r10, 0;
mov.u16 %rs130, %rs9;
@%p16 bra BB10_56;

setp.eq.s32	%p17, %r3, 32;
@%p17 bra BB10_24;
bra.uni BB10_19;

BB10_24:
setp.eq.s16	%p22, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p22 bra BB10_56;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p23, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p23 bra BB10_56;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p24, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p24 bra BB10_56;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p25, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p25 bra BB10_56;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p26, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p26 bra BB10_56;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p27, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p27 bra BB10_56;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p28, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p28 bra BB10_56;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p29, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p29 bra BB10_56;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p30, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p30 bra BB10_56;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p31, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p31 bra BB10_56;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p32, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p32 bra BB10_56;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p33, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p33 bra BB10_56;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p34, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p34 bra BB10_56;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p35, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p35 bra BB10_56;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p36, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p36 bra BB10_56;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p37, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p37 bra BB10_56;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p38, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p38 bra BB10_56;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p39, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p39 bra BB10_56;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p40, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p40 bra BB10_56;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p41, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p41 bra BB10_56;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p42, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p42 bra BB10_56;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p43, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p43 bra BB10_56;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p44, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p44 bra BB10_56;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p45, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p45 bra BB10_56;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p46, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p46 bra BB10_56;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p47, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p47 bra BB10_56;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p48, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p48 bra BB10_56;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p49, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p49 bra BB10_56;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p50, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p50 bra BB10_56;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p51, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p51 bra BB10_56;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p52, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p52 bra BB10_56;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p53, %rs85, 0;
selp.u16	%rs130, 1, 0, %p53;
bra.uni BB10_56;

BB10_19:
add.s64 %rd39, %rd29, 1;
mov.u32 %r23, 1;
setp.lt.u32	%p18, %r3, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p18 bra BB10_56;

mov.u16 %rs131, %rs9;

BB10_21:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p19, %rs22, 0;
mov.u16 %rs132, 0;
@%p19 bra BB10_23;

ld.shared.u8 %rs23, [%rd39];
setp.ne.s16	%p20, %rs23, 0;
selp.u16	%rs132, 1, 0, %p20;

BB10_23:
mov.u16 %rs131, %rs132;
add.s64 %rd39, %rd39, 1;
add.s32 %r23, %r23, 1;
setp.lt.u32	%p21, %r23, %r3;
mov.u16 %rs130, %rs131;
@%p21 bra BB10_21;

BB10_56:
setp.ne.s32	%p54, %r10, 0;
@%p54 bra BB10_58;

cvta.to.global.u64 %rd35, %rd19;
st.global.u8 [%rd35], %rs130;

BB10_58:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.local .align 8 .b8 __local_depot11[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<60>;
.reg .b16 %rs<139>;
.reg .b32 %r<40>;
.reg .b64 %rd<86>;


mov.u64 %rd85, __local_depot11;
cvta.local.u64 %SP, %rd85;
ld.param.u64 %rd34, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd35, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd2, _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
add.u64 %rd36, %SP, 0;
cvta.to.local.u64 %rd1, %rd36;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB11_2;

BB11_1:
mul.wide.s32 %rd37, %r36, 8;
add.s64 %rd38, %rd2, %rd37;
ld.param.u64 %rd39, [%rd38];
add.s64 %rd40, %rd1, %rd37;
st.local.u64 [%rd40], %rd39;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 52;
@%p2 bra BB11_1;

BB11_2:
mov.u32 %r16, %nctaid.x;
cvt.u64.u32	%rd4, %r16;
add.s64 %rd41, %rd34, %rd4;
add.s64 %rd5, %rd41, -1;
and.b64 %rd42, %rd5, -4294967296;
setp.eq.s64	%p3, %rd42, 0;
@%p3 bra BB11_4;

div.u64 %rd70, %rd5, %rd4;
bra.uni BB11_5;

BB11_4:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd5;
div.u32 %r19, %r18, %r17;
cvt.u64.u32	%rd70, %r19;

BB11_5:
mov.u32 %r20, %ctaid.x;
cvt.u64.u32	%rd43, %r20;
mul.lo.s64 %rd44, %rd43, %rd70;
add.s32 %r21, %r20, 1;
cvt.u64.u32	%rd45, %r21;
mul.lo.s64 %rd46, %rd45, %rd70;
min.u64 %rd9, %rd46, %rd34;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd47, %r22;
add.s64 %rd80, %rd47, %rd44;
setp.ge.u64	%p4, %rd80, %rd9;
mov.u16 %rs137, %rs15;
@%p4 bra BB11_13;

ld.local.u32 %r23, [%rd1+408];
add.s32 %r3, %r23, -1;
ld.local.u64 %rd11, [%rd1+208];
ld.local.u64 %rd48, [%rd1];
cvta.to.global.u64 %rd12, %rd48;
mul.wide.s32 %rd49, %r23, 8;
add.s64 %rd13, %rd1, %rd49;
mov.u16 %rs138, %rs15;

BB11_7:
mov.u64 %rd73, %rd80;
mov.u64 %rd14, %rd73;
mov.u64 %rd71, %rd13;
mov.u64 %rd82, 0;
mov.u64 %rd83, %rd82;
setp.lt.s32	%p5, %r3, 1;
mov.u32 %r37, %r3;
mov.u64 %rd77, %rd14;
mov.u64 %rd78, %rd14;
@%p5 bra BB11_12;

BB11_8:
mov.u64 %rd17, %rd78;
mov.u32 %r4, %r37;
ld.local.u64 %rd19, [%rd71];
or.b64 %rd52, %rd17, %rd19;
and.b64 %rd53, %rd52, -4294967296;
setp.eq.s64	%p6, %rd53, 0;
@%p6 bra BB11_10;
bra.uni BB11_9;

BB11_10:
cvt.u32.u64	%r24, %rd19;
cvt.u32.u64	%r25, %rd17;
div.u32 %r26, %r25, %r24;
rem.u32 %r27, %r25, %r24;
cvt.u64.u32	%rd79, %r26;
cvt.u64.u32	%rd72, %r27;
bra.uni BB11_11;

BB11_9:
div.u64 %rd79, %rd17, %rd19;
rem.u64 %rd72, %rd17, %rd19;

BB11_11:
mov.u64 %rd24, %rd79;
ld.local.u64 %rd54, [%rd71+200];
mul.lo.s64 %rd55, %rd54, %rd72;
add.s64 %rd83, %rd55, %rd83;
add.s64 %rd71, %rd71, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p7, %r5, 0;
mov.u32 %r37, %r5;
mov.u64 %rd77, %rd24;
mov.u64 %rd78, %rd24;
mov.u64 %rd82, %rd83;
@%p7 bra BB11_8;

BB11_12:
mul.lo.s64 %rd56, %rd11, %rd77;
add.s64 %rd57, %rd56, %rd82;
add.s64 %rd58, %rd12, %rd57;
ld.global.u8 %rs16, [%rd58];
setp.ne.s16	%p8, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p9, %rs17, 0;
and.pred %p10, %p8, %p9;
selp.u16	%rs138, 1, 0, %p10;
mov.u32 %r28, %ntid.x;
cvt.u64.u32	%rd59, %r28;
add.s64 %rd80, %rd59, %rd14;
setp.lt.u64	%p11, %rd80, %rd9;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p11 bra BB11_7;

BB11_13:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p12, %r6, 0;
mov.u16 %rs130, %rs15;
@%p12 bra BB11_63;

mov.u64 %rd61, smemChar;
add.s64 %rd31, %rd61, %rd47;
setp.ge.u32	%p13, %r22, %r6;
@%p13 bra BB11_16;

st.shared.u8 [%rd31], %rs3;

BB11_16:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p14, %r7, %r6;
mov.u16 %rs133, %rs3;
@%p14 bra BB11_24;

div.u32 %r31, %r22, %r7;
setp.ne.s32	%p15, %r31, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p15 bra BB11_24;

setp.lt.u32	%p16, %r22, %r6;
selp.b16	%rs134, %rs3, %rs15, %p16;
add.s32 %r38, %r7, %r22;
setp.ge.u32	%p17, %r38, %r6;
@%p17 bra BB11_23;

mov.u16 %rs135, %rs134;

BB11_20:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p18, %rs19, 0;
mov.u16 %rs136, 0;
@%p18 bra BB11_22;

cvt.u64.u32	%rd62, %r38;
add.s64 %rd64, %rd61, %rd62;
ld.shared.u8 %rs20, [%rd64];
setp.ne.s16	%p19, %rs20, 0;
selp.u16	%rs136, 1, 0, %p19;

BB11_22:
mov.u16 %rs135, %rs136;
add.s32 %r38, %r38, %r7;
setp.lt.u32	%p20, %r38, %r6;
mov.u16 %rs134, %rs135;
@%p20 bra BB11_20;

BB11_23:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd31], %rs133;

BB11_24:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p21, %r22, 0;
mov.u16 %rs130, %rs9;
@%p21 bra BB11_63;

setp.eq.s32	%p22, %r8, 32;
@%p22 bra BB11_31;
bra.uni BB11_26;

BB11_31:
setp.eq.s16	%p27, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p27 bra BB11_63;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p28, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p28 bra BB11_63;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p29, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p29 bra BB11_63;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p30, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p30 bra BB11_63;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p31, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p31 bra BB11_63;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p32, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p32 bra BB11_63;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p33, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p33 bra BB11_63;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p34, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p34 bra BB11_63;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p35, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p35 bra BB11_63;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p36, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p36 bra BB11_63;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p37, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p37 bra BB11_63;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p38, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p38 bra BB11_63;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p39, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p39 bra BB11_63;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p40, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p40 bra BB11_63;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p41, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p41 bra BB11_63;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p42, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p42 bra BB11_63;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p43, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p43 bra BB11_63;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p44, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p44 bra BB11_63;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p45, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p45 bra BB11_63;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p46, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p46 bra BB11_63;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p47, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p47 bra BB11_63;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p48, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p48 bra BB11_63;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p49, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p49 bra BB11_63;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p50, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p50 bra BB11_63;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p51, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p51 bra BB11_63;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p52, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p52 bra BB11_63;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p53, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p53 bra BB11_63;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p54, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p54 bra BB11_63;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p55, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p55 bra BB11_63;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p56, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p56 bra BB11_63;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p57, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p57 bra BB11_63;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p58, %rs85, 0;
selp.u16	%rs130, 1, 0, %p58;
bra.uni BB11_63;

BB11_26:
add.s64 %rd84, %rd61, 1;
mov.u32 %r39, 1;
setp.lt.u32	%p23, %r8, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p23 bra BB11_63;

mov.u16 %rs131, %rs9;

BB11_28:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p24, %rs22, 0;
mov.u16 %rs132, 0;
@%p24 bra BB11_30;

ld.shared.u8 %rs23, [%rd84];
setp.ne.s16	%p25, %rs23, 0;
selp.u16	%rs132, 1, 0, %p25;

BB11_30:
mov.u16 %rs131, %rs132;
add.s64 %rd84, %rd84, 1;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p26, %r39, %r8;
mov.u16 %rs130, %rs131;
@%p26 bra BB11_28;

BB11_63:
setp.ne.s32	%p59, %r22, 0;
@%p59 bra BB11_65;

cvta.to.global.u64 %rd67, %rd35;
add.s64 %rd69, %rd67, %rd43;
st.global.u8 [%rd69], %rs130;

BB11_65:
ret;
}


.visible .entry _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.local .align 8 .b8 __local_depot12[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b16 %rs<139>;
.reg .b32 %r<33>;
.reg .b64 %rd<70>;


mov.u64 %rd69, __local_depot12;
cvta.local.u64 %SP, %rd69;
ld.param.u64 %rd28, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd29, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd2, _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAllLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd1, %rd30;
mov.u32 %r29, 0;
mov.pred %p1, 0;
@%p1 bra BB12_2;

BB12_1:
mul.wide.s32 %rd31, %r29, 8;
add.s64 %rd32, %rd2, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd1, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p2, %r29, 52;
@%p2 bra BB12_1;

BB12_2:
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd64, %r16;
setp.ge.u64	%p3, %rd64, %rd28;
mov.u16 %rs137, %rs15;
@%p3 bra BB12_10;

ld.local.u32 %r17, [%rd1+408];
add.s32 %r3, %r17, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd35, [%rd1];
cvta.to.global.u64 %rd6, %rd35;
mul.wide.s32 %rd36, %r17, 8;
add.s64 %rd7, %rd1, %rd36;
mov.u16 %rs138, %rs15;

BB12_4:
mov.u64 %rd57, %rd64;
mov.u64 %rd8, %rd57;
mov.u64 %rd55, %rd7;
mov.u64 %rd66, 0;
mov.u64 %rd67, %rd66;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r30, %r3;
mov.u64 %rd61, %rd8;
mov.u64 %rd62, %rd8;
@%p4 bra BB12_9;

BB12_5:
mov.u64 %rd11, %rd62;
mov.u32 %r4, %r30;
ld.local.u64 %rd13, [%rd55];
or.b64 %rd39, %rd11, %rd13;
and.b64 %rd40, %rd39, -4294967296;
setp.eq.s64	%p5, %rd40, 0;
@%p5 bra BB12_7;
bra.uni BB12_6;

BB12_7:
cvt.u32.u64	%r18, %rd13;
cvt.u32.u64	%r19, %rd11;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd63, %r20;
cvt.u64.u32	%rd56, %r21;
bra.uni BB12_8;

BB12_6:
div.u64 %rd63, %rd11, %rd13;
rem.u64 %rd56, %rd11, %rd13;

BB12_8:
mov.u64 %rd18, %rd63;
ld.local.u64 %rd41, [%rd55+200];
mul.lo.s64 %rd42, %rd41, %rd56;
add.s64 %rd67, %rd42, %rd67;
add.s64 %rd55, %rd55, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r30, %r5;
mov.u64 %rd61, %rd18;
mov.u64 %rd62, %rd18;
mov.u64 %rd66, %rd67;
@%p6 bra BB12_5;

BB12_9:
mul.lo.s64 %rd43, %rd5, %rd61;
add.s64 %rd44, %rd43, %rd66;
add.s64 %rd45, %rd6, %rd44;
ld.global.u8 %rs16, [%rd45];
setp.ne.s16	%p7, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p8, %rs17, 0;
and.pred %p9, %p7, %p8;
selp.u16	%rs138, 1, 0, %p9;
mov.u32 %r22, %ntid.x;
cvt.u64.u32	%rd46, %r22;
add.s64 %rd64, %rd46, %rd8;
setp.lt.u64	%p10, %rd64, %rd28;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p10 bra BB12_4;

BB12_10:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p11, %r6, 0;
mov.u16 %rs130, %rs15;
@%p11 bra BB12_60;

cvt.u64.u32	%rd47, %r16;
mov.u64 %rd48, smemChar;
add.s64 %rd25, %rd48, %rd47;
setp.ge.u32	%p12, %r16, %r6;
@%p12 bra BB12_13;

st.shared.u8 [%rd25], %rs3;

BB12_13:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p13, %r7, %r6;
mov.u16 %rs133, %rs3;
@%p13 bra BB12_21;

div.u32 %r25, %r16, %r7;
setp.ne.s32	%p14, %r25, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p14 bra BB12_21;

setp.lt.u32	%p15, %r16, %r6;
selp.b16	%rs134, %rs3, %rs15, %p15;
add.s32 %r31, %r7, %r16;
setp.ge.u32	%p16, %r31, %r6;
@%p16 bra BB12_20;

mov.u16 %rs135, %rs134;

BB12_17:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p17, %rs19, 0;
mov.u16 %rs136, 0;
@%p17 bra BB12_19;

cvt.u64.u32	%rd49, %r31;
add.s64 %rd51, %rd48, %rd49;
ld.shared.u8 %rs20, [%rd51];
setp.ne.s16	%p18, %rs20, 0;
selp.u16	%rs136, 1, 0, %p18;

BB12_19:
mov.u16 %rs135, %rs136;
add.s32 %r31, %r31, %r7;
setp.lt.u32	%p19, %r31, %r6;
mov.u16 %rs134, %rs135;
@%p19 bra BB12_17;

BB12_20:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd25], %rs133;

BB12_21:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p20, %r16, 0;
mov.u16 %rs130, %rs9;
@%p20 bra BB12_60;

setp.eq.s32	%p21, %r8, 32;
@%p21 bra BB12_28;
bra.uni BB12_23;

BB12_28:
setp.eq.s16	%p26, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p26 bra BB12_60;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p27, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p27 bra BB12_60;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p28, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p28 bra BB12_60;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p29, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p29 bra BB12_60;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p30, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p30 bra BB12_60;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p31, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p31 bra BB12_60;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p32, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p32 bra BB12_60;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p33, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p33 bra BB12_60;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p34, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p34 bra BB12_60;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p35, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p35 bra BB12_60;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p36, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p36 bra BB12_60;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p37, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p37 bra BB12_60;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p38, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p38 bra BB12_60;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p39, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p39 bra BB12_60;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p40, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p40 bra BB12_60;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p41, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p41 bra BB12_60;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p42, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p42 bra BB12_60;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p43, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p43 bra BB12_60;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p44, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p44 bra BB12_60;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p45, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p45 bra BB12_60;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p46, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p46 bra BB12_60;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p47, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p47 bra BB12_60;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p48, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p48 bra BB12_60;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p49, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p49 bra BB12_60;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p50, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p50 bra BB12_60;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p51, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p51 bra BB12_60;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p52, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p52 bra BB12_60;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p53, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p53 bra BB12_60;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p54, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p54 bra BB12_60;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p55, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p55 bra BB12_60;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p56, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p56 bra BB12_60;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p57, %rs85, 0;
selp.u16	%rs130, 1, 0, %p57;
bra.uni BB12_60;

BB12_23:
add.s64 %rd68, %rd48, 1;
mov.u32 %r32, 1;
setp.lt.u32	%p22, %r8, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p22 bra BB12_60;

mov.u16 %rs131, %rs9;

BB12_25:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p23, %rs22, 0;
mov.u16 %rs132, 0;
@%p23 bra BB12_27;

ld.shared.u8 %rs23, [%rd68];
setp.ne.s16	%p24, %rs23, 0;
selp.u16	%rs132, 1, 0, %p24;

BB12_27:
mov.u16 %rs131, %rs132;
add.s64 %rd68, %rd68, 1;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p25, %r32, %r8;
mov.u16 %rs130, %rs131;
@%p25 bra BB12_25;

BB12_60:
setp.ne.s32	%p58, %r16, 0;
@%p58 bra BB12_62;

cvta.to.global.u64 %rd54, %rd29;
st.global.u8 [%rd54], %rs130;

BB12_62:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<52>;
.reg .b16 %rs<140>;
.reg .b32 %r<35>;
.reg .b64 %rd<21>;


ld.param.u32 %r14, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd5, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd6, _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u64 %rd7, [%rd6];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u32 %r1, [%rd6+108];
mov.u32 %r15, %nctaid.x;
add.s32 %r16, %r14, %r15;
add.s32 %r17, %r16, -1;
div.u32 %r18, %r17, %r15;
mov.u32 %r19, %ctaid.x;
add.s32 %r20, %r19, 1;
mul.lo.s32 %r21, %r20, %r18;
min.u32 %r2, %r21, %r14;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r32, %r19, %r18, %r22;
mov.u32 %r4, %ntid.x;
setp.ge.u32	%p1, %r32, %r2;
mov.u16 %rs138, %rs15;
@%p1 bra BB13_3;

mov.u16 %rs139, %rs15;

BB13_2:
mul.lo.s32 %r23, %r32, %r1;
cvt.u64.u32	%rd8, %r23;
add.s64 %rd9, %rd1, %rd8;
ld.global.u8 %rs16, [%rd9];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p2, %rs18, 0;
selp.u16	%rs139, 1, 0, %p2;
add.s32 %r32, %r4, %r32;
setp.lt.u32	%p3, %r32, %r2;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p3 bra BB13_2;

BB13_3:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p4, %r4, 0;
mov.u16 %rs131, %rs15;
@%p4 bra BB13_53;

cvt.u64.u32	%rd10, %r22;
mov.u64 %rd11, smemChar;
add.s64 %rd2, %rd11, %rd10;
setp.ge.u32	%p5, %r22, %r4;
@%p5 bra BB13_6;

st.shared.u8 [%rd2], %rs3;

BB13_6:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r4, %r7;
setp.ge.u32	%p6, %r7, %r4;
mov.u16 %rs134, %rs3;
@%p6 bra BB13_14;

div.u32 %r26, %r22, %r7;
setp.ne.s32	%p7, %r26, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p7 bra BB13_14;

setp.lt.u32	%p8, %r22, %r4;
selp.b16	%rs135, %rs3, %rs15, %p8;
add.s32 %r33, %r7, %r22;
setp.ge.u32	%p9, %r33, %r4;
@%p9 bra BB13_13;

mov.u16 %rs136, %rs135;

BB13_10:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p10, %rs20, 0;
@%p10 bra BB13_12;

cvt.u64.u32	%rd12, %r33;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs21, [%rd14];
setp.ne.s16	%p11, %rs21, 0;
selp.u16	%rs137, 1, 0, %p11;

BB13_12:
mov.u16 %rs136, %rs137;
add.s32 %r33, %r33, %r7;
setp.lt.u32	%p12, %r33, %r4;
mov.u16 %rs135, %rs136;
@%p12 bra BB13_10;

BB13_13:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd2], %rs134;

BB13_14:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p13, %r22, 0;
mov.u16 %rs131, %rs9;
@%p13 bra BB13_53;

setp.eq.s32	%p14, %r8, 32;
@%p14 bra BB13_21;
bra.uni BB13_16;

BB13_21:
mov.u16 %rs25, 1;
setp.ne.s16	%p19, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p19 bra BB13_53;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p20, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p20 bra BB13_53;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p21, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p21 bra BB13_53;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p22, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p22 bra BB13_53;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p23, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p23 bra BB13_53;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p24, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p24 bra BB13_53;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p25, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p25 bra BB13_53;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p26, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p26 bra BB13_53;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p27, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p27 bra BB13_53;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p28, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p28 bra BB13_53;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p29, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p29 bra BB13_53;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p30, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p30 bra BB13_53;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p31, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p31 bra BB13_53;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p32, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p32 bra BB13_53;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p33, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p33 bra BB13_53;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p34, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p34 bra BB13_53;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p35, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p35 bra BB13_53;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p36, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p36 bra BB13_53;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p37, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p37 bra BB13_53;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p38, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p38 bra BB13_53;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p39, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p39 bra BB13_53;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p40, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p40 bra BB13_53;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p41, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p41 bra BB13_53;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p42, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p42 bra BB13_53;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p43, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p43 bra BB13_53;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p44, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p44 bra BB13_53;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p45, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p45 bra BB13_53;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p46, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p46 bra BB13_53;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p47, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p47 bra BB13_53;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p48, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p48 bra BB13_53;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p49, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p49 bra BB13_53;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p50, %rs86, 0;
selp.u16	%rs131, 1, 0, %p50;
bra.uni BB13_53;

BB13_16:
add.s64 %rd20, %rd11, 1;
mov.u32 %r34, 1;
setp.lt.u32	%p15, %r8, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p15 bra BB13_53;

mov.u16 %rs132, %rs9;

BB13_18:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p16, %rs23, 0;
@%p16 bra BB13_20;

ld.shared.u8 %rs24, [%rd20];
setp.ne.s16	%p17, %rs24, 0;
selp.u16	%rs133, 1, 0, %p17;

BB13_20:
mov.u16 %rs132, %rs133;
add.s64 %rd20, %rd20, 1;
add.s32 %r34, %r34, 1;
setp.lt.u32	%p18, %r34, %r8;
mov.u16 %rs131, %rs132;
@%p18 bra BB13_18;

BB13_53:
setp.ne.s32	%p51, %r22, 0;
@%p51 bra BB13_55;

cvt.u64.u32	%rd17, %r19;
cvta.to.global.u64 %rd18, %rd5;
add.s64 %rd19, %rd18, %rd17;
st.global.u8 [%rd19], %rs131;

BB13_55:
ret;
}


.visible .entry _Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3_(
.param .u32 _Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3__param_0,
.param .u8 _Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3__param_1,
.param .align 1 .b8 _Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3__param_2[1],
.param .u64 _Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3__param_3,
.param .u64 _Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3__param_4
)
{
.reg .pred %p<50>;
.reg .b16 %rs<134>;
.reg .b32 %r<14>;
.reg .b64 %rd<18>;


ld.param.u32 %r9, [_Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3__param_0];
ld.param.u64 %rd4, [_Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3__param_3];
ld.param.u64 %rd5, [_Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3__param_4];
ld.param.u8 %rs14, [_Z20kernelReduceAllPass2Ih10LogicalAnyEviT_T0_PS1_S3__param_1];
mov.u32 %r1, %tid.x;
setp.ge.u32	%p1, %r1, %r9;
mov.u16 %rs133, %rs14;
@%p1 bra BB14_2;

cvta.to.global.u64 %rd6, %rd4;
cvt.u64.u32	%rd7, %r1;
add.s64 %rd8, %rd6, %rd7;
ld.global.u8 %rs1, [%rd8];
mov.u16 %rs133, %rs1;

BB14_2:
mov.u16 %rs85, %rs133;
mov.u16 %rs2, %rs85;
setp.eq.s32	%p2, %r9, 0;
mov.u16 %rs126, %rs14;
@%p2 bra BB14_52;

cvt.u64.u32	%rd9, %r1;
mov.u64 %rd10, smemChar;
add.s64 %rd1, %rd10, %rd9;
@%p1 bra BB14_5;

st.shared.u8 [%rd1], %rs2;

BB14_5:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r9, %r2;
setp.ge.u32	%p4, %r2, %r9;
mov.u16 %rs129, %rs2;
@%p4 bra BB14_13;

div.u32 %r10, %r1, %r2;
setp.ne.s32	%p5, %r10, 0;
mov.u16 %rs86, %rs2;
mov.u16 %rs129, %rs86;
@%p5 bra BB14_13;

setp.lt.u32	%p6, %r1, %r9;
selp.b16	%rs130, %rs2, %rs14, %p6;
add.s32 %r12, %r2, %r1;
setp.ge.u32	%p7, %r12, %r9;
@%p7 bra BB14_12;

mov.u16 %rs131, %rs130;

BB14_9:
mov.u16 %rs4, %rs131;
and.b16 %rs16, %rs4, 255;
mov.u16 %rs132, 1;
setp.ne.s16	%p8, %rs16, 0;
@%p8 bra BB14_11;

cvt.u64.u32	%rd11, %r12;
add.s64 %rd13, %rd10, %rd11;
ld.shared.u8 %rs17, [%rd13];
setp.ne.s16	%p9, %rs17, 0;
selp.u16	%rs132, 1, 0, %p9;

BB14_11:
mov.u16 %rs131, %rs132;
add.s32 %r12, %r12, %r2;
setp.lt.u32	%p10, %r12, %r9;
mov.u16 %rs130, %rs131;
@%p10 bra BB14_9;

BB14_12:
mov.u16 %rs129, %rs130;
st.shared.u8 [%rd1], %rs129;

BB14_13:
mov.u16 %rs8, %rs129;
bar.sync 0;
setp.ne.s32	%p11, %r1, 0;
mov.u16 %rs126, %rs8;
@%p11 bra BB14_52;

setp.eq.s32	%p12, %r3, 32;
@%p12 bra BB14_20;
bra.uni BB14_15;

BB14_20:
and.b16 %rs22, %rs8, 255;
mov.u16 %rs21, 1;
setp.ne.s16	%p17, %rs22, 0;
mov.u16 %rs126, %rs21;
@%p17 bra BB14_52;

ld.shared.u8 %rs24, [smemChar+1];
setp.ne.s16	%p18, %rs24, 0;
mov.u16 %rs96, %rs21;
mov.u16 %rs126, %rs96;
@%p18 bra BB14_52;

ld.shared.u8 %rs26, [smemChar+2];
setp.ne.s16	%p19, %rs26, 0;
mov.u16 %rs97, %rs21;
mov.u16 %rs126, %rs97;
@%p19 bra BB14_52;

ld.shared.u8 %rs28, [smemChar+3];
setp.ne.s16	%p20, %rs28, 0;
mov.u16 %rs98, %rs21;
mov.u16 %rs126, %rs98;
@%p20 bra BB14_52;

ld.shared.u8 %rs30, [smemChar+4];
setp.ne.s16	%p21, %rs30, 0;
mov.u16 %rs99, %rs21;
mov.u16 %rs126, %rs99;
@%p21 bra BB14_52;

ld.shared.u8 %rs32, [smemChar+5];
setp.ne.s16	%p22, %rs32, 0;
mov.u16 %rs100, %rs21;
mov.u16 %rs126, %rs100;
@%p22 bra BB14_52;

ld.shared.u8 %rs34, [smemChar+6];
setp.ne.s16	%p23, %rs34, 0;
mov.u16 %rs101, %rs21;
mov.u16 %rs126, %rs101;
@%p23 bra BB14_52;

ld.shared.u8 %rs36, [smemChar+7];
setp.ne.s16	%p24, %rs36, 0;
mov.u16 %rs102, %rs21;
mov.u16 %rs126, %rs102;
@%p24 bra BB14_52;

ld.shared.u8 %rs38, [smemChar+8];
setp.ne.s16	%p25, %rs38, 0;
mov.u16 %rs103, %rs21;
mov.u16 %rs126, %rs103;
@%p25 bra BB14_52;

ld.shared.u8 %rs40, [smemChar+9];
setp.ne.s16	%p26, %rs40, 0;
mov.u16 %rs104, %rs21;
mov.u16 %rs126, %rs104;
@%p26 bra BB14_52;

ld.shared.u8 %rs42, [smemChar+10];
setp.ne.s16	%p27, %rs42, 0;
mov.u16 %rs105, %rs21;
mov.u16 %rs126, %rs105;
@%p27 bra BB14_52;

ld.shared.u8 %rs44, [smemChar+11];
setp.ne.s16	%p28, %rs44, 0;
mov.u16 %rs106, %rs21;
mov.u16 %rs126, %rs106;
@%p28 bra BB14_52;

ld.shared.u8 %rs46, [smemChar+12];
setp.ne.s16	%p29, %rs46, 0;
mov.u16 %rs107, %rs21;
mov.u16 %rs126, %rs107;
@%p29 bra BB14_52;

ld.shared.u8 %rs48, [smemChar+13];
setp.ne.s16	%p30, %rs48, 0;
mov.u16 %rs108, %rs21;
mov.u16 %rs126, %rs108;
@%p30 bra BB14_52;

ld.shared.u8 %rs50, [smemChar+14];
setp.ne.s16	%p31, %rs50, 0;
mov.u16 %rs109, %rs21;
mov.u16 %rs126, %rs109;
@%p31 bra BB14_52;

ld.shared.u8 %rs52, [smemChar+15];
setp.ne.s16	%p32, %rs52, 0;
mov.u16 %rs110, %rs21;
mov.u16 %rs126, %rs110;
@%p32 bra BB14_52;

ld.shared.u8 %rs54, [smemChar+16];
setp.ne.s16	%p33, %rs54, 0;
mov.u16 %rs111, %rs21;
mov.u16 %rs126, %rs111;
@%p33 bra BB14_52;

ld.shared.u8 %rs56, [smemChar+17];
setp.ne.s16	%p34, %rs56, 0;
mov.u16 %rs112, %rs21;
mov.u16 %rs126, %rs112;
@%p34 bra BB14_52;

ld.shared.u8 %rs58, [smemChar+18];
setp.ne.s16	%p35, %rs58, 0;
mov.u16 %rs113, %rs21;
mov.u16 %rs126, %rs113;
@%p35 bra BB14_52;

ld.shared.u8 %rs60, [smemChar+19];
setp.ne.s16	%p36, %rs60, 0;
mov.u16 %rs114, %rs21;
mov.u16 %rs126, %rs114;
@%p36 bra BB14_52;

ld.shared.u8 %rs62, [smemChar+20];
setp.ne.s16	%p37, %rs62, 0;
mov.u16 %rs115, %rs21;
mov.u16 %rs126, %rs115;
@%p37 bra BB14_52;

ld.shared.u8 %rs64, [smemChar+21];
setp.ne.s16	%p38, %rs64, 0;
mov.u16 %rs116, %rs21;
mov.u16 %rs126, %rs116;
@%p38 bra BB14_52;

ld.shared.u8 %rs66, [smemChar+22];
setp.ne.s16	%p39, %rs66, 0;
mov.u16 %rs117, %rs21;
mov.u16 %rs126, %rs117;
@%p39 bra BB14_52;

ld.shared.u8 %rs68, [smemChar+23];
setp.ne.s16	%p40, %rs68, 0;
mov.u16 %rs118, %rs21;
mov.u16 %rs126, %rs118;
@%p40 bra BB14_52;

ld.shared.u8 %rs70, [smemChar+24];
setp.ne.s16	%p41, %rs70, 0;
mov.u16 %rs119, %rs21;
mov.u16 %rs126, %rs119;
@%p41 bra BB14_52;

ld.shared.u8 %rs72, [smemChar+25];
setp.ne.s16	%p42, %rs72, 0;
mov.u16 %rs120, %rs21;
mov.u16 %rs126, %rs120;
@%p42 bra BB14_52;

ld.shared.u8 %rs74, [smemChar+26];
setp.ne.s16	%p43, %rs74, 0;
mov.u16 %rs121, %rs21;
mov.u16 %rs126, %rs121;
@%p43 bra BB14_52;

ld.shared.u8 %rs76, [smemChar+27];
setp.ne.s16	%p44, %rs76, 0;
mov.u16 %rs122, %rs21;
mov.u16 %rs126, %rs122;
@%p44 bra BB14_52;

ld.shared.u8 %rs78, [smemChar+28];
setp.ne.s16	%p45, %rs78, 0;
mov.u16 %rs123, %rs21;
mov.u16 %rs126, %rs123;
@%p45 bra BB14_52;

ld.shared.u8 %rs80, [smemChar+29];
setp.ne.s16	%p46, %rs80, 0;
mov.u16 %rs124, %rs21;
mov.u16 %rs126, %rs124;
@%p46 bra BB14_52;

ld.shared.u8 %rs82, [smemChar+30];
setp.ne.s16	%p47, %rs82, 0;
mov.u16 %rs126, %rs21;
@%p47 bra BB14_52;

ld.shared.u8 %rs83, [smemChar+31];
setp.ne.s16	%p48, %rs83, 0;
selp.u16	%rs126, 1, 0, %p48;
bra.uni BB14_52;

BB14_15:
add.s64 %rd17, %rd10, 1;
mov.u32 %r13, 1;
setp.lt.u32	%p13, %r3, 2;
mov.u16 %rs93, %rs8;
mov.u16 %rs126, %rs93;
@%p13 bra BB14_52;

mov.u16 %rs127, %rs8;

BB14_17:
mov.u16 %rs9, %rs127;
and.b16 %rs19, %rs9, 255;
mov.u16 %rs128, 1;
setp.ne.s16	%p14, %rs19, 0;
@%p14 bra BB14_19;

ld.shared.u8 %rs20, [%rd17];
setp.ne.s16	%p15, %rs20, 0;
selp.u16	%rs128, 1, 0, %p15;

BB14_19:
mov.u16 %rs127, %rs128;
add.s64 %rd17, %rd17, 1;
add.s32 %r13, %r13, 1;
setp.lt.u32	%p16, %r13, %r3;
mov.u16 %rs126, %rs127;
@%p16 bra BB14_17;

BB14_52:
setp.ne.s32	%p49, %r1, 0;
@%p49 bra BB14_54;

cvta.to.global.u64 %rd16, %rd5;
st.global.u8 [%rd16], %rs126;

BB14_54:
ret;
}


.visible .entry _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<52>;
.reg .b16 %rs<140>;
.reg .b32 %r<20>;
.reg .b64 %rd<19>;


ld.param.u32 %r13, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd5, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd6, _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u64 %rd7, [%rd6];
cvta.to.global.u64 %rd1, %rd7;
ld.param.u32 %r1, [%rd6+108];
mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p1, %r2, %r13;
mov.u16 %rs138, %rs15;
@%p1 bra BB15_3;

mov.u32 %r17, %r2;
mov.u16 %rs139, %rs15;

BB15_2:
mov.u32 %r4, %r17;
mul.lo.s32 %r14, %r4, %r1;
cvt.u64.u32	%rd8, %r14;
add.s64 %rd9, %rd1, %rd8;
ld.global.u8 %rs16, [%rd9];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p2, %rs18, 0;
selp.u16	%rs139, 1, 0, %p2;
add.s32 %r5, %r3, %r4;
setp.lt.u32	%p3, %r5, %r13;
mov.u32 %r17, %r5;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p3 bra BB15_2;

BB15_3:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p4, %r3, 0;
mov.u16 %rs131, %rs15;
@%p4 bra BB15_53;

cvt.u64.u32	%rd10, %r2;
mov.u64 %rd11, smemChar;
add.s64 %rd2, %rd11, %rd10;
setp.ge.u32	%p5, %r2, %r3;
@%p5 bra BB15_6;

st.shared.u8 [%rd2], %rs3;

BB15_6:
bar.sync 0;
mov.u32 %r6, WARP_SZ;
min.u32 %r7, %r3, %r6;
setp.ge.u32	%p6, %r6, %r3;
mov.u16 %rs134, %rs3;
@%p6 bra BB15_14;

div.u32 %r15, %r2, %r6;
setp.ne.s32	%p7, %r15, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p7 bra BB15_14;

setp.lt.u32	%p8, %r2, %r3;
selp.b16	%rs135, %rs3, %rs15, %p8;
add.s32 %r18, %r6, %r2;
setp.ge.u32	%p9, %r18, %r3;
@%p9 bra BB15_13;

mov.u16 %rs136, %rs135;

BB15_10:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p10, %rs20, 0;
@%p10 bra BB15_12;

cvt.u64.u32	%rd12, %r18;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs21, [%rd14];
setp.ne.s16	%p11, %rs21, 0;
selp.u16	%rs137, 1, 0, %p11;

BB15_12:
mov.u16 %rs136, %rs137;
add.s32 %r18, %r18, %r6;
setp.lt.u32	%p12, %r18, %r3;
mov.u16 %rs135, %rs136;
@%p12 bra BB15_10;

BB15_13:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd2], %rs134;

BB15_14:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p13, %r2, 0;
mov.u16 %rs131, %rs9;
@%p13 bra BB15_53;

setp.eq.s32	%p14, %r7, 32;
@%p14 bra BB15_21;
bra.uni BB15_16;

BB15_21:
mov.u16 %rs25, 1;
setp.ne.s16	%p19, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p19 bra BB15_53;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p20, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p20 bra BB15_53;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p21, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p21 bra BB15_53;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p22, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p22 bra BB15_53;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p23, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p23 bra BB15_53;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p24, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p24 bra BB15_53;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p25, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p25 bra BB15_53;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p26, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p26 bra BB15_53;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p27, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p27 bra BB15_53;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p28, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p28 bra BB15_53;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p29, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p29 bra BB15_53;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p30, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p30 bra BB15_53;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p31, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p31 bra BB15_53;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p32, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p32 bra BB15_53;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p33, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p33 bra BB15_53;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p34, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p34 bra BB15_53;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p35, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p35 bra BB15_53;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p36, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p36 bra BB15_53;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p37, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p37 bra BB15_53;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p38, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p38 bra BB15_53;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p39, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p39 bra BB15_53;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p40, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p40 bra BB15_53;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p41, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p41 bra BB15_53;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p42, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p42 bra BB15_53;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p43, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p43 bra BB15_53;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p44, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p44 bra BB15_53;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p45, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p45 bra BB15_53;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p46, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p46 bra BB15_53;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p47, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p47 bra BB15_53;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p48, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p48 bra BB15_53;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p49, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p49 bra BB15_53;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p50, %rs86, 0;
selp.u16	%rs131, 1, 0, %p50;
bra.uni BB15_53;

BB15_16:
add.s64 %rd18, %rd11, 1;
mov.u32 %r19, 1;
setp.lt.u32	%p15, %r7, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p15 bra BB15_53;

mov.u16 %rs132, %rs9;

BB15_18:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p16, %rs23, 0;
@%p16 bra BB15_20;

ld.shared.u8 %rs24, [%rd18];
setp.ne.s16	%p17, %rs24, 0;
selp.u16	%rs133, 1, 0, %p17;

BB15_20:
mov.u16 %rs132, %rs133;
add.s64 %rd18, %rd18, 1;
add.s32 %r19, %r19, 1;
setp.lt.u32	%p18, %r19, %r7;
mov.u16 %rs131, %rs132;
@%p18 bra BB15_18;

BB15_53:
setp.ne.s32	%p51, %r2, 0;
@%p51 bra BB15_55;

cvta.to.global.u64 %rd17, %rd5;
st.global.u8 [%rd17], %rs131;

BB15_55:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<52>;
.reg .b16 %rs<140>;
.reg .b32 %r<41>;
.reg .b64 %rd<21>;


ld.param.u32 %r17, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd6, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r18, %nctaid.x;
add.s32 %r19, %r17, %r18;
add.s32 %r20, %r19, -1;
div.u32 %r21, %r20, %r18;
mov.u32 %r22, %ctaid.x;
add.s32 %r23, %r22, 1;
mul.lo.s32 %r24, %r23, %r21;
min.u32 %r4, %r24, %r17;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r38, %r22, %r21, %r25;
setp.ge.u32	%p1, %r38, %r4;
mov.u16 %rs138, %rs15;
@%p1 bra BB16_3;

mov.u32 %r6, %ntid.x;
ld.param.u64 %rd7, [%rd1];
cvta.to.global.u64 %rd2, %rd7;
mov.u16 %rs139, %rs15;

BB16_2:
rem.u32 %r26, %r38, %r1;
mul.lo.s32 %r27, %r3, %r26;
div.u32 %r28, %r38, %r1;
mad.lo.s32 %r29, %r2, %r28, %r27;
cvt.u64.u32	%rd8, %r29;
add.s64 %rd9, %rd2, %rd8;
ld.global.u8 %rs16, [%rd9];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p2, %rs18, 0;
selp.u16	%rs139, 1, 0, %p2;
add.s32 %r38, %r6, %r38;
setp.lt.u32	%p3, %r38, %r4;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p3 bra BB16_2;

BB16_3:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
mov.u32 %r9, %ntid.x;
setp.eq.s32	%p4, %r9, 0;
mov.u16 %rs131, %rs15;
@%p4 bra BB16_53;

cvt.u64.u32	%rd10, %r25;
mov.u64 %rd11, smemChar;
add.s64 %rd3, %rd11, %rd10;
setp.ge.u32	%p5, %r25, %r9;
@%p5 bra BB16_6;

st.shared.u8 [%rd3], %rs3;

BB16_6:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r9, %r10;
setp.ge.u32	%p6, %r10, %r9;
mov.u16 %rs134, %rs3;
@%p6 bra BB16_14;

div.u32 %r32, %r25, %r10;
setp.ne.s32	%p7, %r32, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p7 bra BB16_14;

setp.lt.u32	%p8, %r25, %r9;
selp.b16	%rs135, %rs3, %rs15, %p8;
add.s32 %r39, %r10, %r25;
setp.ge.u32	%p9, %r39, %r9;
@%p9 bra BB16_13;

mov.u16 %rs136, %rs135;

BB16_10:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p10, %rs20, 0;
@%p10 bra BB16_12;

cvt.u64.u32	%rd12, %r39;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs21, [%rd14];
setp.ne.s16	%p11, %rs21, 0;
selp.u16	%rs137, 1, 0, %p11;

BB16_12:
mov.u16 %rs136, %rs137;
add.s32 %r39, %r39, %r10;
setp.lt.u32	%p12, %r39, %r9;
mov.u16 %rs135, %rs136;
@%p12 bra BB16_10;

BB16_13:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd3], %rs134;

BB16_14:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p13, %r25, 0;
mov.u16 %rs131, %rs9;
@%p13 bra BB16_53;

setp.eq.s32	%p14, %r11, 32;
@%p14 bra BB16_21;
bra.uni BB16_16;

BB16_21:
mov.u16 %rs25, 1;
setp.ne.s16	%p19, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p19 bra BB16_53;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p20, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p20 bra BB16_53;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p21, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p21 bra BB16_53;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p22, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p22 bra BB16_53;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p23, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p23 bra BB16_53;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p24, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p24 bra BB16_53;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p25, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p25 bra BB16_53;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p26, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p26 bra BB16_53;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p27, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p27 bra BB16_53;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p28, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p28 bra BB16_53;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p29, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p29 bra BB16_53;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p30, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p30 bra BB16_53;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p31, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p31 bra BB16_53;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p32, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p32 bra BB16_53;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p33, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p33 bra BB16_53;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p34, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p34 bra BB16_53;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p35, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p35 bra BB16_53;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p36, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p36 bra BB16_53;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p37, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p37 bra BB16_53;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p38, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p38 bra BB16_53;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p39, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p39 bra BB16_53;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p40, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p40 bra BB16_53;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p41, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p41 bra BB16_53;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p42, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p42 bra BB16_53;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p43, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p43 bra BB16_53;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p44, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p44 bra BB16_53;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p45, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p45 bra BB16_53;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p46, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p46 bra BB16_53;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p47, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p47 bra BB16_53;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p48, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p48 bra BB16_53;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p49, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p49 bra BB16_53;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p50, %rs86, 0;
selp.u16	%rs131, 1, 0, %p50;
bra.uni BB16_53;

BB16_16:
add.s64 %rd20, %rd11, 1;
mov.u32 %r40, 1;
setp.lt.u32	%p15, %r11, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p15 bra BB16_53;

mov.u16 %rs132, %rs9;

BB16_18:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p16, %rs23, 0;
@%p16 bra BB16_20;

ld.shared.u8 %rs24, [%rd20];
setp.ne.s16	%p17, %rs24, 0;
selp.u16	%rs133, 1, 0, %p17;

BB16_20:
mov.u16 %rs132, %rs133;
add.s64 %rd20, %rd20, 1;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p18, %r40, %r11;
mov.u16 %rs131, %rs132;
@%p18 bra BB16_18;

BB16_53:
setp.ne.s32	%p51, %r25, 0;
@%p51 bra BB16_55;

cvt.u64.u32	%rd17, %r22;
cvta.to.global.u64 %rd18, %rd6;
add.s64 %rd19, %rd18, %rd17;
st.global.u8 [%rd19], %rs131;

BB16_55:
ret;
}


.visible .entry _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<52>;
.reg .b16 %rs<140>;
.reg .b32 %r<26>;
.reg .b64 %rd<19>;


ld.param.u32 %r16, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd6, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r4, %tid.x;
setp.ge.u32	%p1, %r4, %r16;
mov.u16 %rs138, %rs15;
@%p1 bra BB17_3;

mov.u32 %r5, %ntid.x;
ld.param.u64 %rd7, [%rd1];
cvta.to.global.u64 %rd2, %rd7;
mov.u32 %r23, %r4;
mov.u16 %rs139, %rs15;

BB17_2:
mov.u32 %r6, %r23;
rem.u32 %r17, %r6, %r1;
mul.lo.s32 %r18, %r3, %r17;
div.u32 %r19, %r6, %r1;
mad.lo.s32 %r20, %r2, %r19, %r18;
cvt.u64.u32	%rd8, %r20;
add.s64 %rd9, %rd2, %rd8;
ld.global.u8 %rs16, [%rd9];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p2, %rs18, 0;
selp.u16	%rs139, 1, 0, %p2;
add.s32 %r7, %r5, %r6;
setp.lt.u32	%p3, %r7, %r16;
mov.u32 %r23, %r7;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p3 bra BB17_2;

BB17_3:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
mov.u32 %r8, %ntid.x;
setp.eq.s32	%p4, %r8, 0;
mov.u16 %rs131, %rs15;
@%p4 bra BB17_53;

cvt.u64.u32	%rd10, %r4;
mov.u64 %rd11, smemChar;
add.s64 %rd3, %rd11, %rd10;
setp.ge.u32	%p5, %r4, %r8;
@%p5 bra BB17_6;

st.shared.u8 [%rd3], %rs3;

BB17_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r8, %r9;
setp.ge.u32	%p6, %r9, %r8;
mov.u16 %rs134, %rs3;
@%p6 bra BB17_14;

div.u32 %r21, %r4, %r9;
setp.ne.s32	%p7, %r21, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p7 bra BB17_14;

setp.lt.u32	%p8, %r4, %r8;
selp.b16	%rs135, %rs3, %rs15, %p8;
add.s32 %r24, %r9, %r4;
setp.ge.u32	%p9, %r24, %r8;
@%p9 bra BB17_13;

mov.u16 %rs136, %rs135;

BB17_10:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p10, %rs20, 0;
@%p10 bra BB17_12;

cvt.u64.u32	%rd12, %r24;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs21, [%rd14];
setp.ne.s16	%p11, %rs21, 0;
selp.u16	%rs137, 1, 0, %p11;

BB17_12:
mov.u16 %rs136, %rs137;
add.s32 %r24, %r24, %r9;
setp.lt.u32	%p12, %r24, %r8;
mov.u16 %rs135, %rs136;
@%p12 bra BB17_10;

BB17_13:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd3], %rs134;

BB17_14:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p13, %r4, 0;
mov.u16 %rs131, %rs9;
@%p13 bra BB17_53;

setp.eq.s32	%p14, %r10, 32;
@%p14 bra BB17_21;
bra.uni BB17_16;

BB17_21:
mov.u16 %rs25, 1;
setp.ne.s16	%p19, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p19 bra BB17_53;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p20, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p20 bra BB17_53;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p21, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p21 bra BB17_53;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p22, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p22 bra BB17_53;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p23, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p23 bra BB17_53;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p24, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p24 bra BB17_53;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p25, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p25 bra BB17_53;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p26, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p26 bra BB17_53;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p27, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p27 bra BB17_53;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p28, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p28 bra BB17_53;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p29, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p29 bra BB17_53;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p30, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p30 bra BB17_53;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p31, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p31 bra BB17_53;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p32, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p32 bra BB17_53;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p33, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p33 bra BB17_53;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p34, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p34 bra BB17_53;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p35, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p35 bra BB17_53;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p36, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p36 bra BB17_53;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p37, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p37 bra BB17_53;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p38, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p38 bra BB17_53;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p39, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p39 bra BB17_53;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p40, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p40 bra BB17_53;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p41, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p41 bra BB17_53;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p42, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p42 bra BB17_53;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p43, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p43 bra BB17_53;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p44, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p44 bra BB17_53;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p45, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p45 bra BB17_53;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p46, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p46 bra BB17_53;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p47, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p47 bra BB17_53;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p48, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p48 bra BB17_53;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p49, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p49 bra BB17_53;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p50, %rs86, 0;
selp.u16	%rs131, 1, 0, %p50;
bra.uni BB17_53;

BB17_16:
add.s64 %rd18, %rd11, 1;
mov.u32 %r25, 1;
setp.lt.u32	%p15, %r10, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p15 bra BB17_53;

mov.u16 %rs132, %rs9;

BB17_18:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p16, %rs23, 0;
@%p16 bra BB17_20;

ld.shared.u8 %rs24, [%rd18];
setp.ne.s16	%p17, %rs24, 0;
selp.u16	%rs133, 1, 0, %p17;

BB17_20:
mov.u16 %rs132, %rs133;
add.s64 %rd18, %rd18, 1;
add.s32 %r25, %r25, 1;
setp.lt.u32	%p18, %r25, %r10;
mov.u16 %rs131, %rs132;
@%p18 bra BB17_18;

BB17_53:
setp.ne.s32	%p51, %r4, 0;
@%p51 bra BB17_55;

cvta.to.global.u64 %rd17, %rd6;
st.global.u8 [%rd17], %rs131;

BB17_55:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<56>;
.reg .b16 %rs<140>;
.reg .b32 %r<64>;
.reg .b64 %rd<35>;


mov.u64 %rd34, __local_depot18;
cvta.local.u64 %SP, %rd34;
ld.param.u32 %r25, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd12, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd2, _Z20kernelReduceAllPass1IhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd14, %r51, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r27, %nctaid.x;
add.s32 %r28, %r25, %r27;
add.s32 %r29, %r28, -1;
div.u32 %r30, %r29, %r27;
mov.u32 %r31, %ctaid.x;
add.s32 %r32, %r31, 1;
mul.lo.s32 %r33, %r32, %r30;
min.u32 %r3, %r33, %r25;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r58, %r31, %r30, %r34;
setp.ge.u32	%p3, %r58, %r3;
mov.u16 %rs138, %rs15;
@%p3 bra BB18_7;

ld.local.u32 %r35, [%rd1+208];
add.s32 %r5, %r35, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
mul.wide.s32 %rd19, %r35, 4;
add.s64 %rd5, %rd1, %rd19;
mov.u16 %rs139, %rs15;

BB18_4:
mov.u32 %r53, %r58;
mov.u32 %r7, %r53;
mov.u64 %rd32, %rd5;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r52, %r5;
mov.u32 %r56, %r7;
mov.u32 %r57, %r7;
@%p4 bra BB18_6;

BB18_5:
mov.u32 %r9, %r57;
mov.u32 %r8, %r52;
ld.local.u32 %r38, [%rd32+4];
rem.u32 %r39, %r9, %r38;
ld.local.u32 %r40, [%rd32+104];
mad.lo.s32 %r61, %r40, %r39, %r61;
div.u32 %r12, %r9, %r38;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r52, %r13;
mov.u32 %r56, %r12;
mov.u32 %r57, %r12;
mov.u32 %r60, %r61;
@%p5 bra BB18_5;

BB18_6:
mad.lo.s32 %r41, %r6, %r56, %r60;
cvt.u64.u32	%rd20, %r41;
add.s64 %rd21, %rd4, %rd20;
ld.global.u8 %rs16, [%rd21];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p6, %rs18, 0;
selp.u16	%rs139, 1, 0, %p6;
mov.u32 %r42, %ntid.x;
add.s32 %r58, %r42, %r7;
setp.lt.u32	%p7, %r58, %r3;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p7 bra BB18_4;

BB18_7:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
mov.u32 %r17, %ntid.x;
setp.eq.s32	%p8, %r17, 0;
mov.u16 %rs131, %rs15;
@%p8 bra BB18_57;

cvt.u64.u32	%rd22, %r34;
mov.u64 %rd23, smemChar;
add.s64 %rd9, %rd23, %rd22;
setp.ge.u32	%p9, %r34, %r17;
@%p9 bra BB18_10;

st.shared.u8 [%rd9], %rs3;

BB18_10:
bar.sync 0;
mov.u32 %r18, WARP_SZ;
min.u32 %r19, %r17, %r18;
setp.ge.u32	%p10, %r18, %r17;
mov.u16 %rs134, %rs3;
@%p10 bra BB18_18;

div.u32 %r45, %r34, %r18;
setp.ne.s32	%p11, %r45, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p11 bra BB18_18;

setp.lt.u32	%p12, %r34, %r17;
selp.b16	%rs135, %rs3, %rs15, %p12;
add.s32 %r62, %r18, %r34;
setp.ge.u32	%p13, %r62, %r17;
@%p13 bra BB18_17;

mov.u16 %rs136, %rs135;

BB18_14:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p14, %rs20, 0;
@%p14 bra BB18_16;

cvt.u64.u32	%rd24, %r62;
add.s64 %rd26, %rd23, %rd24;
ld.shared.u8 %rs21, [%rd26];
setp.ne.s16	%p15, %rs21, 0;
selp.u16	%rs137, 1, 0, %p15;

BB18_16:
mov.u16 %rs136, %rs137;
add.s32 %r62, %r62, %r18;
setp.lt.u32	%p16, %r62, %r17;
mov.u16 %rs135, %rs136;
@%p16 bra BB18_14;

BB18_17:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd9], %rs134;

BB18_18:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p17, %r34, 0;
mov.u16 %rs131, %rs9;
@%p17 bra BB18_57;

setp.eq.s32	%p18, %r19, 32;
@%p18 bra BB18_25;
bra.uni BB18_20;

BB18_25:
mov.u16 %rs25, 1;
setp.ne.s16	%p23, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p23 bra BB18_57;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p24, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p24 bra BB18_57;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p25, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p25 bra BB18_57;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p26, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p26 bra BB18_57;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p27, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p27 bra BB18_57;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p28, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p28 bra BB18_57;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p29, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p29 bra BB18_57;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p30, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p30 bra BB18_57;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p31, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p31 bra BB18_57;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p32, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p32 bra BB18_57;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p33, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p33 bra BB18_57;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p34, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p34 bra BB18_57;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p35, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p35 bra BB18_57;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p36, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p36 bra BB18_57;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p37, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p37 bra BB18_57;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p38, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p38 bra BB18_57;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p39, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p39 bra BB18_57;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p40, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p40 bra BB18_57;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p41, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p41 bra BB18_57;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p42, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p42 bra BB18_57;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p43, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p43 bra BB18_57;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p44, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p44 bra BB18_57;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p45, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p45 bra BB18_57;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p46, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p46 bra BB18_57;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p47, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p47 bra BB18_57;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p48, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p48 bra BB18_57;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p49, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p49 bra BB18_57;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p50, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p50 bra BB18_57;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p51, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p51 bra BB18_57;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p52, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p52 bra BB18_57;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p53, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p53 bra BB18_57;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p54, %rs86, 0;
selp.u16	%rs131, 1, 0, %p54;
bra.uni BB18_57;

BB18_20:
add.s64 %rd33, %rd23, 1;
mov.u32 %r63, 1;
setp.lt.u32	%p19, %r19, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p19 bra BB18_57;

mov.u16 %rs132, %rs9;

BB18_22:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p20, %rs23, 0;
@%p20 bra BB18_24;

ld.shared.u8 %rs24, [%rd33];
setp.ne.s16	%p21, %rs24, 0;
selp.u16	%rs133, 1, 0, %p21;

BB18_24:
mov.u16 %rs132, %rs133;
add.s64 %rd33, %rd33, 1;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p22, %r63, %r19;
mov.u16 %rs131, %rs132;
@%p22 bra BB18_22;

BB18_57:
setp.ne.s32	%p55, %r34, 0;
@%p55 bra BB18_59;

cvt.u64.u32	%rd29, %r31;
cvta.to.global.u64 %rd30, %rd12;
add.s64 %rd31, %rd30, %rd29;
st.global.u8 [%rd31], %rs131;

BB18_59:
ret;
}


.visible .entry _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[216],
.param .u32 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.local .align 8 .b8 __local_depot19[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<56>;
.reg .b16 %rs<140>;
.reg .b32 %r<54>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot19;
cvta.local.u64 %SP, %rd32;
ld.param.u32 %r24, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd12, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd2, _Z15kernelReduceAllIhjhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB19_2;

BB19_1:
mul.wide.s32 %rd14, %r41, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB19_1;

BB19_2:
mov.u32 %r48, %tid.x;
setp.ge.u32	%p3, %r48, %r24;
mov.u16 %rs138, %rs15;
@%p3 bra BB19_7;

ld.local.u32 %r26, [%rd1+208];
add.s32 %r4, %r26, -1;
ld.local.u32 %r5, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
mul.wide.s32 %rd19, %r26, 4;
add.s64 %rd5, %rd1, %rd19;
mov.u16 %rs139, %rs15;

BB19_4:
mov.u32 %r43, %r48;
mov.u32 %r6, %r43;
mov.u64 %rd30, %rd5;
mov.u32 %r50, 0;
mov.u32 %r51, %r50;
setp.lt.s32	%p4, %r4, 1;
mov.u32 %r42, %r4;
mov.u32 %r46, %r6;
mov.u32 %r47, %r6;
@%p4 bra BB19_6;

BB19_5:
mov.u32 %r8, %r47;
mov.u32 %r7, %r42;
ld.local.u32 %r29, [%rd30+4];
rem.u32 %r30, %r8, %r29;
ld.local.u32 %r31, [%rd30+104];
mad.lo.s32 %r51, %r31, %r30, %r51;
div.u32 %r11, %r8, %r29;
add.s64 %rd30, %rd30, -4;
add.s32 %r12, %r7, -1;
setp.gt.s32	%p5, %r12, 0;
mov.u32 %r42, %r12;
mov.u32 %r46, %r11;
mov.u32 %r47, %r11;
mov.u32 %r50, %r51;
@%p5 bra BB19_5;

BB19_6:
mad.lo.s32 %r32, %r5, %r46, %r50;
cvt.u64.u32	%rd20, %r32;
add.s64 %rd21, %rd4, %rd20;
ld.global.u8 %rs16, [%rd21];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p6, %rs18, 0;
selp.u16	%rs139, 1, 0, %p6;
mov.u32 %r33, %ntid.x;
add.s32 %r48, %r33, %r6;
setp.lt.u32	%p7, %r48, %r24;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p7 bra BB19_4;

BB19_7:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
mov.u32 %r16, %ntid.x;
setp.eq.s32	%p8, %r16, 0;
mov.u16 %rs131, %rs15;
@%p8 bra BB19_57;

mov.u32 %r34, %tid.x;
cvt.u64.u32	%rd22, %r34;
mov.u64 %rd23, smemChar;
add.s64 %rd9, %rd23, %rd22;
setp.ge.u32	%p9, %r34, %r16;
@%p9 bra BB19_10;

st.shared.u8 [%rd9], %rs3;

BB19_10:
bar.sync 0;
mov.u32 %r17, WARP_SZ;
min.u32 %r18, %r16, %r17;
setp.ge.u32	%p10, %r17, %r16;
mov.u16 %rs134, %rs3;
@%p10 bra BB19_18;

div.u32 %r36, %r34, %r17;
setp.ne.s32	%p11, %r36, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p11 bra BB19_18;

setp.lt.u32	%p12, %r34, %r16;
selp.b16	%rs135, %rs3, %rs15, %p12;
add.s32 %r52, %r17, %r34;
setp.ge.u32	%p13, %r52, %r16;
@%p13 bra BB19_17;

mov.u16 %rs136, %rs135;

BB19_14:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p14, %rs20, 0;
@%p14 bra BB19_16;

cvt.u64.u32	%rd24, %r52;
add.s64 %rd26, %rd23, %rd24;
ld.shared.u8 %rs21, [%rd26];
setp.ne.s16	%p15, %rs21, 0;
selp.u16	%rs137, 1, 0, %p15;

BB19_16:
mov.u16 %rs136, %rs137;
add.s32 %r52, %r52, %r17;
setp.lt.u32	%p16, %r52, %r16;
mov.u16 %rs135, %rs136;
@%p16 bra BB19_14;

BB19_17:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd9], %rs134;

BB19_18:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p17, %r34, 0;
mov.u16 %rs131, %rs9;
@%p17 bra BB19_57;

setp.eq.s32	%p18, %r18, 32;
@%p18 bra BB19_25;
bra.uni BB19_20;

BB19_25:
mov.u16 %rs25, 1;
setp.ne.s16	%p23, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p23 bra BB19_57;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p24, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p24 bra BB19_57;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p25, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p25 bra BB19_57;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p26, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p26 bra BB19_57;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p27, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p27 bra BB19_57;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p28, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p28 bra BB19_57;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p29, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p29 bra BB19_57;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p30, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p30 bra BB19_57;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p31, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p31 bra BB19_57;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p32, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p32 bra BB19_57;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p33, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p33 bra BB19_57;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p34, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p34 bra BB19_57;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p35, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p35 bra BB19_57;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p36, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p36 bra BB19_57;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p37, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p37 bra BB19_57;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p38, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p38 bra BB19_57;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p39, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p39 bra BB19_57;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p40, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p40 bra BB19_57;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p41, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p41 bra BB19_57;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p42, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p42 bra BB19_57;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p43, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p43 bra BB19_57;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p44, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p44 bra BB19_57;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p45, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p45 bra BB19_57;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p46, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p46 bra BB19_57;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p47, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p47 bra BB19_57;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p48, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p48 bra BB19_57;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p49, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p49 bra BB19_57;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p50, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p50 bra BB19_57;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p51, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p51 bra BB19_57;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p52, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p52 bra BB19_57;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p53, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p53 bra BB19_57;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p54, %rs86, 0;
selp.u16	%rs131, 1, 0, %p54;
bra.uni BB19_57;

BB19_20:
add.s64 %rd31, %rd23, 1;
mov.u32 %r53, 1;
setp.lt.u32	%p19, %r18, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p19 bra BB19_57;

mov.u16 %rs132, %rs9;

BB19_22:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p20, %rs23, 0;
@%p20 bra BB19_24;

ld.shared.u8 %rs24, [%rd31];
setp.ne.s16	%p21, %rs24, 0;
selp.u16	%rs133, 1, 0, %p21;

BB19_24:
mov.u16 %rs132, %rs133;
add.s64 %rd31, %rd31, 1;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p22, %r53, %r18;
mov.u16 %rs131, %rs132;
@%p22 bra BB19_22;

BB19_57:
mov.u32 %r40, %tid.x;
setp.ne.s32	%p55, %r40, 0;
@%p55 bra BB19_59;

cvta.to.global.u64 %rd29, %rd12;
st.global.u8 [%rd29], %rs131;

BB19_59:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<53>;
.reg .b16 %rs<140>;
.reg .b32 %r<23>;
.reg .b64 %rd<42>;


ld.param.u64 %rd17, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r11, %nctaid.x;
cvt.u64.u32	%rd3, %r11;
add.s64 %rd19, %rd17, %rd3;
add.s64 %rd4, %rd19, -1;
and.b64 %rd20, %rd4, -4294967296;
setp.eq.s64	%p1, %rd20, 0;
@%p1 bra BB20_2;

div.u64 %rd39, %rd4, %rd3;
bra.uni BB20_3;

BB20_2:
cvt.u32.u64	%r12, %rd3;
cvt.u32.u64	%r13, %rd4;
div.u32 %r14, %r13, %r12;
cvt.u64.u32	%rd39, %r14;

BB20_3:
mov.u32 %r15, %ctaid.x;
cvt.u64.u32	%rd21, %r15;
mul.lo.s64 %rd22, %rd21, %rd39;
add.s32 %r16, %r15, 1;
cvt.u64.u32	%rd23, %r16;
mul.lo.s64 %rd24, %rd23, %rd39;
min.u64 %rd8, %rd24, %rd17;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd25, %r1;
add.s64 %rd40, %rd25, %rd22;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p2, %rd40, %rd8;
mov.u16 %rs138, %rs15;
@%p2 bra BB20_6;

ld.param.u64 %rd26, [%rd1];
cvta.to.global.u64 %rd10, %rd26;
cvt.u64.u32	%rd11, %r2;
mov.u16 %rs139, %rs15;

BB20_5:
mul.lo.s64 %rd27, %rd40, %rd2;
add.s64 %rd28, %rd10, %rd27;
ld.global.u8 %rs16, [%rd28];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p3, %rs18, 0;
selp.u16	%rs139, 1, 0, %p3;
add.s64 %rd40, %rd11, %rd40;
setp.lt.u64	%p4, %rd40, %rd8;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p4 bra BB20_5;

BB20_6:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p5, %r2, 0;
mov.u16 %rs131, %rs15;
@%p5 bra BB20_56;

mov.u64 %rd30, smemChar;
add.s64 %rd14, %rd30, %rd25;
setp.ge.u32	%p6, %r1, %r2;
@%p6 bra BB20_9;

st.shared.u8 [%rd14], %rs3;

BB20_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p7, %r3, %r2;
mov.u16 %rs134, %rs3;
@%p7 bra BB20_17;

div.u32 %r18, %r1, %r3;
setp.ne.s32	%p8, %r18, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p8 bra BB20_17;

setp.lt.u32	%p9, %r1, %r2;
selp.b16	%rs135, %rs3, %rs15, %p9;
add.s32 %r21, %r3, %r1;
setp.ge.u32	%p10, %r21, %r2;
@%p10 bra BB20_16;

mov.u16 %rs136, %rs135;

BB20_13:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p11, %rs20, 0;
@%p11 bra BB20_15;

cvt.u64.u32	%rd31, %r21;
add.s64 %rd33, %rd30, %rd31;
ld.shared.u8 %rs21, [%rd33];
setp.ne.s16	%p12, %rs21, 0;
selp.u16	%rs137, 1, 0, %p12;

BB20_15:
mov.u16 %rs136, %rs137;
add.s32 %r21, %r21, %r3;
setp.lt.u32	%p13, %r21, %r2;
mov.u16 %rs135, %rs136;
@%p13 bra BB20_13;

BB20_16:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd14], %rs134;

BB20_17:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p14, %r1, 0;
mov.u16 %rs131, %rs9;
@%p14 bra BB20_56;

setp.eq.s32	%p15, %r4, 32;
@%p15 bra BB20_24;
bra.uni BB20_19;

BB20_24:
mov.u16 %rs25, 1;
setp.ne.s16	%p20, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p20 bra BB20_56;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p21, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p21 bra BB20_56;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p22, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p22 bra BB20_56;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p23, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p23 bra BB20_56;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p24, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p24 bra BB20_56;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p25, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p25 bra BB20_56;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p26, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p26 bra BB20_56;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p27, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p27 bra BB20_56;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p28, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p28 bra BB20_56;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p29, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p29 bra BB20_56;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p30, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p30 bra BB20_56;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p31, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p31 bra BB20_56;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p32, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p32 bra BB20_56;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p33, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p33 bra BB20_56;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p34, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p34 bra BB20_56;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p35, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p35 bra BB20_56;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p36, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p36 bra BB20_56;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p37, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p37 bra BB20_56;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p38, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p38 bra BB20_56;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p39, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p39 bra BB20_56;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p40, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p40 bra BB20_56;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p41, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p41 bra BB20_56;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p42, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p42 bra BB20_56;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p43, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p43 bra BB20_56;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p44, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p44 bra BB20_56;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p45, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p45 bra BB20_56;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p46, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p46 bra BB20_56;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p47, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p47 bra BB20_56;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p48, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p48 bra BB20_56;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p49, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p49 bra BB20_56;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p50, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p50 bra BB20_56;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p51, %rs86, 0;
selp.u16	%rs131, 1, 0, %p51;
bra.uni BB20_56;

BB20_19:
add.s64 %rd41, %rd30, 1;
mov.u32 %r22, 1;
setp.lt.u32	%p16, %r4, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p16 bra BB20_56;

mov.u16 %rs132, %rs9;

BB20_21:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p17, %rs23, 0;
@%p17 bra BB20_23;

ld.shared.u8 %rs24, [%rd41];
setp.ne.s16	%p18, %rs24, 0;
selp.u16	%rs133, 1, 0, %p18;

BB20_23:
mov.u16 %rs132, %rs133;
add.s64 %rd41, %rd41, 1;
add.s32 %r22, %r22, 1;
setp.lt.u32	%p19, %r22, %r4;
mov.u16 %rs131, %rs132;
@%p19 bra BB20_21;

BB20_56:
setp.ne.s32	%p52, %r1, 0;
@%p52 bra BB20_58;

cvta.to.global.u64 %rd36, %rd18;
add.s64 %rd38, %rd36, %rd21;
st.global.u8 [%rd38], %rs131;

BB20_58:
ret;
}


.visible .entry _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<52>;
.reg .b16 %rs<140>;
.reg .b32 %r<16>;
.reg .b64 %rd<26>;


ld.param.u64 %rd11, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd12, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd24, %r1;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p1, %rd24, %rd11;
mov.u16 %rs138, %rs15;
@%p1 bra BB21_3;

ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd4, %rd13;
cvt.u64.u32	%rd5, %r2;
mov.u16 %rs139, %rs15;

BB21_2:
mul.lo.s64 %rd14, %rd24, %rd2;
add.s64 %rd15, %rd4, %rd14;
ld.global.u8 %rs16, [%rd15];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p2, %rs18, 0;
selp.u16	%rs139, 1, 0, %p2;
add.s64 %rd24, %rd5, %rd24;
setp.lt.u64	%p3, %rd24, %rd11;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p3 bra BB21_2;

BB21_3:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p4, %r2, 0;
mov.u16 %rs131, %rs15;
@%p4 bra BB21_53;

cvt.u64.u32	%rd16, %r1;
mov.u64 %rd17, smemChar;
add.s64 %rd8, %rd17, %rd16;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB21_6;

st.shared.u8 [%rd8], %rs3;

BB21_6:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u16 %rs134, %rs3;
@%p6 bra BB21_14;

div.u32 %r12, %r1, %r3;
setp.ne.s32	%p7, %r12, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p7 bra BB21_14;

setp.lt.u32	%p8, %r1, %r2;
selp.b16	%rs135, %rs3, %rs15, %p8;
add.s32 %r14, %r3, %r1;
setp.ge.u32	%p9, %r14, %r2;
@%p9 bra BB21_13;

mov.u16 %rs136, %rs135;

BB21_10:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p10, %rs20, 0;
@%p10 bra BB21_12;

cvt.u64.u32	%rd18, %r14;
add.s64 %rd20, %rd17, %rd18;
ld.shared.u8 %rs21, [%rd20];
setp.ne.s16	%p11, %rs21, 0;
selp.u16	%rs137, 1, 0, %p11;

BB21_12:
mov.u16 %rs136, %rs137;
add.s32 %r14, %r14, %r3;
setp.lt.u32	%p12, %r14, %r2;
mov.u16 %rs135, %rs136;
@%p12 bra BB21_10;

BB21_13:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd8], %rs134;

BB21_14:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p13, %r1, 0;
mov.u16 %rs131, %rs9;
@%p13 bra BB21_53;

setp.eq.s32	%p14, %r4, 32;
@%p14 bra BB21_21;
bra.uni BB21_16;

BB21_21:
mov.u16 %rs25, 1;
setp.ne.s16	%p19, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p19 bra BB21_53;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p20, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p20 bra BB21_53;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p21, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p21 bra BB21_53;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p22, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p22 bra BB21_53;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p23, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p23 bra BB21_53;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p24, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p24 bra BB21_53;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p25, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p25 bra BB21_53;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p26, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p26 bra BB21_53;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p27, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p27 bra BB21_53;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p28, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p28 bra BB21_53;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p29, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p29 bra BB21_53;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p30, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p30 bra BB21_53;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p31, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p31 bra BB21_53;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p32, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p32 bra BB21_53;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p33, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p33 bra BB21_53;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p34, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p34 bra BB21_53;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p35, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p35 bra BB21_53;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p36, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p36 bra BB21_53;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p37, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p37 bra BB21_53;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p38, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p38 bra BB21_53;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p39, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p39 bra BB21_53;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p40, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p40 bra BB21_53;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p41, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p41 bra BB21_53;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p42, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p42 bra BB21_53;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p43, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p43 bra BB21_53;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p44, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p44 bra BB21_53;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p45, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p45 bra BB21_53;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p46, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p46 bra BB21_53;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p47, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p47 bra BB21_53;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p48, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p48 bra BB21_53;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p49, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p49 bra BB21_53;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p50, %rs86, 0;
selp.u16	%rs131, 1, 0, %p50;
bra.uni BB21_53;

BB21_16:
add.s64 %rd25, %rd17, 1;
mov.u32 %r15, 1;
setp.lt.u32	%p15, %r4, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p15 bra BB21_53;

mov.u16 %rs132, %rs9;

BB21_18:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p16, %rs23, 0;
@%p16 bra BB21_20;

ld.shared.u8 %rs24, [%rd25];
setp.ne.s16	%p17, %rs24, 0;
selp.u16	%rs133, 1, 0, %p17;

BB21_20:
mov.u16 %rs132, %rs133;
add.s64 %rd25, %rd25, 1;
add.s32 %r15, %r15, 1;
setp.lt.u32	%p18, %r15, %r4;
mov.u16 %rs131, %rs132;
@%p18 bra BB21_18;

BB21_53:
setp.ne.s32	%p51, %r1, 0;
@%p51 bra BB21_55;

cvta.to.global.u64 %rd23, %rd12;
st.global.u8 [%rd23], %rs131;

BB21_55:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<54>;
.reg .b16 %rs<140>;
.reg .b32 %r<31>;
.reg .b64 %rd<56>;


ld.param.u64 %rd24, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd25, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd2, %r10;
add.s64 %rd26, %rd24, %rd2;
add.s64 %rd3, %rd26, -1;
and.b64 %rd27, %rd3, -4294967296;
setp.eq.s64	%p1, %rd27, 0;
@%p1 bra BB22_2;

div.u64 %rd51, %rd3, %rd2;
bra.uni BB22_3;

BB22_2:
cvt.u32.u64	%r11, %rd2;
cvt.u32.u64	%r12, %rd3;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd51, %r13;

BB22_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd28, %r14;
mul.lo.s64 %rd29, %rd28, %rd51;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd30, %r15;
mul.lo.s64 %rd31, %rd30, %rd51;
min.u64 %rd7, %rd31, %rd24;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd32, %r16;
add.s64 %rd52, %rd32, %rd29;
setp.ge.u64	%p2, %rd52, %rd7;
mov.u16 %rs138, %rs15;
@%p2 bra BB22_9;

ld.param.u64 %rd9, [%rd1+16];
ld.param.u64 %rd10, [%rd1+208];
ld.param.u64 %rd11, [%rd1+216];
ld.param.u64 %rd33, [%rd1];
cvta.to.global.u64 %rd12, %rd33;
mov.u16 %rs139, %rs15;

BB22_5:
or.b64 %rd34, %rd52, %rd9;
and.b64 %rd35, %rd34, -4294967296;
setp.eq.s64	%p3, %rd35, 0;
@%p3 bra BB22_7;
bra.uni BB22_6;

BB22_7:
cvt.u32.u64	%r17, %rd9;
cvt.u32.u64	%r18, %rd52;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd53, %r19;
cvt.u64.u32	%rd54, %r20;
bra.uni BB22_8;

BB22_6:
div.u64 %rd53, %rd52, %rd9;
rem.u64 %rd54, %rd52, %rd9;

BB22_8:
mul.lo.s64 %rd36, %rd10, %rd53;
mul.lo.s64 %rd37, %rd11, %rd54;
add.s64 %rd38, %rd36, %rd37;
add.s64 %rd39, %rd12, %rd38;
ld.global.u8 %rs16, [%rd39];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p4, %rs18, 0;
selp.u16	%rs139, 1, 0, %p4;
mov.u32 %r21, %ntid.x;
cvt.u64.u32	%rd40, %r21;
add.s64 %rd52, %rd40, %rd52;
setp.lt.u64	%p5, %rd52, %rd7;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p5 bra BB22_5;

BB22_9:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
mov.u32 %r1, %ntid.x;
setp.eq.s32	%p6, %r1, 0;
mov.u16 %rs131, %rs15;
@%p6 bra BB22_59;

mov.u64 %rd42, smemChar;
add.s64 %rd21, %rd42, %rd32;
setp.ge.u32	%p7, %r16, %r1;
@%p7 bra BB22_12;

st.shared.u8 [%rd21], %rs3;

BB22_12:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p8, %r2, %r1;
mov.u16 %rs134, %rs3;
@%p8 bra BB22_20;

div.u32 %r24, %r16, %r2;
setp.ne.s32	%p9, %r24, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p9 bra BB22_20;

setp.lt.u32	%p10, %r16, %r1;
selp.b16	%rs135, %rs3, %rs15, %p10;
add.s32 %r29, %r2, %r16;
setp.ge.u32	%p11, %r29, %r1;
@%p11 bra BB22_19;

mov.u16 %rs136, %rs135;

BB22_16:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p12, %rs20, 0;
@%p12 bra BB22_18;

cvt.u64.u32	%rd43, %r29;
add.s64 %rd45, %rd42, %rd43;
ld.shared.u8 %rs21, [%rd45];
setp.ne.s16	%p13, %rs21, 0;
selp.u16	%rs137, 1, 0, %p13;

BB22_18:
mov.u16 %rs136, %rs137;
add.s32 %r29, %r29, %r2;
setp.lt.u32	%p14, %r29, %r1;
mov.u16 %rs135, %rs136;
@%p14 bra BB22_16;

BB22_19:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd21], %rs134;

BB22_20:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u16 %rs131, %rs9;
@%p15 bra BB22_59;

setp.eq.s32	%p16, %r3, 32;
@%p16 bra BB22_27;
bra.uni BB22_22;

BB22_27:
mov.u16 %rs25, 1;
setp.ne.s16	%p21, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p21 bra BB22_59;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p22, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p22 bra BB22_59;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p23, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p23 bra BB22_59;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p24, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p24 bra BB22_59;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p25, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p25 bra BB22_59;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p26, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p26 bra BB22_59;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p27, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p27 bra BB22_59;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p28, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p28 bra BB22_59;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p29, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p29 bra BB22_59;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p30, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p30 bra BB22_59;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p31, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p31 bra BB22_59;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p32, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p32 bra BB22_59;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p33, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p33 bra BB22_59;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p34, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p34 bra BB22_59;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p35, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p35 bra BB22_59;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p36, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p36 bra BB22_59;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p37, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p37 bra BB22_59;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p38, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p38 bra BB22_59;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p39, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p39 bra BB22_59;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p40, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p40 bra BB22_59;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p41, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p41 bra BB22_59;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p42, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p42 bra BB22_59;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p43, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p43 bra BB22_59;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p44, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p44 bra BB22_59;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p45, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p45 bra BB22_59;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p46, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p46 bra BB22_59;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p47, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p47 bra BB22_59;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p48, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p48 bra BB22_59;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p49, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p49 bra BB22_59;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p50, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p50 bra BB22_59;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p51, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p51 bra BB22_59;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p52, %rs86, 0;
selp.u16	%rs131, 1, 0, %p52;
bra.uni BB22_59;

BB22_22:
add.s64 %rd55, %rd42, 1;
mov.u32 %r30, 1;
setp.lt.u32	%p17, %r3, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p17 bra BB22_59;

mov.u16 %rs132, %rs9;

BB22_24:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p18, %rs23, 0;
@%p18 bra BB22_26;

ld.shared.u8 %rs24, [%rd55];
setp.ne.s16	%p19, %rs24, 0;
selp.u16	%rs133, 1, 0, %p19;

BB22_26:
mov.u16 %rs132, %rs133;
add.s64 %rd55, %rd55, 1;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p20, %r30, %r3;
mov.u16 %rs131, %rs132;
@%p20 bra BB22_24;

BB22_59:
setp.ne.s32	%p53, %r16, 0;
@%p53 bra BB22_61;

cvta.to.global.u64 %rd48, %rd25;
add.s64 %rd50, %rd48, %rd28;
st.global.u8 [%rd50], %rs131;

BB22_61:
ret;
}


.visible .entry _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.reg .pred %p<53>;
.reg .b16 %rs<140>;
.reg .b32 %r<24>;
.reg .b64 %rd<40>;


ld.param.u64 %rd18, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd19, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd1, _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLi2EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
mov.u32 %r10, %tid.x;
cvt.u64.u32	%rd36, %r10;
setp.ge.u64	%p1, %rd36, %rd18;
mov.u16 %rs138, %rs15;
@%p1 bra BB23_6;

ld.param.u64 %rd3, [%rd1+16];
ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd1+216];
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd6, %rd20;
mov.u16 %rs139, %rs15;

BB23_2:
or.b64 %rd21, %rd36, %rd3;
and.b64 %rd22, %rd21, -4294967296;
setp.eq.s64	%p2, %rd22, 0;
@%p2 bra BB23_4;
bra.uni BB23_3;

BB23_4:
cvt.u32.u64	%r11, %rd3;
cvt.u32.u64	%r12, %rd36;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd37, %r13;
cvt.u64.u32	%rd38, %r14;
bra.uni BB23_5;

BB23_3:
div.u64 %rd37, %rd36, %rd3;
rem.u64 %rd38, %rd36, %rd3;

BB23_5:
mul.lo.s64 %rd23, %rd4, %rd37;
mul.lo.s64 %rd24, %rd5, %rd38;
add.s64 %rd25, %rd23, %rd24;
add.s64 %rd26, %rd6, %rd25;
ld.global.u8 %rs16, [%rd26];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p3, %rs18, 0;
selp.u16	%rs139, 1, 0, %p3;
mov.u32 %r15, %ntid.x;
cvt.u64.u32	%rd27, %r15;
add.s64 %rd36, %rd27, %rd36;
setp.lt.u64	%p4, %rd36, %rd18;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p4 bra BB23_2;

BB23_6:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
mov.u32 %r1, %ntid.x;
setp.eq.s32	%p5, %r1, 0;
mov.u16 %rs131, %rs15;
@%p5 bra BB23_56;

cvt.u64.u32	%rd28, %r10;
mov.u64 %rd29, smemChar;
add.s64 %rd15, %rd29, %rd28;
setp.ge.u32	%p6, %r10, %r1;
@%p6 bra BB23_9;

st.shared.u8 [%rd15], %rs3;

BB23_9:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p7, %r2, %r1;
mov.u16 %rs134, %rs3;
@%p7 bra BB23_17;

div.u32 %r18, %r10, %r2;
setp.ne.s32	%p8, %r18, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p8 bra BB23_17;

setp.lt.u32	%p9, %r10, %r1;
selp.b16	%rs135, %rs3, %rs15, %p9;
add.s32 %r22, %r2, %r10;
setp.ge.u32	%p10, %r22, %r1;
@%p10 bra BB23_16;

mov.u16 %rs136, %rs135;

BB23_13:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p11, %rs20, 0;
@%p11 bra BB23_15;

cvt.u64.u32	%rd30, %r22;
add.s64 %rd32, %rd29, %rd30;
ld.shared.u8 %rs21, [%rd32];
setp.ne.s16	%p12, %rs21, 0;
selp.u16	%rs137, 1, 0, %p12;

BB23_15:
mov.u16 %rs136, %rs137;
add.s32 %r22, %r22, %r2;
setp.lt.u32	%p13, %r22, %r1;
mov.u16 %rs135, %rs136;
@%p13 bra BB23_13;

BB23_16:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd15], %rs134;

BB23_17:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p14, %r10, 0;
mov.u16 %rs131, %rs9;
@%p14 bra BB23_56;

setp.eq.s32	%p15, %r3, 32;
@%p15 bra BB23_24;
bra.uni BB23_19;

BB23_24:
mov.u16 %rs25, 1;
setp.ne.s16	%p20, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p20 bra BB23_56;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p21, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p21 bra BB23_56;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p22, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p22 bra BB23_56;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p23, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p23 bra BB23_56;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p24, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p24 bra BB23_56;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p25, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p25 bra BB23_56;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p26, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p26 bra BB23_56;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p27, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p27 bra BB23_56;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p28, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p28 bra BB23_56;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p29, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p29 bra BB23_56;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p30, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p30 bra BB23_56;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p31, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p31 bra BB23_56;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p32, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p32 bra BB23_56;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p33, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p33 bra BB23_56;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p34, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p34 bra BB23_56;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p35, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p35 bra BB23_56;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p36, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p36 bra BB23_56;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p37, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p37 bra BB23_56;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p38, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p38 bra BB23_56;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p39, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p39 bra BB23_56;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p40, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p40 bra BB23_56;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p41, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p41 bra BB23_56;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p42, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p42 bra BB23_56;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p43, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p43 bra BB23_56;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p44, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p44 bra BB23_56;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p45, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p45 bra BB23_56;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p46, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p46 bra BB23_56;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p47, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p47 bra BB23_56;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p48, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p48 bra BB23_56;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p49, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p49 bra BB23_56;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p50, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p50 bra BB23_56;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p51, %rs86, 0;
selp.u16	%rs131, 1, 0, %p51;
bra.uni BB23_56;

BB23_19:
add.s64 %rd39, %rd29, 1;
mov.u32 %r23, 1;
setp.lt.u32	%p16, %r3, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p16 bra BB23_56;

mov.u16 %rs132, %rs9;

BB23_21:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p17, %rs23, 0;
@%p17 bra BB23_23;

ld.shared.u8 %rs24, [%rd39];
setp.ne.s16	%p18, %rs24, 0;
selp.u16	%rs133, 1, 0, %p18;

BB23_23:
mov.u16 %rs132, %rs133;
add.s64 %rd39, %rd39, 1;
add.s32 %r23, %r23, 1;
setp.lt.u32	%p19, %r23, %r3;
mov.u16 %rs131, %rs132;
@%p19 bra BB23_21;

BB23_56:
setp.ne.s32	%p52, %r10, 0;
@%p52 bra BB23_58;

cvta.to.global.u64 %rd35, %rd19;
st.global.u8 [%rd35], %rs131;

BB23_58:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.local .align 8 .b8 __local_depot24[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<58>;
.reg .b16 %rs<140>;
.reg .b32 %r<40>;
.reg .b64 %rd<86>;


mov.u64 %rd85, __local_depot24;
cvta.local.u64 %SP, %rd85;
ld.param.u64 %rd34, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd35, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd2, _Z20kernelReduceAllPass1IhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
add.u64 %rd36, %SP, 0;
cvta.to.local.u64 %rd1, %rd36;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB24_2;

BB24_1:
mul.wide.s32 %rd37, %r36, 8;
add.s64 %rd38, %rd2, %rd37;
ld.param.u64 %rd39, [%rd38];
add.s64 %rd40, %rd1, %rd37;
st.local.u64 [%rd40], %rd39;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 52;
@%p2 bra BB24_1;

BB24_2:
mov.u32 %r16, %nctaid.x;
cvt.u64.u32	%rd4, %r16;
add.s64 %rd41, %rd34, %rd4;
add.s64 %rd5, %rd41, -1;
and.b64 %rd42, %rd5, -4294967296;
setp.eq.s64	%p3, %rd42, 0;
@%p3 bra BB24_4;

div.u64 %rd70, %rd5, %rd4;
bra.uni BB24_5;

BB24_4:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd5;
div.u32 %r19, %r18, %r17;
cvt.u64.u32	%rd70, %r19;

BB24_5:
mov.u32 %r20, %ctaid.x;
cvt.u64.u32	%rd43, %r20;
mul.lo.s64 %rd44, %rd43, %rd70;
add.s32 %r21, %r20, 1;
cvt.u64.u32	%rd45, %r21;
mul.lo.s64 %rd46, %rd45, %rd70;
min.u64 %rd9, %rd46, %rd34;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd47, %r22;
add.s64 %rd80, %rd47, %rd44;
setp.ge.u64	%p4, %rd80, %rd9;
mov.u16 %rs138, %rs15;
@%p4 bra BB24_13;

ld.local.u32 %r23, [%rd1+408];
add.s32 %r3, %r23, -1;
ld.local.u64 %rd11, [%rd1+208];
ld.local.u64 %rd48, [%rd1];
cvta.to.global.u64 %rd12, %rd48;
mul.wide.s32 %rd49, %r23, 8;
add.s64 %rd13, %rd1, %rd49;
mov.u16 %rs139, %rs15;

BB24_7:
mov.u64 %rd73, %rd80;
mov.u64 %rd14, %rd73;
mov.u64 %rd71, %rd13;
mov.u64 %rd82, 0;
mov.u64 %rd83, %rd82;
setp.lt.s32	%p5, %r3, 1;
mov.u32 %r37, %r3;
mov.u64 %rd77, %rd14;
mov.u64 %rd78, %rd14;
@%p5 bra BB24_12;

BB24_8:
mov.u64 %rd17, %rd78;
mov.u32 %r4, %r37;
ld.local.u64 %rd19, [%rd71];
or.b64 %rd52, %rd17, %rd19;
and.b64 %rd53, %rd52, -4294967296;
setp.eq.s64	%p6, %rd53, 0;
@%p6 bra BB24_10;
bra.uni BB24_9;

BB24_10:
cvt.u32.u64	%r24, %rd19;
cvt.u32.u64	%r25, %rd17;
div.u32 %r26, %r25, %r24;
rem.u32 %r27, %r25, %r24;
cvt.u64.u32	%rd79, %r26;
cvt.u64.u32	%rd72, %r27;
bra.uni BB24_11;

BB24_9:
div.u64 %rd79, %rd17, %rd19;
rem.u64 %rd72, %rd17, %rd19;

BB24_11:
mov.u64 %rd24, %rd79;
ld.local.u64 %rd54, [%rd71+200];
mul.lo.s64 %rd55, %rd54, %rd72;
add.s64 %rd83, %rd55, %rd83;
add.s64 %rd71, %rd71, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p7, %r5, 0;
mov.u32 %r37, %r5;
mov.u64 %rd77, %rd24;
mov.u64 %rd78, %rd24;
mov.u64 %rd82, %rd83;
@%p7 bra BB24_8;

BB24_12:
mul.lo.s64 %rd56, %rd11, %rd77;
add.s64 %rd57, %rd56, %rd82;
add.s64 %rd58, %rd12, %rd57;
ld.global.u8 %rs16, [%rd58];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p8, %rs18, 0;
selp.u16	%rs139, 1, 0, %p8;
mov.u32 %r28, %ntid.x;
cvt.u64.u32	%rd59, %r28;
add.s64 %rd80, %rd59, %rd14;
setp.lt.u64	%p9, %rd80, %rd9;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p9 bra BB24_7;

BB24_13:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p10, %r6, 0;
mov.u16 %rs131, %rs15;
@%p10 bra BB24_63;

mov.u64 %rd61, smemChar;
add.s64 %rd31, %rd61, %rd47;
setp.ge.u32	%p11, %r22, %r6;
@%p11 bra BB24_16;

st.shared.u8 [%rd31], %rs3;

BB24_16:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p12, %r7, %r6;
mov.u16 %rs134, %rs3;
@%p12 bra BB24_24;

div.u32 %r31, %r22, %r7;
setp.ne.s32	%p13, %r31, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p13 bra BB24_24;

setp.lt.u32	%p14, %r22, %r6;
selp.b16	%rs135, %rs3, %rs15, %p14;
add.s32 %r38, %r7, %r22;
setp.ge.u32	%p15, %r38, %r6;
@%p15 bra BB24_23;

mov.u16 %rs136, %rs135;

BB24_20:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p16, %rs20, 0;
@%p16 bra BB24_22;

cvt.u64.u32	%rd62, %r38;
add.s64 %rd64, %rd61, %rd62;
ld.shared.u8 %rs21, [%rd64];
setp.ne.s16	%p17, %rs21, 0;
selp.u16	%rs137, 1, 0, %p17;

BB24_22:
mov.u16 %rs136, %rs137;
add.s32 %r38, %r38, %r7;
setp.lt.u32	%p18, %r38, %r6;
mov.u16 %rs135, %rs136;
@%p18 bra BB24_20;

BB24_23:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd31], %rs134;

BB24_24:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p19, %r22, 0;
mov.u16 %rs131, %rs9;
@%p19 bra BB24_63;

setp.eq.s32	%p20, %r8, 32;
@%p20 bra BB24_31;
bra.uni BB24_26;

BB24_31:
mov.u16 %rs25, 1;
setp.ne.s16	%p25, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p25 bra BB24_63;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p26, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p26 bra BB24_63;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p27, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p27 bra BB24_63;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p28, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p28 bra BB24_63;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p29, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p29 bra BB24_63;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p30, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p30 bra BB24_63;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p31, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p31 bra BB24_63;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p32, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p32 bra BB24_63;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p33, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p33 bra BB24_63;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p34, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p34 bra BB24_63;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p35, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p35 bra BB24_63;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p36, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p36 bra BB24_63;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p37, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p37 bra BB24_63;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p38, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p38 bra BB24_63;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p39, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p39 bra BB24_63;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p40, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p40 bra BB24_63;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p41, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p41 bra BB24_63;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p42, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p42 bra BB24_63;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p43, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p43 bra BB24_63;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p44, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p44 bra BB24_63;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p45, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p45 bra BB24_63;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p46, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p46 bra BB24_63;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p47, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p47 bra BB24_63;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p48, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p48 bra BB24_63;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p49, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p49 bra BB24_63;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p50, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p50 bra BB24_63;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p51, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p51 bra BB24_63;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p52, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p52 bra BB24_63;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p53, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p53 bra BB24_63;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p54, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p54 bra BB24_63;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p55, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p55 bra BB24_63;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p56, %rs86, 0;
selp.u16	%rs131, 1, 0, %p56;
bra.uni BB24_63;

BB24_26:
add.s64 %rd84, %rd61, 1;
mov.u32 %r39, 1;
setp.lt.u32	%p21, %r8, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p21 bra BB24_63;

mov.u16 %rs132, %rs9;

BB24_28:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p22, %rs23, 0;
@%p22 bra BB24_30;

ld.shared.u8 %rs24, [%rd84];
setp.ne.s16	%p23, %rs24, 0;
selp.u16	%rs133, 1, 0, %p23;

BB24_30:
mov.u16 %rs132, %rs133;
add.s64 %rd84, %rd84, 1;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p24, %r39, %r8;
mov.u16 %rs131, %rs132;
@%p24 bra BB24_28;

BB24_63:
setp.ne.s32	%p57, %r22, 0;
@%p57 bra BB24_65;

cvta.to.global.u64 %rd67, %rd35;
add.s64 %rd69, %rd67, %rd43;
st.global.u8 [%rd69], %rs131;

BB24_65:
ret;
}


.visible .entry _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8_(
.param .align 8 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0[416],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1,
.param .u8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_4[1],
.param .u64 _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5
)
{
.local .align 8 .b8 __local_depot25[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<57>;
.reg .b16 %rs<140>;
.reg .b32 %r<33>;
.reg .b64 %rd<70>;


mov.u64 %rd69, __local_depot25;
cvta.local.u64 %SP, %rd69;
ld.param.u64 %rd28, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_1];
ld.param.u64 %rd29, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_5];
ld.param.u8 %rs15, [_Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_2];
mov.u64 %rd2, _Z15kernelReduceAllIhmhN6thrust8identityIhEE10LogicalAnyLin1EEv10TensorInfoIT_T0_ES6_T1_T2_T3_PS8__param_0;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd1, %rd30;
mov.u32 %r29, 0;
mov.pred %p1, 0;
@%p1 bra BB25_2;

BB25_1:
mul.wide.s32 %rd31, %r29, 8;
add.s64 %rd32, %rd2, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd1, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p2, %r29, 52;
@%p2 bra BB25_1;

BB25_2:
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd64, %r16;
setp.ge.u64	%p3, %rd64, %rd28;
mov.u16 %rs138, %rs15;
@%p3 bra BB25_10;

ld.local.u32 %r17, [%rd1+408];
add.s32 %r3, %r17, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd35, [%rd1];
cvta.to.global.u64 %rd6, %rd35;
mul.wide.s32 %rd36, %r17, 8;
add.s64 %rd7, %rd1, %rd36;
mov.u16 %rs139, %rs15;

BB25_4:
mov.u64 %rd57, %rd64;
mov.u64 %rd8, %rd57;
mov.u64 %rd55, %rd7;
mov.u64 %rd66, 0;
mov.u64 %rd67, %rd66;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r30, %r3;
mov.u64 %rd61, %rd8;
mov.u64 %rd62, %rd8;
@%p4 bra BB25_9;

BB25_5:
mov.u64 %rd11, %rd62;
mov.u32 %r4, %r30;
ld.local.u64 %rd13, [%rd55];
or.b64 %rd39, %rd11, %rd13;
and.b64 %rd40, %rd39, -4294967296;
setp.eq.s64	%p5, %rd40, 0;
@%p5 bra BB25_7;
bra.uni BB25_6;

BB25_7:
cvt.u32.u64	%r18, %rd13;
cvt.u32.u64	%r19, %rd11;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd63, %r20;
cvt.u64.u32	%rd56, %r21;
bra.uni BB25_8;

BB25_6:
div.u64 %rd63, %rd11, %rd13;
rem.u64 %rd56, %rd11, %rd13;

BB25_8:
mov.u64 %rd18, %rd63;
ld.local.u64 %rd41, [%rd55+200];
mul.lo.s64 %rd42, %rd41, %rd56;
add.s64 %rd67, %rd42, %rd67;
add.s64 %rd55, %rd55, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r30, %r5;
mov.u64 %rd61, %rd18;
mov.u64 %rd62, %rd18;
mov.u64 %rd66, %rd67;
@%p6 bra BB25_5;

BB25_9:
mul.lo.s64 %rd43, %rd5, %rd61;
add.s64 %rd44, %rd43, %rd66;
add.s64 %rd45, %rd6, %rd44;
ld.global.u8 %rs16, [%rd45];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p7, %rs18, 0;
selp.u16	%rs139, 1, 0, %p7;
mov.u32 %r22, %ntid.x;
cvt.u64.u32	%rd46, %r22;
add.s64 %rd64, %rd46, %rd8;
setp.lt.u64	%p8, %rd64, %rd28;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p8 bra BB25_4;

BB25_10:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p9, %r6, 0;
mov.u16 %rs131, %rs15;
@%p9 bra BB25_60;

cvt.u64.u32	%rd47, %r16;
mov.u64 %rd48, smemChar;
add.s64 %rd25, %rd48, %rd47;
setp.ge.u32	%p10, %r16, %r6;
@%p10 bra BB25_13;

st.shared.u8 [%rd25], %rs3;

BB25_13:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p11, %r7, %r6;
mov.u16 %rs134, %rs3;
@%p11 bra BB25_21;

div.u32 %r25, %r16, %r7;
setp.ne.s32	%p12, %r25, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p12 bra BB25_21;

setp.lt.u32	%p13, %r16, %r6;
selp.b16	%rs135, %rs3, %rs15, %p13;
add.s32 %r31, %r7, %r16;
setp.ge.u32	%p14, %r31, %r6;
@%p14 bra BB25_20;

mov.u16 %rs136, %rs135;

BB25_17:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p15, %rs20, 0;
@%p15 bra BB25_19;

cvt.u64.u32	%rd49, %r31;
add.s64 %rd51, %rd48, %rd49;
ld.shared.u8 %rs21, [%rd51];
setp.ne.s16	%p16, %rs21, 0;
selp.u16	%rs137, 1, 0, %p16;

BB25_19:
mov.u16 %rs136, %rs137;
add.s32 %r31, %r31, %r7;
setp.lt.u32	%p17, %r31, %r6;
mov.u16 %rs135, %rs136;
@%p17 bra BB25_17;

BB25_20:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd25], %rs134;

BB25_21:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p18, %r16, 0;
mov.u16 %rs131, %rs9;
@%p18 bra BB25_60;

setp.eq.s32	%p19, %r8, 32;
@%p19 bra BB25_28;
bra.uni BB25_23;

BB25_28:
mov.u16 %rs25, 1;
setp.ne.s16	%p24, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p24 bra BB25_60;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p25, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p25 bra BB25_60;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p26, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p26 bra BB25_60;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p27, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p27 bra BB25_60;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p28, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p28 bra BB25_60;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p29, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p29 bra BB25_60;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p30, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p30 bra BB25_60;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p31, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p31 bra BB25_60;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p32, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p32 bra BB25_60;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p33, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p33 bra BB25_60;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p34, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p34 bra BB25_60;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p35, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p35 bra BB25_60;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p36, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p36 bra BB25_60;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p37, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p37 bra BB25_60;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p38, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p38 bra BB25_60;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p39, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p39 bra BB25_60;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p40, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p40 bra BB25_60;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p41, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p41 bra BB25_60;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p42, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p42 bra BB25_60;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p43, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p43 bra BB25_60;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p44, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p44 bra BB25_60;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p45, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p45 bra BB25_60;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p46, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p46 bra BB25_60;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p47, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p47 bra BB25_60;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p48, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p48 bra BB25_60;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p49, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p49 bra BB25_60;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p50, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p50 bra BB25_60;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p51, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p51 bra BB25_60;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p52, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p52 bra BB25_60;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p53, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p53 bra BB25_60;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p54, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p54 bra BB25_60;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p55, %rs86, 0;
selp.u16	%rs131, 1, 0, %p55;
bra.uni BB25_60;

BB25_23:
add.s64 %rd68, %rd48, 1;
mov.u32 %r32, 1;
setp.lt.u32	%p20, %r8, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p20 bra BB25_60;

mov.u16 %rs132, %rs9;

BB25_25:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p21, %rs23, 0;
@%p21 bra BB25_27;

ld.shared.u8 %rs24, [%rd68];
setp.ne.s16	%p22, %rs24, 0;
selp.u16	%rs133, 1, 0, %p22;

BB25_27:
mov.u16 %rs132, %rs133;
add.s64 %rd68, %rd68, 1;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p23, %r32, %r8;
mov.u16 %rs131, %rs132;
@%p23 bra BB25_25;

BB25_60:
setp.ne.s32	%p56, %r16, 0;
@%p56 bra BB25_62;

cvta.to.global.u64 %rd54, %rd29;
st.global.u8 [%rd54], %rs131;

BB25_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<55>;
.reg .b16 %rs<139>;
.reg .b32 %r<36>;
.reg .b64 %rd<25>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB26_56;

ld.param.u64 %rd7, [%rd2];
cvta.to.global.u64 %rd3, %rd7;
ld.param.u32 %r22, [%rd2+108];
mul.lo.s32 %r2, %r1, %r22;
mov.u32 %r3, %tid.x;
mov.u32 %r4, %ntid.x;
setp.ge.u32	%p2, %r3, %r14;
mov.u16 %rs137, %rs15;
@%p2 bra BB26_4;

mov.u32 %r33, %r3;
mov.u16 %rs138, %rs15;

BB26_3:
mov.u32 %r5, %r33;
add.s32 %r23, %r5, %r2;
cvt.u64.u32	%rd8, %r23;
add.s64 %rd9, %rd3, %rd8;
ld.global.u8 %rs16, [%rd9];
setp.ne.s16	%p3, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p4, %rs17, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs138, 1, 0, %p5;
add.s32 %r6, %r4, %r5;
setp.lt.u32	%p6, %r6, %r14;
mov.u32 %r33, %r6;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p6 bra BB26_3;

BB26_4:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p7, %r4, 0;
mov.u16 %rs130, %rs15;
@%p7 bra BB26_54;

cvt.u64.u32	%rd10, %r3;
mov.u64 %rd11, smemChar;
add.s64 %rd4, %rd11, %rd10;
setp.ge.u32	%p8, %r3, %r4;
@%p8 bra BB26_7;

st.shared.u8 [%rd4], %rs3;

BB26_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r4, %r7;
setp.ge.u32	%p9, %r7, %r4;
mov.u16 %rs133, %rs3;
@%p9 bra BB26_15;

mov.u32 %r24, %tid.x;
div.u32 %r25, %r24, %r7;
setp.ne.s32	%p10, %r25, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p10 bra BB26_15;

setp.lt.u32	%p11, %r24, %r4;
selp.b16	%rs134, %rs3, %rs15, %p11;
add.s32 %r34, %r7, %r24;
setp.ge.u32	%p12, %r34, %r4;
@%p12 bra BB26_14;

mov.u16 %rs135, %rs134;

BB26_11:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p13, %rs19, 0;
mov.u16 %rs136, 0;
@%p13 bra BB26_13;

cvt.u64.u32	%rd12, %r34;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs20, [%rd14];
setp.ne.s16	%p14, %rs20, 0;
selp.u16	%rs136, 1, 0, %p14;

BB26_13:
mov.u16 %rs135, %rs136;
add.s32 %r34, %r34, %r7;
setp.lt.u32	%p15, %r34, %r4;
mov.u16 %rs134, %rs135;
@%p15 bra BB26_11;

BB26_14:
mov.u16 %rs133, %rs134;
cvt.u64.u32	%rd15, %r24;
add.s64 %rd17, %rd11, %rd15;
st.shared.u8 [%rd17], %rs133;

BB26_15:
mov.u16 %rs9, %rs133;
bar.sync 0;
mov.u32 %r28, %tid.x;
setp.ne.s32	%p16, %r28, 0;
mov.u16 %rs130, %rs9;
@%p16 bra BB26_54;

setp.eq.s32	%p17, %r8, 32;
@%p17 bra BB26_22;
bra.uni BB26_17;

BB26_22:
setp.eq.s16	%p22, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p22 bra BB26_54;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p23, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p23 bra BB26_54;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p24, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p24 bra BB26_54;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p25, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p25 bra BB26_54;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p26, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p26 bra BB26_54;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p27, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p27 bra BB26_54;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p28, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p28 bra BB26_54;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p29, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p29 bra BB26_54;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p30, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p30 bra BB26_54;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p31, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p31 bra BB26_54;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p32, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p32 bra BB26_54;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p33, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p33 bra BB26_54;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p34, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p34 bra BB26_54;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p35, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p35 bra BB26_54;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p36, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p36 bra BB26_54;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p37, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p37 bra BB26_54;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p38, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p38 bra BB26_54;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p39, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p39 bra BB26_54;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p40, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p40 bra BB26_54;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p41, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p41 bra BB26_54;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p42, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p42 bra BB26_54;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p43, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p43 bra BB26_54;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p44, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p44 bra BB26_54;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p45, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p45 bra BB26_54;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p46, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p46 bra BB26_54;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p47, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p47 bra BB26_54;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p48, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p48 bra BB26_54;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p49, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p49 bra BB26_54;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p50, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p50 bra BB26_54;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p51, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p51 bra BB26_54;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p52, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p52 bra BB26_54;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p53, %rs85, 0;
selp.u16	%rs130, 1, 0, %p53;
bra.uni BB26_54;

BB26_17:
add.s64 %rd24, %rd11, 1;
mov.u32 %r35, 1;
setp.lt.u32	%p18, %r8, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p18 bra BB26_54;

mov.u16 %rs131, %rs9;

BB26_19:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p19, %rs22, 0;
mov.u16 %rs132, 0;
@%p19 bra BB26_21;

ld.shared.u8 %rs23, [%rd24];
setp.ne.s16	%p20, %rs23, 0;
selp.u16	%rs132, 1, 0, %p20;

BB26_21:
mov.u16 %rs131, %rs132;
add.s64 %rd24, %rd24, 1;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p21, %r35, %r8;
mov.u16 %rs130, %rs131;
@%p21 bra BB26_19;

BB26_54:
mov.u32 %r30, %tid.x;
setp.ne.s32	%p54, %r30, 0;
@%p54 bra BB26_56;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
ld.param.u32 %r31, [%rd1+108];
mul.lo.s32 %r32, %r1, %r31;
cvt.u64.u32	%rd22, %r32;
add.s64 %rd23, %rd21, %rd22;
st.global.u8 [%rd23], %rs130;

BB26_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<7>;
.reg .b16 %rs<8>;
.reg .b32 %r<25>;
.reg .b64 %rd<11>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB27_4;

ld.param.u64 %rd4, [%rd2];
cvta.to.global.u64 %rd3, %rd4;
ld.param.u32 %r20, [%rd2+108];
mul.lo.s32 %r24, %r1, %r20;
setp.eq.s32	%p2, %r8, 0;
mov.u32 %r23, 0;
@%p2 bra BB27_3;

BB27_2:
cvt.u64.u32	%rd5, %r24;
add.s64 %rd6, %rd3, %rd5;
ld.global.u8 %rs5, [%rd6];
setp.ne.s16	%p3, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p4, %rs6, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs7, 1, 0, %p5;
add.s32 %r24, %r24, %r7;
add.s32 %r23, %r23, 1;
setp.lt.u32	%p6, %r23, %r8;
@%p6 bra BB27_2;

BB27_3:
ld.param.u64 %rd7, [%rd1];
cvta.to.global.u64 %rd8, %rd7;
ld.param.u32 %r21, [%rd1+108];
mul.lo.s32 %r22, %r1, %r21;
cvt.u64.u32	%rd9, %r22;
add.s64 %rd10, %rd8, %rd9;
st.global.u8 [%rd10], %rs7;

BB27_4:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot28[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<130>;
.reg .b16 %rs<88>;
.reg .b32 %r<220>;
.reg .b64 %rd<102>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd101, __local_depot28;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r40, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd12, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd13, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd14, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd15, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd16, [%rd14];
cvta.to.global.u64 %rd17, %rd16;
ld.param.u64 %rd18, [%rd15];
cvta.to.global.u64 %rd1, %rd18;
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r1, %r43, %r44, %r45;
mov.u32 %r218, %tid.y;
ld.param.u32 %r46, [%rd14+108];
mul.lo.s32 %r47, %r1, %r46;
ld.param.u32 %r48, [%rd15+108];
mul.lo.s32 %r3, %r1, %r48;
mov.u32 %r49, %nctaid.y;
setp.eq.s32	%p16, %r49, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd19, %r47;
add.s64 %rd2, %rd17, %rd19;
@%p16 bra BB28_40;
bra.uni BB28_1;

BB28_40:
setp.lt.u32	%p92, %r1, %r42;
min.u32 %r30, %r41, %r4;
setp.lt.u32	%p93, %r218, %r41;
and.pred %p94, %p92, %p93;
mov.u16 %rs80, %rs18;
@!%p94 bra BB28_49;
bra.uni BB28_41;

BB28_41:
mov.u16 %rs81, %rs18;

BB28_42:
mad.lo.s32 %r32, %r4, 3, %r218;
setp.lt.u32	%p95, %r32, %r41;
add.s32 %r33, %r218, %r4;
shl.b32 %r175, %r4, 1;
add.s32 %r34, %r218, %r175;
mad.lo.s32 %r176, %r218, %r40, %r3;
cvt.u64.u32	%rd79, %r176;
add.s64 %rd9, %rd1, %rd79;
mad.lo.s32 %r177, %r33, %r40, %r3;
cvt.u64.u32	%rd80, %r177;
add.s64 %rd10, %rd1, %rd80;
mad.lo.s32 %r178, %r34, %r40, %r3;
cvt.u64.u32	%rd81, %r178;
add.s64 %rd11, %rd1, %rd81;
@%p95 bra BB28_47;
bra.uni BB28_43;

BB28_47:
and.b16 %rs60, %rs81, 255;
setp.ne.s16	%p107, %rs60, 0;
mad.lo.s32 %r179, %r32, %r40, %r3;
cvt.u64.u32	%rd82, %r179;
add.s64 %rd83, %rd1, %rd82;
ld.global.u8 %rs61, [%rd9];
setp.ne.s16	%p108, %rs61, 0;
and.pred %p109, %p108, %p107;
ld.global.u8 %rs62, [%rd10];
setp.ne.s16	%p110, %rs62, 0;
and.pred %p111, %p109, %p110;
ld.global.u8 %rs63, [%rd11];
setp.ne.s16	%p112, %rs63, 0;
and.pred %p113, %p111, %p112;
ld.global.u8 %rs64, [%rd83];
setp.ne.s16	%p114, %rs64, 0;
and.pred %p129, %p114, %p113;
bra.uni BB28_48;

BB28_43:
setp.lt.u32	%p96, %r34, %r41;
@%p96 bra BB28_46;
bra.uni BB28_44;

BB28_46:
and.b16 %rs56, %rs81, 255;
setp.ne.s16	%p101, %rs56, 0;
ld.global.u8 %rs57, [%rd9];
setp.ne.s16	%p102, %rs57, 0;
and.pred %p103, %p102, %p101;
ld.global.u8 %rs58, [%rd10];
setp.ne.s16	%p104, %rs58, 0;
and.pred %p105, %p103, %p104;
ld.global.u8 %rs59, [%rd11];
setp.ne.s16	%p106, %rs59, 0;
and.pred %p129, %p106, %p105;
bra.uni BB28_48;

BB28_44:
and.b16 %rs53, %rs81, 255;
setp.ne.s16	%p97, %rs53, 0;
ld.global.u8 %rs54, [%rd9];
setp.ne.s16	%p98, %rs54, 0;
and.pred %p129, %p98, %p97;
setp.ge.u32	%p99, %r33, %r41;
@%p99 bra BB28_48;

ld.global.u8 %rs55, [%rd10];
setp.ne.s16	%p100, %rs55, 0;
and.pred %p129, %p100, %p129;

BB28_48:
selp.u16	%rs81, 1, 0, %p129;
shl.b32 %r181, %r4, 2;
add.s32 %r218, %r218, %r181;
setp.lt.u32	%p115, %r218, %r41;
mov.u16 %rs80, %rs81;
@%p115 bra BB28_42;

BB28_49:
mov.u32 %r36, %tid.y;
mad.lo.s32 %r184, %r36, %r43, %r45;
cvt.u64.u32	%rd84, %r184;
mov.u64 %rd85, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd86, %rd85, %rd84;
st.shared.u8 [%rd86], %rs80;
clz.b32 %r185, %r30;
mov.u32 %r186, 31;
sub.s32 %r187, %r186, %r185;
mov.u32 %r188, 1;
shl.b32 %r189, %r188, %r187;
setp.eq.s32	%p116, %r30, %r189;
selp.u32	%r190, 1, 0, %p116;
shr.s32 %r219, %r189, %r190;
setp.lt.s32	%p117, %r219, 1;
@%p117 bra BB28_55;

BB28_50:
bar.sync 0;
add.s32 %r191, %r219, %r36;
setp.lt.u32	%p118, %r191, %r30;
setp.lt.u32	%p119, %r36, %r219;
and.pred %p120, %p119, %p118;
@!%p120 bra BB28_54;
bra.uni BB28_51;

BB28_51:
ld.shared.u8 %rs66, [%rd86];
setp.eq.s16	%p121, %rs66, 0;
mov.u16 %rs87, 0;
@%p121 bra BB28_53;

mul.lo.s32 %r197, %r219, %r43;
cvt.u64.u32	%rd90, %r197;
add.s64 %rd92, %rd90, %rd84;
add.s64 %rd94, %rd85, %rd92;
ld.shared.u8 %rs67, [%rd94];
setp.ne.s16	%p122, %rs67, 0;
selp.u16	%rs87, 1, 0, %p122;

BB28_53:
st.shared.u8 [%rd86], %rs87;

BB28_54:
shr.s32 %r219, %r219, 1;
setp.gt.s32	%p123, %r219, 0;
@%p123 bra BB28_50;

BB28_55:
setp.eq.s32	%p125, %r36, 0;
and.pred %p126, %p125, %p92;
@!%p126 bra BB28_57;
bra.uni BB28_56;

BB28_56:
ld.shared.u8 %rs68, [%rd86];
st.global.u8 [%rd2], %rs68;
bra.uni BB28_57;

BB28_1:
setp.lt.u32	%p17, %r1, %r42;
mov.u32 %r50, %ctaid.y;
shl.b32 %r51, %r50, 8;
sub.s32 %r52, %r41, %r51;
mov.u32 %r53, 256;
min.u32 %r5, %r52, %r53;
mad.lo.s32 %r6, %r51, %r40, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p18, %r218, %r5;
and.pred %p19, %p17, %p18;
mov.u16 %rs85, %rs18;
@!%p19 bra BB28_10;
bra.uni BB28_2;

BB28_2:
mov.u32 %r214, %tid.y;
mov.u16 %rs86, %rs18;

BB28_3:
mad.lo.s32 %r10, %r4, 3, %r214;
setp.lt.u32	%p20, %r10, %r5;
add.s32 %r11, %r214, %r4;
shl.b32 %r55, %r4, 1;
add.s32 %r12, %r214, %r55;
mad.lo.s32 %r56, %r214, %r40, %r6;
cvt.u64.u32	%rd20, %r56;
add.s64 %rd3, %rd1, %rd20;
mad.lo.s32 %r57, %r11, %r40, %r6;
cvt.u64.u32	%rd21, %r57;
add.s64 %rd4, %rd1, %rd21;
mad.lo.s32 %r58, %r12, %r40, %r6;
cvt.u64.u32	%rd22, %r58;
add.s64 %rd5, %rd1, %rd22;
@%p20 bra BB28_8;
bra.uni BB28_4;

BB28_8:
and.b16 %rs26, %rs86, 255;
setp.ne.s16	%p32, %rs26, 0;
mad.lo.s32 %r59, %r10, %r40, %r6;
cvt.u64.u32	%rd23, %r59;
add.s64 %rd24, %rd1, %rd23;
ld.global.u8 %rs27, [%rd3];
setp.ne.s16	%p33, %rs27, 0;
and.pred %p34, %p33, %p32;
ld.global.u8 %rs28, [%rd4];
setp.ne.s16	%p35, %rs28, 0;
and.pred %p36, %p34, %p35;
ld.global.u8 %rs29, [%rd5];
setp.ne.s16	%p37, %rs29, 0;
and.pred %p38, %p36, %p37;
ld.global.u8 %rs30, [%rd24];
setp.ne.s16	%p39, %rs30, 0;
and.pred %p127, %p39, %p38;
bra.uni BB28_9;

BB28_4:
setp.lt.u32	%p21, %r12, %r5;
@%p21 bra BB28_7;
bra.uni BB28_5;

BB28_7:
and.b16 %rs22, %rs86, 255;
setp.ne.s16	%p26, %rs22, 0;
ld.global.u8 %rs23, [%rd3];
setp.ne.s16	%p27, %rs23, 0;
and.pred %p28, %p27, %p26;
ld.global.u8 %rs24, [%rd4];
setp.ne.s16	%p29, %rs24, 0;
and.pred %p30, %p28, %p29;
ld.global.u8 %rs25, [%rd5];
setp.ne.s16	%p31, %rs25, 0;
and.pred %p127, %p31, %p30;
bra.uni BB28_9;

BB28_5:
and.b16 %rs19, %rs86, 255;
setp.ne.s16	%p22, %rs19, 0;
ld.global.u8 %rs20, [%rd3];
setp.ne.s16	%p23, %rs20, 0;
and.pred %p127, %p23, %p22;
setp.ge.u32	%p24, %r11, %r5;
@%p24 bra BB28_9;

ld.global.u8 %rs21, [%rd4];
setp.ne.s16	%p25, %rs21, 0;
and.pred %p127, %p25, %p127;

BB28_9:
selp.u16	%rs86, 1, 0, %p127;
shl.b32 %r61, %r4, 2;
add.s32 %r214, %r214, %r61;
setp.lt.u32	%p40, %r214, %r5;
mov.u16 %rs75, %rs86;
mov.u16 %rs85, %rs75;
@%p40 bra BB28_3;

BB28_10:
mov.u16 %rs3, %rs85;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r64, %r14, %r43, %r45;
cvt.u64.u32	%rd25, %r64;
mov.u64 %rd26, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd27, %rd26, %rd25;
st.shared.u8 [%rd27], %rs3;
clz.b32 %r65, %r7;
mov.u32 %r66, 31;
sub.s32 %r67, %r66, %r65;
mov.u32 %r68, 1;
shl.b32 %r69, %r68, %r67;
setp.eq.s32	%p41, %r7, %r69;
selp.u32	%r70, 1, 0, %p41;
shr.s32 %r215, %r69, %r70;
setp.lt.s32	%p42, %r215, 1;
@%p42 bra BB28_16;

BB28_11:
bar.sync 0;
add.s32 %r71, %r215, %r14;
setp.lt.u32	%p43, %r71, %r7;
setp.lt.u32	%p44, %r14, %r215;
and.pred %p45, %p44, %p43;
@!%p45 bra BB28_15;
bra.uni BB28_12;

BB28_12:
ld.shared.u8 %rs32, [%rd27];
setp.eq.s16	%p46, %rs32, 0;
mov.u16 %rs69, 0;
@%p46 bra BB28_14;

mul.lo.s32 %r77, %r215, %r43;
cvt.u64.u32	%rd31, %r77;
add.s64 %rd33, %rd31, %rd25;
add.s64 %rd35, %rd26, %rd33;
ld.shared.u8 %rs33, [%rd35];
setp.ne.s16	%p47, %rs33, 0;
selp.u16	%rs69, 1, 0, %p47;

BB28_14:
st.shared.u8 [%rd27], %rs69;

BB28_15:
shr.s32 %r215, %r215, 1;
setp.gt.s32	%p48, %r215, 0;
@%p48 bra BB28_11;

BB28_16:
setp.eq.s32	%p50, %r14, 0;
and.pred %p51, %p50, %p17;
@!%p51 bra BB28_18;
bra.uni BB28_17;

BB28_17:
mov.u32 %r90, %tid.y;
mad.lo.s32 %r93, %r90, %r43, %r45;
cvt.u64.u32	%rd39, %r93;
add.s64 %rd41, %rd26, %rd39;
ld.shared.u8 %rs34, [%rd41];
add.u64 %rd42, %SP, 1;
cvta.to.local.u64 %rd43, %rd42;
st.local.u8 [%rd43], %rs34;
ld.local.u8 %rs35, [%rd43];
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd45, %rd44;
st.local.u8 [%rd45], %rs35;
ld.local.u8 %rs36, [%rd45];
mad.lo.s32 %r97, %r50, %r42, %r1;
cvt.u64.u32	%rd46, %r97;
cvta.to.global.u64 %rd47, %rd12;
add.s64 %rd48, %rd47, %rd46;
st.volatile.global.u8 [%rd48], %rs36;

BB28_18:
membar.gl;
bar.sync 0;
or.b32 %r100, %r14, %r45;
setp.ne.s32	%p52, %r100, 0;
@%p52 bra BB28_20;

cvta.to.global.u64 %rd49, %rd13;
mul.wide.u32 %rd50, %r44, 4;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.u32 %r102, [%rd51], 1;
add.s32 %r104, %r49, -1;
setp.eq.s32	%p53, %r102, %r104;
selp.u32	%r105, 1, 0, %p53;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r105;

BB28_20:
bar.sync 0;
ld.shared.u32 %r106, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p54, %r106, 0;
@%p54 bra BB28_57;

setp.ge.u32	%p55, %r14, %r49;
mov.u16 %rs84, %rs18;
@%p55 bra BB28_23;

mov.u32 %r109, %tid.y;
mad.lo.s32 %r114, %r109, %r42, %r1;
cvt.u64.u32	%rd52, %r114;
cvta.to.global.u64 %rd53, %rd12;
add.s64 %rd54, %rd53, %rd52;
ld.volatile.global.u8 %rs84, [%rd54];

BB28_23:
mov.u16 %rs82, %rs84;
setp.lt.u32	%p57, %r49, %r4;
sub.s32 %r121, %r49, %r4;
selp.b32	%r18, 0, %r121, %p57;
min.u32 %r19, %r49, %r4;
setp.lt.u32	%p58, %r14, %r18;
and.pred %p59, %p17, %p58;
@!%p59 bra BB28_32;
bra.uni BB28_24;

BB28_24:
mov.u32 %r216, %r14;
mov.u16 %rs83, %rs82;

BB28_25:
mov.u32 %r21, %r216;
mad.lo.s32 %r22, %r4, 3, %r21;
setp.lt.u32	%p60, %r22, %r18;
add.s32 %r23, %r21, %r4;
shl.b32 %r124, %r4, 1;
add.s32 %r24, %r21, %r124;
mad.lo.s32 %r129, %r4, %r42, %r1;
mad.lo.s32 %r130, %r21, %r42, %r129;
cvt.u64.u32	%rd55, %r130;
cvta.to.global.u64 %rd56, %rd12;
add.s64 %rd6, %rd56, %rd55;
mad.lo.s32 %r131, %r23, %r42, %r129;
cvt.u64.u32	%rd57, %r131;
add.s64 %rd7, %rd56, %rd57;
mad.lo.s32 %r132, %r24, %r42, %r129;
cvt.u64.u32	%rd58, %r132;
add.s64 %rd8, %rd56, %rd58;
@%p60 bra BB28_30;
bra.uni BB28_26;

BB28_30:
and.b16 %rs44, %rs83, 255;
setp.ne.s16	%p72, %rs44, 0;
mad.lo.s32 %r139, %r22, %r42, %r129;
cvt.u64.u32	%rd59, %r139;
add.s64 %rd61, %rd56, %rd59;
ld.volatile.global.u8 %rs45, [%rd6];
setp.ne.s16	%p73, %rs45, 0;
and.pred %p74, %p73, %p72;
ld.volatile.global.u8 %rs46, [%rd7];
setp.ne.s16	%p75, %rs46, 0;
and.pred %p76, %p74, %p75;
ld.volatile.global.u8 %rs47, [%rd8];
setp.ne.s16	%p77, %rs47, 0;
and.pred %p78, %p76, %p77;
ld.volatile.global.u8 %rs48, [%rd61];
setp.ne.s16	%p79, %rs48, 0;
and.pred %p128, %p79, %p78;
bra.uni BB28_31;

BB28_26:
setp.lt.u32	%p61, %r24, %r18;
@%p61 bra BB28_29;
bra.uni BB28_27;

BB28_29:
and.b16 %rs40, %rs83, 255;
setp.ne.s16	%p66, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd6];
setp.ne.s16	%p67, %rs41, 0;
and.pred %p68, %p67, %p66;
ld.volatile.global.u8 %rs42, [%rd7];
setp.ne.s16	%p69, %rs42, 0;
and.pred %p70, %p68, %p69;
ld.volatile.global.u8 %rs43, [%rd8];
setp.ne.s16	%p71, %rs43, 0;
and.pred %p128, %p71, %p70;
bra.uni BB28_31;

BB28_27:
and.b16 %rs37, %rs83, 255;
setp.ne.s16	%p62, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd6];
setp.ne.s16	%p63, %rs38, 0;
and.pred %p128, %p63, %p62;
setp.ge.u32	%p64, %r23, %r18;
@%p64 bra BB28_31;

ld.volatile.global.u8 %rs39, [%rd7];
setp.ne.s16	%p65, %rs39, 0;
and.pred %p128, %p65, %p128;

BB28_31:
selp.u16	%rs83, 1, 0, %p128;
shl.b32 %r141, %r4, 2;
add.s32 %r25, %r21, %r141;
setp.lt.u32	%p80, %r25, %r18;
mov.u32 %r216, %r25;
mov.u16 %rs82, %rs83;
@%p80 bra BB28_25;

BB28_32:
st.shared.u8 [%rd27], %rs82;
clz.b32 %r145, %r19;
sub.s32 %r147, %r66, %r145;
shl.b32 %r149, %r68, %r147;
setp.eq.s32	%p81, %r19, %r149;
selp.u32	%r150, 1, 0, %p81;
shr.s32 %r217, %r149, %r150;
setp.lt.s32	%p82, %r217, 1;
@%p82 bra BB28_38;

BB28_33:
bar.sync 0;
add.s32 %r151, %r217, %r14;
setp.lt.u32	%p83, %r151, %r19;
setp.lt.u32	%p84, %r14, %r217;
and.pred %p85, %p84, %p83;
@!%p85 bra BB28_37;
bra.uni BB28_34;

BB28_34:
ld.shared.u8 %rs50, [%rd27];
setp.eq.s16	%p86, %rs50, 0;
mov.u16 %rs70, 0;
@%p86 bra BB28_36;

mul.lo.s32 %r157, %r217, %r43;
cvt.u64.u32	%rd68, %r157;
add.s64 %rd70, %rd68, %rd25;
add.s64 %rd72, %rd26, %rd70;
ld.shared.u8 %rs51, [%rd72];
setp.ne.s16	%p87, %rs51, 0;
selp.u16	%rs70, 1, 0, %p87;

BB28_36:
st.shared.u8 [%rd27], %rs70;

BB28_37:
shr.s32 %r217, %r217, 1;
setp.gt.s32	%p88, %r217, 0;
@%p88 bra BB28_33;

BB28_38:
@!%p51 bra BB28_57;
bra.uni BB28_39;

BB28_39:
ld.shared.u8 %rs52, [%rd27];
st.global.u8 [%rd2], %rs52;

BB28_57:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<55>;
.reg .b16 %rs<139>;
.reg .b32 %r<41>;
.reg .b64 %rd<25>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB29_56;

mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p2, %r2, %r14;
mov.u16 %rs137, %rs15;
@%p2 bra BB29_4;

ld.param.u64 %rd7, [%rd2];
ld.param.u32 %r22, [%rd2+12];
ld.param.u32 %r23, [%rd2+112];
rem.u32 %r24, %r1, %r22;
mul.lo.s32 %r25, %r23, %r24;
div.u32 %r26, %r1, %r22;
ld.param.u32 %r27, [%rd2+108];
mad.lo.s32 %r4, %r27, %r26, %r25;
cvta.to.global.u64 %rd3, %rd7;
mov.u32 %r38, %r2;
mov.u16 %rs138, %rs15;

BB29_3:
mov.u32 %r5, %r38;
add.s32 %r28, %r4, %r5;
cvt.u64.u32	%rd8, %r28;
add.s64 %rd9, %rd3, %rd8;
ld.global.u8 %rs16, [%rd9];
setp.ne.s16	%p3, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p4, %rs17, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs138, 1, 0, %p5;
add.s32 %r6, %r3, %r5;
setp.lt.u32	%p6, %r6, %r14;
mov.u32 %r38, %r6;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p6 bra BB29_3;

BB29_4:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p7, %r3, 0;
mov.u16 %rs130, %rs15;
@%p7 bra BB29_54;

cvt.u64.u32	%rd10, %r2;
mov.u64 %rd11, smemChar;
add.s64 %rd4, %rd11, %rd10;
setp.ge.u32	%p8, %r2, %r3;
@%p8 bra BB29_7;

st.shared.u8 [%rd4], %rs3;

BB29_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r3, %r7;
setp.ge.u32	%p9, %r7, %r3;
mov.u16 %rs133, %rs3;
@%p9 bra BB29_15;

mov.u32 %r29, %tid.x;
div.u32 %r30, %r29, %r7;
setp.ne.s32	%p10, %r30, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p10 bra BB29_15;

setp.lt.u32	%p11, %r29, %r3;
selp.b16	%rs134, %rs3, %rs15, %p11;
add.s32 %r39, %r7, %r29;
setp.ge.u32	%p12, %r39, %r3;
@%p12 bra BB29_14;

mov.u16 %rs135, %rs134;

BB29_11:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p13, %rs19, 0;
mov.u16 %rs136, 0;
@%p13 bra BB29_13;

cvt.u64.u32	%rd12, %r39;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs20, [%rd14];
setp.ne.s16	%p14, %rs20, 0;
selp.u16	%rs136, 1, 0, %p14;

BB29_13:
mov.u16 %rs135, %rs136;
add.s32 %r39, %r39, %r7;
setp.lt.u32	%p15, %r39, %r3;
mov.u16 %rs134, %rs135;
@%p15 bra BB29_11;

BB29_14:
mov.u16 %rs133, %rs134;
cvt.u64.u32	%rd15, %r29;
add.s64 %rd17, %rd11, %rd15;
st.shared.u8 [%rd17], %rs133;

BB29_15:
mov.u16 %rs9, %rs133;
bar.sync 0;
mov.u32 %r33, %tid.x;
setp.ne.s32	%p16, %r33, 0;
mov.u16 %rs130, %rs9;
@%p16 bra BB29_54;

setp.eq.s32	%p17, %r8, 32;
@%p17 bra BB29_22;
bra.uni BB29_17;

BB29_22:
setp.eq.s16	%p22, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p22 bra BB29_54;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p23, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p23 bra BB29_54;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p24, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p24 bra BB29_54;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p25, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p25 bra BB29_54;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p26, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p26 bra BB29_54;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p27, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p27 bra BB29_54;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p28, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p28 bra BB29_54;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p29, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p29 bra BB29_54;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p30, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p30 bra BB29_54;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p31, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p31 bra BB29_54;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p32, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p32 bra BB29_54;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p33, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p33 bra BB29_54;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p34, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p34 bra BB29_54;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p35, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p35 bra BB29_54;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p36, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p36 bra BB29_54;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p37, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p37 bra BB29_54;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p38, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p38 bra BB29_54;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p39, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p39 bra BB29_54;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p40, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p40 bra BB29_54;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p41, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p41 bra BB29_54;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p42, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p42 bra BB29_54;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p43, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p43 bra BB29_54;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p44, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p44 bra BB29_54;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p45, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p45 bra BB29_54;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p46, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p46 bra BB29_54;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p47, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p47 bra BB29_54;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p48, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p48 bra BB29_54;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p49, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p49 bra BB29_54;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p50, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p50 bra BB29_54;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p51, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p51 bra BB29_54;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p52, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p52 bra BB29_54;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p53, %rs85, 0;
selp.u16	%rs130, 1, 0, %p53;
bra.uni BB29_54;

BB29_17:
add.s64 %rd24, %rd11, 1;
mov.u32 %r40, 1;
setp.lt.u32	%p18, %r8, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p18 bra BB29_54;

mov.u16 %rs131, %rs9;

BB29_19:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p19, %rs22, 0;
mov.u16 %rs132, 0;
@%p19 bra BB29_21;

ld.shared.u8 %rs23, [%rd24];
setp.ne.s16	%p20, %rs23, 0;
selp.u16	%rs132, 1, 0, %p20;

BB29_21:
mov.u16 %rs131, %rs132;
add.s64 %rd24, %rd24, 1;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p21, %r40, %r8;
mov.u16 %rs130, %rs131;
@%p21 bra BB29_19;

BB29_54:
mov.u32 %r35, %tid.x;
setp.ne.s32	%p54, %r35, 0;
@%p54 bra BB29_56;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
ld.param.u32 %r36, [%rd1+108];
mul.lo.s32 %r37, %r1, %r36;
cvt.u64.u32	%rd22, %r37;
add.s64 %rd23, %rd21, %rd22;
st.global.u8 [%rd23], %rs130;

BB29_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<7>;
.reg .b16 %rs<8>;
.reg .b32 %r<30>;
.reg .b64 %rd<11>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB30_5;

setp.eq.s32	%p2, %r8, 0;
@%p2 bra BB30_4;

ld.param.u64 %rd4, [%rd2];
ld.param.u32 %r20, [%rd2+12];
ld.param.u32 %r21, [%rd2+112];
rem.u32 %r22, %r1, %r20;
mul.lo.s32 %r23, %r21, %r22;
div.u32 %r24, %r1, %r20;
ld.param.u32 %r25, [%rd2+108];
mad.lo.s32 %r29, %r25, %r24, %r23;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r28, 0;

BB30_3:
cvt.u64.u32	%rd5, %r29;
add.s64 %rd6, %rd3, %rd5;
ld.global.u8 %rs5, [%rd6];
setp.ne.s16	%p3, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p4, %rs6, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs7, 1, 0, %p5;
add.s32 %r29, %r29, %r7;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p6, %r28, %r8;
@%p6 bra BB30_3;

BB30_4:
ld.param.u64 %rd7, [%rd1];
cvta.to.global.u64 %rd8, %rd7;
ld.param.u32 %r26, [%rd1+108];
mul.lo.s32 %r27, %r1, %r26;
cvt.u64.u32	%rd9, %r27;
add.s64 %rd10, %rd8, %rd9;
st.global.u8 [%rd10], %rs7;

BB30_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot31[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<130>;
.reg .b16 %rs<88>;
.reg .b32 %r<225>;
.reg .b64 %rd<102>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd101, __local_depot31;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r40, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd12, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd13, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd14, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd15, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd16, [%rd15];
cvta.to.global.u64 %rd1, %rd16;
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r1, %r43, %r44, %r45;
mov.u32 %r223, %tid.y;
ld.param.u32 %r46, [%rd15+12];
rem.u32 %r47, %r1, %r46;
ld.param.u32 %r48, [%rd15+112];
mul.lo.s32 %r49, %r48, %r47;
div.u32 %r50, %r1, %r46;
ld.param.u32 %r51, [%rd14+108];
mul.lo.s32 %r52, %r1, %r51;
ld.param.u64 %rd17, [%rd14];
cvta.to.global.u64 %rd18, %rd17;
ld.param.u32 %r53, [%rd15+108];
mad.lo.s32 %r3, %r53, %r50, %r49;
mov.u32 %r54, %nctaid.y;
setp.eq.s32	%p16, %r54, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd19, %r52;
add.s64 %rd2, %rd18, %rd19;
@%p16 bra BB31_40;
bra.uni BB31_1;

BB31_40:
setp.lt.u32	%p92, %r1, %r42;
min.u32 %r30, %r41, %r4;
setp.lt.u32	%p93, %r223, %r41;
and.pred %p94, %p92, %p93;
mov.u16 %rs80, %rs18;
@!%p94 bra BB31_49;
bra.uni BB31_41;

BB31_41:
mov.u16 %rs81, %rs18;

BB31_42:
mad.lo.s32 %r32, %r4, 3, %r223;
setp.lt.u32	%p95, %r32, %r41;
add.s32 %r33, %r223, %r4;
shl.b32 %r180, %r4, 1;
add.s32 %r34, %r223, %r180;
mad.lo.s32 %r181, %r223, %r40, %r3;
cvt.u64.u32	%rd79, %r181;
add.s64 %rd9, %rd1, %rd79;
mad.lo.s32 %r182, %r33, %r40, %r3;
cvt.u64.u32	%rd80, %r182;
add.s64 %rd10, %rd1, %rd80;
mad.lo.s32 %r183, %r34, %r40, %r3;
cvt.u64.u32	%rd81, %r183;
add.s64 %rd11, %rd1, %rd81;
@%p95 bra BB31_47;
bra.uni BB31_43;

BB31_47:
and.b16 %rs60, %rs81, 255;
setp.ne.s16	%p107, %rs60, 0;
mad.lo.s32 %r184, %r32, %r40, %r3;
cvt.u64.u32	%rd82, %r184;
add.s64 %rd83, %rd1, %rd82;
ld.global.u8 %rs61, [%rd9];
setp.ne.s16	%p108, %rs61, 0;
and.pred %p109, %p108, %p107;
ld.global.u8 %rs62, [%rd10];
setp.ne.s16	%p110, %rs62, 0;
and.pred %p111, %p109, %p110;
ld.global.u8 %rs63, [%rd11];
setp.ne.s16	%p112, %rs63, 0;
and.pred %p113, %p111, %p112;
ld.global.u8 %rs64, [%rd83];
setp.ne.s16	%p114, %rs64, 0;
and.pred %p129, %p114, %p113;
bra.uni BB31_48;

BB31_43:
setp.lt.u32	%p96, %r34, %r41;
@%p96 bra BB31_46;
bra.uni BB31_44;

BB31_46:
and.b16 %rs56, %rs81, 255;
setp.ne.s16	%p101, %rs56, 0;
ld.global.u8 %rs57, [%rd9];
setp.ne.s16	%p102, %rs57, 0;
and.pred %p103, %p102, %p101;
ld.global.u8 %rs58, [%rd10];
setp.ne.s16	%p104, %rs58, 0;
and.pred %p105, %p103, %p104;
ld.global.u8 %rs59, [%rd11];
setp.ne.s16	%p106, %rs59, 0;
and.pred %p129, %p106, %p105;
bra.uni BB31_48;

BB31_44:
and.b16 %rs53, %rs81, 255;
setp.ne.s16	%p97, %rs53, 0;
ld.global.u8 %rs54, [%rd9];
setp.ne.s16	%p98, %rs54, 0;
and.pred %p129, %p98, %p97;
setp.ge.u32	%p99, %r33, %r41;
@%p99 bra BB31_48;

ld.global.u8 %rs55, [%rd10];
setp.ne.s16	%p100, %rs55, 0;
and.pred %p129, %p100, %p129;

BB31_48:
selp.u16	%rs81, 1, 0, %p129;
shl.b32 %r186, %r4, 2;
add.s32 %r223, %r223, %r186;
setp.lt.u32	%p115, %r223, %r41;
mov.u16 %rs80, %rs81;
@%p115 bra BB31_42;

BB31_49:
mov.u32 %r36, %tid.y;
mad.lo.s32 %r189, %r36, %r43, %r45;
cvt.u64.u32	%rd84, %r189;
mov.u64 %rd85, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd86, %rd85, %rd84;
st.shared.u8 [%rd86], %rs80;
clz.b32 %r190, %r30;
mov.u32 %r191, 31;
sub.s32 %r192, %r191, %r190;
mov.u32 %r193, 1;
shl.b32 %r194, %r193, %r192;
setp.eq.s32	%p116, %r30, %r194;
selp.u32	%r195, 1, 0, %p116;
shr.s32 %r224, %r194, %r195;
setp.lt.s32	%p117, %r224, 1;
@%p117 bra BB31_55;

BB31_50:
bar.sync 0;
add.s32 %r196, %r224, %r36;
setp.lt.u32	%p118, %r196, %r30;
setp.lt.u32	%p119, %r36, %r224;
and.pred %p120, %p119, %p118;
@!%p120 bra BB31_54;
bra.uni BB31_51;

BB31_51:
ld.shared.u8 %rs66, [%rd86];
setp.eq.s16	%p121, %rs66, 0;
mov.u16 %rs87, 0;
@%p121 bra BB31_53;

mul.lo.s32 %r202, %r224, %r43;
cvt.u64.u32	%rd90, %r202;
add.s64 %rd92, %rd90, %rd84;
add.s64 %rd94, %rd85, %rd92;
ld.shared.u8 %rs67, [%rd94];
setp.ne.s16	%p122, %rs67, 0;
selp.u16	%rs87, 1, 0, %p122;

BB31_53:
st.shared.u8 [%rd86], %rs87;

BB31_54:
shr.s32 %r224, %r224, 1;
setp.gt.s32	%p123, %r224, 0;
@%p123 bra BB31_50;

BB31_55:
setp.eq.s32	%p125, %r36, 0;
and.pred %p126, %p125, %p92;
@!%p126 bra BB31_57;
bra.uni BB31_56;

BB31_56:
ld.shared.u8 %rs68, [%rd86];
st.global.u8 [%rd2], %rs68;
bra.uni BB31_57;

BB31_1:
setp.lt.u32	%p17, %r1, %r42;
mov.u32 %r55, %ctaid.y;
shl.b32 %r56, %r55, 8;
sub.s32 %r57, %r41, %r56;
mov.u32 %r58, 256;
min.u32 %r5, %r57, %r58;
mad.lo.s32 %r6, %r56, %r40, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p18, %r223, %r5;
and.pred %p19, %p17, %p18;
mov.u16 %rs85, %rs18;
@!%p19 bra BB31_10;
bra.uni BB31_2;

BB31_2:
mov.u32 %r219, %tid.y;
mov.u16 %rs86, %rs18;

BB31_3:
mad.lo.s32 %r10, %r4, 3, %r219;
setp.lt.u32	%p20, %r10, %r5;
add.s32 %r11, %r219, %r4;
shl.b32 %r60, %r4, 1;
add.s32 %r12, %r219, %r60;
mad.lo.s32 %r61, %r219, %r40, %r6;
cvt.u64.u32	%rd20, %r61;
add.s64 %rd3, %rd1, %rd20;
mad.lo.s32 %r62, %r11, %r40, %r6;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd4, %rd1, %rd21;
mad.lo.s32 %r63, %r12, %r40, %r6;
cvt.u64.u32	%rd22, %r63;
add.s64 %rd5, %rd1, %rd22;
@%p20 bra BB31_8;
bra.uni BB31_4;

BB31_8:
and.b16 %rs26, %rs86, 255;
setp.ne.s16	%p32, %rs26, 0;
mad.lo.s32 %r64, %r10, %r40, %r6;
cvt.u64.u32	%rd23, %r64;
add.s64 %rd24, %rd1, %rd23;
ld.global.u8 %rs27, [%rd3];
setp.ne.s16	%p33, %rs27, 0;
and.pred %p34, %p33, %p32;
ld.global.u8 %rs28, [%rd4];
setp.ne.s16	%p35, %rs28, 0;
and.pred %p36, %p34, %p35;
ld.global.u8 %rs29, [%rd5];
setp.ne.s16	%p37, %rs29, 0;
and.pred %p38, %p36, %p37;
ld.global.u8 %rs30, [%rd24];
setp.ne.s16	%p39, %rs30, 0;
and.pred %p127, %p39, %p38;
bra.uni BB31_9;

BB31_4:
setp.lt.u32	%p21, %r12, %r5;
@%p21 bra BB31_7;
bra.uni BB31_5;

BB31_7:
and.b16 %rs22, %rs86, 255;
setp.ne.s16	%p26, %rs22, 0;
ld.global.u8 %rs23, [%rd3];
setp.ne.s16	%p27, %rs23, 0;
and.pred %p28, %p27, %p26;
ld.global.u8 %rs24, [%rd4];
setp.ne.s16	%p29, %rs24, 0;
and.pred %p30, %p28, %p29;
ld.global.u8 %rs25, [%rd5];
setp.ne.s16	%p31, %rs25, 0;
and.pred %p127, %p31, %p30;
bra.uni BB31_9;

BB31_5:
and.b16 %rs19, %rs86, 255;
setp.ne.s16	%p22, %rs19, 0;
ld.global.u8 %rs20, [%rd3];
setp.ne.s16	%p23, %rs20, 0;
and.pred %p127, %p23, %p22;
setp.ge.u32	%p24, %r11, %r5;
@%p24 bra BB31_9;

ld.global.u8 %rs21, [%rd4];
setp.ne.s16	%p25, %rs21, 0;
and.pred %p127, %p25, %p127;

BB31_9:
selp.u16	%rs86, 1, 0, %p127;
shl.b32 %r66, %r4, 2;
add.s32 %r219, %r219, %r66;
setp.lt.u32	%p40, %r219, %r5;
mov.u16 %rs75, %rs86;
mov.u16 %rs85, %rs75;
@%p40 bra BB31_3;

BB31_10:
mov.u16 %rs3, %rs85;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r69, %r14, %r43, %r45;
cvt.u64.u32	%rd25, %r69;
mov.u64 %rd26, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd27, %rd26, %rd25;
st.shared.u8 [%rd27], %rs3;
clz.b32 %r70, %r7;
mov.u32 %r71, 31;
sub.s32 %r72, %r71, %r70;
mov.u32 %r73, 1;
shl.b32 %r74, %r73, %r72;
setp.eq.s32	%p41, %r7, %r74;
selp.u32	%r75, 1, 0, %p41;
shr.s32 %r220, %r74, %r75;
setp.lt.s32	%p42, %r220, 1;
@%p42 bra BB31_16;

BB31_11:
bar.sync 0;
add.s32 %r76, %r220, %r14;
setp.lt.u32	%p43, %r76, %r7;
setp.lt.u32	%p44, %r14, %r220;
and.pred %p45, %p44, %p43;
@!%p45 bra BB31_15;
bra.uni BB31_12;

BB31_12:
ld.shared.u8 %rs32, [%rd27];
setp.eq.s16	%p46, %rs32, 0;
mov.u16 %rs69, 0;
@%p46 bra BB31_14;

mul.lo.s32 %r82, %r220, %r43;
cvt.u64.u32	%rd31, %r82;
add.s64 %rd33, %rd31, %rd25;
add.s64 %rd35, %rd26, %rd33;
ld.shared.u8 %rs33, [%rd35];
setp.ne.s16	%p47, %rs33, 0;
selp.u16	%rs69, 1, 0, %p47;

BB31_14:
st.shared.u8 [%rd27], %rs69;

BB31_15:
shr.s32 %r220, %r220, 1;
setp.gt.s32	%p48, %r220, 0;
@%p48 bra BB31_11;

BB31_16:
setp.eq.s32	%p50, %r14, 0;
and.pred %p51, %p50, %p17;
@!%p51 bra BB31_18;
bra.uni BB31_17;

BB31_17:
mov.u32 %r95, %tid.y;
mad.lo.s32 %r98, %r95, %r43, %r45;
cvt.u64.u32	%rd39, %r98;
add.s64 %rd41, %rd26, %rd39;
ld.shared.u8 %rs34, [%rd41];
add.u64 %rd42, %SP, 1;
cvta.to.local.u64 %rd43, %rd42;
st.local.u8 [%rd43], %rs34;
ld.local.u8 %rs35, [%rd43];
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd45, %rd44;
st.local.u8 [%rd45], %rs35;
ld.local.u8 %rs36, [%rd45];
mad.lo.s32 %r102, %r55, %r42, %r1;
cvt.u64.u32	%rd46, %r102;
cvta.to.global.u64 %rd47, %rd12;
add.s64 %rd48, %rd47, %rd46;
st.volatile.global.u8 [%rd48], %rs36;

BB31_18:
membar.gl;
bar.sync 0;
or.b32 %r105, %r14, %r45;
setp.ne.s32	%p52, %r105, 0;
@%p52 bra BB31_20;

cvta.to.global.u64 %rd49, %rd13;
mul.wide.u32 %rd50, %r44, 4;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.u32 %r107, [%rd51], 1;
add.s32 %r109, %r54, -1;
setp.eq.s32	%p53, %r107, %r109;
selp.u32	%r110, 1, 0, %p53;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r110;

BB31_20:
bar.sync 0;
ld.shared.u32 %r111, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p54, %r111, 0;
@%p54 bra BB31_57;

setp.ge.u32	%p55, %r14, %r54;
mov.u16 %rs84, %rs18;
@%p55 bra BB31_23;

mov.u32 %r114, %tid.y;
mad.lo.s32 %r119, %r114, %r42, %r1;
cvt.u64.u32	%rd52, %r119;
cvta.to.global.u64 %rd53, %rd12;
add.s64 %rd54, %rd53, %rd52;
ld.volatile.global.u8 %rs84, [%rd54];

BB31_23:
mov.u16 %rs82, %rs84;
setp.lt.u32	%p57, %r54, %r4;
sub.s32 %r126, %r54, %r4;
selp.b32	%r18, 0, %r126, %p57;
min.u32 %r19, %r54, %r4;
setp.lt.u32	%p58, %r14, %r18;
and.pred %p59, %p17, %p58;
@!%p59 bra BB31_32;
bra.uni BB31_24;

BB31_24:
mov.u32 %r221, %r14;
mov.u16 %rs83, %rs82;

BB31_25:
mov.u32 %r21, %r221;
mad.lo.s32 %r22, %r4, 3, %r21;
setp.lt.u32	%p60, %r22, %r18;
add.s32 %r23, %r21, %r4;
shl.b32 %r129, %r4, 1;
add.s32 %r24, %r21, %r129;
mad.lo.s32 %r134, %r4, %r42, %r1;
mad.lo.s32 %r135, %r21, %r42, %r134;
cvt.u64.u32	%rd55, %r135;
cvta.to.global.u64 %rd56, %rd12;
add.s64 %rd6, %rd56, %rd55;
mad.lo.s32 %r136, %r23, %r42, %r134;
cvt.u64.u32	%rd57, %r136;
add.s64 %rd7, %rd56, %rd57;
mad.lo.s32 %r137, %r24, %r42, %r134;
cvt.u64.u32	%rd58, %r137;
add.s64 %rd8, %rd56, %rd58;
@%p60 bra BB31_30;
bra.uni BB31_26;

BB31_30:
and.b16 %rs44, %rs83, 255;
setp.ne.s16	%p72, %rs44, 0;
mad.lo.s32 %r144, %r22, %r42, %r134;
cvt.u64.u32	%rd59, %r144;
add.s64 %rd61, %rd56, %rd59;
ld.volatile.global.u8 %rs45, [%rd6];
setp.ne.s16	%p73, %rs45, 0;
and.pred %p74, %p73, %p72;
ld.volatile.global.u8 %rs46, [%rd7];
setp.ne.s16	%p75, %rs46, 0;
and.pred %p76, %p74, %p75;
ld.volatile.global.u8 %rs47, [%rd8];
setp.ne.s16	%p77, %rs47, 0;
and.pred %p78, %p76, %p77;
ld.volatile.global.u8 %rs48, [%rd61];
setp.ne.s16	%p79, %rs48, 0;
and.pred %p128, %p79, %p78;
bra.uni BB31_31;

BB31_26:
setp.lt.u32	%p61, %r24, %r18;
@%p61 bra BB31_29;
bra.uni BB31_27;

BB31_29:
and.b16 %rs40, %rs83, 255;
setp.ne.s16	%p66, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd6];
setp.ne.s16	%p67, %rs41, 0;
and.pred %p68, %p67, %p66;
ld.volatile.global.u8 %rs42, [%rd7];
setp.ne.s16	%p69, %rs42, 0;
and.pred %p70, %p68, %p69;
ld.volatile.global.u8 %rs43, [%rd8];
setp.ne.s16	%p71, %rs43, 0;
and.pred %p128, %p71, %p70;
bra.uni BB31_31;

BB31_27:
and.b16 %rs37, %rs83, 255;
setp.ne.s16	%p62, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd6];
setp.ne.s16	%p63, %rs38, 0;
and.pred %p128, %p63, %p62;
setp.ge.u32	%p64, %r23, %r18;
@%p64 bra BB31_31;

ld.volatile.global.u8 %rs39, [%rd7];
setp.ne.s16	%p65, %rs39, 0;
and.pred %p128, %p65, %p128;

BB31_31:
selp.u16	%rs83, 1, 0, %p128;
shl.b32 %r146, %r4, 2;
add.s32 %r25, %r21, %r146;
setp.lt.u32	%p80, %r25, %r18;
mov.u32 %r221, %r25;
mov.u16 %rs82, %rs83;
@%p80 bra BB31_25;

BB31_32:
st.shared.u8 [%rd27], %rs82;
clz.b32 %r150, %r19;
sub.s32 %r152, %r71, %r150;
shl.b32 %r154, %r73, %r152;
setp.eq.s32	%p81, %r19, %r154;
selp.u32	%r155, 1, 0, %p81;
shr.s32 %r222, %r154, %r155;
setp.lt.s32	%p82, %r222, 1;
@%p82 bra BB31_38;

BB31_33:
bar.sync 0;
add.s32 %r156, %r222, %r14;
setp.lt.u32	%p83, %r156, %r19;
setp.lt.u32	%p84, %r14, %r222;
and.pred %p85, %p84, %p83;
@!%p85 bra BB31_37;
bra.uni BB31_34;

BB31_34:
ld.shared.u8 %rs50, [%rd27];
setp.eq.s16	%p86, %rs50, 0;
mov.u16 %rs70, 0;
@%p86 bra BB31_36;

mul.lo.s32 %r162, %r222, %r43;
cvt.u64.u32	%rd68, %r162;
add.s64 %rd70, %rd68, %rd25;
add.s64 %rd72, %rd26, %rd70;
ld.shared.u8 %rs51, [%rd72];
setp.ne.s16	%p87, %rs51, 0;
selp.u16	%rs70, 1, 0, %p87;

BB31_36:
st.shared.u8 [%rd27], %rs70;

BB31_37:
shr.s32 %r222, %r222, 1;
setp.gt.s32	%p88, %r222, 0;
@%p88 bra BB31_33;

BB31_38:
@!%p51 bra BB31_57;
bra.uni BB31_39;

BB31_39:
ld.shared.u8 %rs52, [%rd27];
st.global.u8 [%rd2], %rs52;

BB31_57:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot32[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b16 %rs<139>;
.reg .b32 %r<61>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot32;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r26, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r27, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd2, %rd12;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB32_2;

BB32_1:
mul.wide.s32 %rd13, %r51, 8;
add.s64 %rd14, %rd3, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd2, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB32_1;

BB32_2:
mov.u32 %r29, %nctaid.y;
mov.u32 %r30, %ctaid.z;
mov.u32 %r31, %ctaid.y;
mad.lo.s32 %r32, %r29, %r30, %r31;
mov.u32 %r33, %nctaid.x;
mov.u32 %r34, %ctaid.x;
mad.lo.s32 %r3, %r32, %r33, %r34;
setp.ge.u32	%p3, %r3, %r27;
@%p3 bra BB32_61;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r52, %r4, -1;
mov.u32 %r57, 0;
setp.lt.s32	%p4, %r52, 1;
mov.u32 %r55, %r3;
@%p4 bra BB32_6;

mul.wide.s32 %rd17, %r4, 4;
add.s64 %rd35, %rd2, %rd17;
mov.u32 %r57, 0;
mov.u32 %r56, %r3;

BB32_5:
ld.local.u32 %r37, [%rd35+4];
rem.u32 %r38, %r56, %r37;
ld.local.u32 %r39, [%rd35+104];
mad.lo.s32 %r57, %r39, %r38, %r57;
div.u32 %r56, %r56, %r37;
add.s64 %rd35, %rd35, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
mov.u32 %r54, %r56;
mov.u32 %r55, %r54;
@%p5 bra BB32_5;

BB32_6:
mov.u32 %r12, %r55;
mov.u32 %r14, %tid.x;
mov.u32 %r15, %ntid.x;
setp.ge.u32	%p6, %r14, %r26;
mov.u16 %rs137, %rs15;
@%p6 bra BB32_9;

ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r16, %r40, %r12, %r57;
ld.local.u64 %rd18, [%rd2];
cvta.to.global.u64 %rd8, %rd18;
mov.u32 %r58, %r14;
mov.u16 %rs138, %rs15;

BB32_8:
mov.u32 %r17, %r58;
add.s32 %r41, %r16, %r17;
cvt.u64.u32	%rd19, %r41;
add.s64 %rd20, %rd8, %rd19;
ld.global.u8 %rs16, [%rd20];
setp.ne.s16	%p7, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p8, %rs17, 0;
and.pred %p9, %p7, %p8;
selp.u16	%rs138, 1, 0, %p9;
add.s32 %r18, %r15, %r17;
setp.lt.u32	%p10, %r18, %r26;
mov.u32 %r58, %r18;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p10 bra BB32_8;

BB32_9:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p11, %r15, 0;
mov.u16 %rs130, %rs15;
@%p11 bra BB32_59;

cvt.u64.u32	%rd21, %r14;
mov.u64 %rd22, smemChar;
add.s64 %rd9, %rd22, %rd21;
setp.ge.u32	%p12, %r14, %r15;
@%p12 bra BB32_12;

st.shared.u8 [%rd9], %rs3;

BB32_12:
bar.sync 0;
mov.u32 %r19, WARP_SZ;
min.u32 %r20, %r15, %r19;
setp.ge.u32	%p13, %r19, %r15;
mov.u16 %rs133, %rs3;
@%p13 bra BB32_20;

mov.u32 %r42, %tid.x;
div.u32 %r43, %r42, %r19;
setp.ne.s32	%p14, %r43, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p14 bra BB32_20;

setp.lt.u32	%p15, %r42, %r15;
selp.b16	%rs134, %rs3, %rs15, %p15;
add.s32 %r59, %r19, %r42;
setp.ge.u32	%p16, %r59, %r15;
@%p16 bra BB32_19;

mov.u16 %rs135, %rs134;

BB32_16:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p17, %rs19, 0;
mov.u16 %rs136, 0;
@%p17 bra BB32_18;

cvt.u64.u32	%rd23, %r59;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u8 %rs20, [%rd25];
setp.ne.s16	%p18, %rs20, 0;
selp.u16	%rs136, 1, 0, %p18;

BB32_18:
mov.u16 %rs135, %rs136;
add.s32 %r59, %r59, %r19;
setp.lt.u32	%p19, %r59, %r15;
mov.u16 %rs134, %rs135;
@%p19 bra BB32_16;

BB32_19:
mov.u16 %rs133, %rs134;
cvt.u64.u32	%rd26, %r42;
add.s64 %rd28, %rd22, %rd26;
st.shared.u8 [%rd28], %rs133;

BB32_20:
mov.u16 %rs9, %rs133;
bar.sync 0;
mov.u32 %r46, %tid.x;
setp.ne.s32	%p20, %r46, 0;
mov.u16 %rs130, %rs9;
@%p20 bra BB32_59;

setp.eq.s32	%p21, %r20, 32;
@%p21 bra BB32_27;
bra.uni BB32_22;

BB32_27:
setp.eq.s16	%p26, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p26 bra BB32_59;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p27, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p27 bra BB32_59;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p28, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p28 bra BB32_59;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p29, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p29 bra BB32_59;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p30, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p30 bra BB32_59;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p31, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p31 bra BB32_59;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p32, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p32 bra BB32_59;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p33, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p33 bra BB32_59;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p34, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p34 bra BB32_59;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p35, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p35 bra BB32_59;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p36, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p36 bra BB32_59;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p37, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p37 bra BB32_59;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p38, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p38 bra BB32_59;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p39, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p39 bra BB32_59;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p40, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p40 bra BB32_59;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p41, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p41 bra BB32_59;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p42, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p42 bra BB32_59;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p43, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p43 bra BB32_59;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p44, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p44 bra BB32_59;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p45, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p45 bra BB32_59;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p46, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p46 bra BB32_59;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p47, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p47 bra BB32_59;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p48, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p48 bra BB32_59;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p49, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p49 bra BB32_59;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p50, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p50 bra BB32_59;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p51, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p51 bra BB32_59;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p52, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p52 bra BB32_59;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p53, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p53 bra BB32_59;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p54, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p54 bra BB32_59;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p55, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p55 bra BB32_59;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p56, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p56 bra BB32_59;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p57, %rs85, 0;
selp.u16	%rs130, 1, 0, %p57;
bra.uni BB32_59;

BB32_22:
add.s64 %rd36, %rd22, 1;
mov.u32 %r60, 1;
setp.lt.u32	%p22, %r20, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p22 bra BB32_59;

mov.u16 %rs131, %rs9;

BB32_24:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p23, %rs22, 0;
mov.u16 %rs132, 0;
@%p23 bra BB32_26;

ld.shared.u8 %rs23, [%rd36];
setp.ne.s16	%p24, %rs23, 0;
selp.u16	%rs132, 1, 0, %p24;

BB32_26:
mov.u16 %rs131, %rs132;
add.s64 %rd36, %rd36, 1;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p25, %r60, %r20;
mov.u16 %rs130, %rs131;
@%p25 bra BB32_24;

BB32_59:
mov.u32 %r48, %tid.x;
setp.ne.s32	%p58, %r48, 0;
@%p58 bra BB32_61;

ld.param.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd32, %rd31;
ld.param.u32 %r49, [%rd1+108];
mul.lo.s32 %r50, %r3, %r49;
cvt.u64.u32	%rd33, %r50;
add.s64 %rd34, %rd32, %rd33;
st.global.u8 [%rd34], %rs130;

BB32_61:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot33[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<8>;
.reg .b32 %r<50>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot33;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r19, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd2, %rd9;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB33_2;

BB33_1:
mul.wide.s32 %rd10, %r41, 8;
add.s64 %rd11, %rd3, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd2, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB33_1;

BB33_2:
mov.u32 %r23, %nctaid.y;
mov.u32 %r24, %ctaid.z;
mov.u32 %r25, %ctaid.y;
mad.lo.s32 %r26, %r23, %r24, %r25;
mov.u32 %r27, %nctaid.x;
mov.u32 %r28, %ctaid.x;
mad.lo.s32 %r29, %r26, %r27, %r28;
shl.b32 %r30, %r29, 9;
mov.u32 %r31, %tid.x;
add.s32 %r3, %r30, %r31;
setp.ge.u32	%p3, %r3, %r21;
@%p3 bra BB33_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r42, %r4, -1;
mov.u32 %r47, 0;
setp.lt.s32	%p4, %r42, 1;
mov.u32 %r45, %r3;
@%p4 bra BB33_6;

mul.wide.s32 %rd14, %r4, 4;
add.s64 %rd22, %rd2, %rd14;
mov.u32 %r47, 0;
mov.u32 %r46, %r3;

BB33_5:
ld.local.u32 %r34, [%rd22+4];
rem.u32 %r35, %r46, %r34;
ld.local.u32 %r36, [%rd22+104];
mad.lo.s32 %r47, %r36, %r35, %r47;
div.u32 %r46, %r46, %r34;
add.s64 %rd22, %rd22, -4;
add.s32 %r42, %r42, -1;
setp.gt.s32	%p5, %r42, 0;
mov.u32 %r44, %r46;
mov.u32 %r45, %r44;
@%p5 bra BB33_5;

BB33_6:
mov.u32 %r12, %r45;
setp.eq.s32	%p6, %r20, 0;
@%p6 bra BB33_9;

ld.local.u32 %r38, [%rd2+108];
mad.lo.s32 %r49, %r38, %r12, %r47;
ld.local.u64 %rd15, [%rd2];
cvta.to.global.u64 %rd8, %rd15;
mov.u32 %r48, 0;

BB33_8:
cvt.u64.u32	%rd16, %r49;
add.s64 %rd17, %rd8, %rd16;
ld.global.u8 %rs5, [%rd17];
setp.ne.s16	%p7, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p8, %rs6, 0;
and.pred %p9, %p7, %p8;
selp.u16	%rs7, 1, 0, %p9;
add.s32 %r49, %r49, %r19;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p10, %r48, %r20;
@%p10 bra BB33_8;

BB33_9:
ld.param.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
ld.param.u32 %r39, [%rd1+108];
mul.lo.s32 %r40, %r3, %r39;
cvt.u64.u32	%rd20, %r40;
add.s64 %rd21, %rd19, %rd20;
st.global.u8 [%rd21], %rs7;

BB33_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot34[224];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<134>;
.reg .b16 %rs<88>;
.reg .b32 %r<258>;
.reg .b64 %rd<123>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd122, __local_depot34;
cvta.local.u64 %SP, %rd122;
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r56, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r57, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd19, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd20, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd21, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd22, %SP, 8;
cvta.to.local.u64 %rd2, %rd22;
ld.param.u64 %rd23, [%rd21];
cvta.to.global.u64 %rd3, %rd23;
ld.param.u32 %r1, [%rd21+108];
mov.u32 %r248, 0;
mov.pred %p16, 0;
@%p16 bra BB34_2;

BB34_1:
mul.wide.s32 %rd24, %r248, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r248, %r248, 1;
setp.lt.u32	%p17, %r248, 27;
@%p17 bra BB34_1;

BB34_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r250, %r60, %r61, %r62;
mov.u32 %r256, %tid.y;
mul.lo.s32 %r6, %r250, %r1;
ld.param.u32 %r7, [%rd1+208];
add.s32 %r249, %r7, -1;
mov.u32 %r251, 0;
setp.lt.s32	%p18, %r249, 1;
@%p18 bra BB34_5;

mul.wide.s32 %rd28, %r7, 4;
add.s64 %rd121, %rd2, %rd28;
mad.lo.s32 %r250, %r60, %r61, %r62;
mov.u32 %r251, 0;

BB34_4:
ld.local.u32 %r67, [%rd121+4];
rem.u32 %r68, %r250, %r67;
ld.local.u32 %r69, [%rd121+104];
mad.lo.s32 %r251, %r69, %r68, %r251;
div.u32 %r250, %r250, %r67;
add.s64 %rd121, %rd121, -4;
add.s32 %r249, %r249, -1;
setp.gt.s32	%p19, %r249, 0;
@%p19 bra BB34_4;

BB34_5:
ld.local.u32 %r70, [%rd2+108];
mad.lo.s32 %r18, %r70, %r250, %r251;
mov.u32 %r71, %nctaid.y;
setp.eq.s32	%p20, %r71, 1;
mov.u32 %r19, %ntid.y;
cvt.u64.u32	%rd29, %r6;
add.s64 %rd9, %rd3, %rd29;
@%p20 bra BB34_45;
bra.uni BB34_6;

BB34_45:
mad.lo.s32 %r205, %r60, %r61, %r62;
setp.lt.u32	%p96, %r205, %r57;
ld.local.u64 %rd16, [%rd2];
min.u32 %r45, %r56, %r19;
setp.lt.u32	%p97, %r256, %r56;
and.pred %p98, %p96, %p97;
mov.u16 %rs80, %rs18;
@!%p98 bra BB34_54;
bra.uni BB34_46;

BB34_46:
mov.u16 %rs81, %rs18;

BB34_47:
mad.lo.s32 %r47, %r19, 3, %r256;
setp.lt.u32	%p99, %r47, %r56;
add.s32 %r48, %r256, %r19;
shl.b32 %r207, %r19, 1;
add.s32 %r49, %r256, %r207;
mad.lo.s32 %r208, %r48, %r55, %r18;
cvt.u64.u32	%rd94, %r208;
add.s64 %rd17, %rd16, %rd94;
mad.lo.s32 %r209, %r49, %r55, %r18;
cvt.u64.u32	%rd95, %r209;
add.s64 %rd18, %rd16, %rd95;
@%p99 bra BB34_52;
bra.uni BB34_48;

BB34_52:
and.b16 %rs60, %rs81, 255;
setp.ne.s16	%p111, %rs60, 0;
mad.lo.s32 %r212, %r256, %r55, %r18;
cvt.u64.u32	%rd100, %r212;
add.s64 %rd101, %rd16, %rd100;
mad.lo.s32 %r213, %r47, %r55, %r18;
cvt.u64.u32	%rd102, %r213;
add.s64 %rd103, %rd16, %rd102;
ld.u8 %rs61, [%rd101];
setp.ne.s16	%p112, %rs61, 0;
and.pred %p113, %p112, %p111;
ld.u8 %rs62, [%rd17];
setp.ne.s16	%p114, %rs62, 0;
and.pred %p115, %p113, %p114;
ld.u8 %rs63, [%rd18];
setp.ne.s16	%p116, %rs63, 0;
and.pred %p117, %p115, %p116;
ld.u8 %rs64, [%rd103];
setp.ne.s16	%p118, %rs64, 0;
and.pred %p133, %p118, %p117;
bra.uni BB34_53;

BB34_48:
setp.lt.u32	%p100, %r49, %r56;
@%p100 bra BB34_51;
bra.uni BB34_49;

BB34_51:
and.b16 %rs56, %rs81, 255;
setp.ne.s16	%p105, %rs56, 0;
mad.lo.s32 %r211, %r256, %r55, %r18;
cvt.u64.u32	%rd98, %r211;
add.s64 %rd99, %rd16, %rd98;
ld.u8 %rs57, [%rd99];
setp.ne.s16	%p106, %rs57, 0;
and.pred %p107, %p106, %p105;
ld.u8 %rs58, [%rd17];
setp.ne.s16	%p108, %rs58, 0;
and.pred %p109, %p107, %p108;
ld.u8 %rs59, [%rd18];
setp.ne.s16	%p110, %rs59, 0;
and.pred %p133, %p110, %p109;
bra.uni BB34_53;

BB34_49:
and.b16 %rs53, %rs81, 255;
setp.ne.s16	%p101, %rs53, 0;
mad.lo.s32 %r210, %r256, %r55, %r18;
cvt.u64.u32	%rd96, %r210;
add.s64 %rd97, %rd16, %rd96;
ld.u8 %rs54, [%rd97];
setp.ne.s16	%p102, %rs54, 0;
and.pred %p133, %p102, %p101;
setp.ge.u32	%p103, %r48, %r56;
@%p103 bra BB34_53;

ld.u8 %rs55, [%rd17];
setp.ne.s16	%p104, %rs55, 0;
and.pred %p133, %p104, %p133;

BB34_53:
selp.u16	%rs81, 1, 0, %p133;
shl.b32 %r215, %r19, 2;
add.s32 %r256, %r256, %r215;
setp.lt.u32	%p119, %r256, %r56;
mov.u16 %rs80, %rs81;
@%p119 bra BB34_47;

BB34_54:
mov.u32 %r51, %tid.y;
mad.lo.s32 %r218, %r51, %r60, %r62;
cvt.u64.u32	%rd104, %r218;
mov.u64 %rd105, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd106, %rd105, %rd104;
st.shared.u8 [%rd106], %rs80;
clz.b32 %r219, %r45;
mov.u32 %r220, 31;
sub.s32 %r221, %r220, %r219;
mov.u32 %r222, 1;
shl.b32 %r223, %r222, %r221;
setp.eq.s32	%p120, %r45, %r223;
selp.u32	%r224, 1, 0, %p120;
shr.s32 %r257, %r223, %r224;
setp.lt.s32	%p121, %r257, 1;
@%p121 bra BB34_60;

BB34_55:
bar.sync 0;
add.s32 %r225, %r257, %r51;
setp.lt.u32	%p122, %r225, %r45;
setp.lt.u32	%p123, %r51, %r257;
and.pred %p124, %p123, %p122;
@!%p124 bra BB34_59;
bra.uni BB34_56;

BB34_56:
ld.shared.u8 %rs66, [%rd106];
setp.eq.s16	%p125, %rs66, 0;
mov.u16 %rs87, 0;
@%p125 bra BB34_58;

mul.lo.s32 %r231, %r257, %r60;
cvt.u64.u32	%rd110, %r231;
add.s64 %rd112, %rd110, %rd104;
add.s64 %rd114, %rd105, %rd112;
ld.shared.u8 %rs67, [%rd114];
setp.ne.s16	%p126, %rs67, 0;
selp.u16	%rs87, 1, 0, %p126;

BB34_58:
st.shared.u8 [%rd106], %rs87;

BB34_59:
shr.s32 %r257, %r257, 1;
setp.gt.s32	%p127, %r257, 0;
@%p127 bra BB34_55;

BB34_60:
setp.eq.s32	%p129, %r51, 0;
and.pred %p130, %p129, %p96;
@!%p130 bra BB34_62;
bra.uni BB34_61;

BB34_61:
ld.shared.u8 %rs68, [%rd106];
st.global.u8 [%rd9], %rs68;
bra.uni BB34_62;

BB34_6:
mad.lo.s32 %r75, %r60, %r61, %r62;
setp.lt.u32	%p21, %r75, %r57;
mov.u32 %r76, %ctaid.y;
shl.b32 %r77, %r76, 8;
sub.s32 %r78, %r56, %r77;
mov.u32 %r79, 256;
min.u32 %r20, %r78, %r79;
ld.local.u64 %rd10, [%rd2];
mad.lo.s32 %r21, %r77, %r55, %r18;
min.u32 %r22, %r20, %r19;
setp.lt.u32	%p22, %r256, %r20;
and.pred %p23, %p21, %p22;
mov.u16 %rs85, %rs18;
@!%p23 bra BB34_15;
bra.uni BB34_7;

BB34_7:
mov.u32 %r252, %tid.y;
mov.u16 %rs86, %rs18;

BB34_8:
mad.lo.s32 %r25, %r19, 3, %r252;
setp.lt.u32	%p24, %r25, %r20;
add.s32 %r26, %r252, %r19;
shl.b32 %r81, %r19, 1;
add.s32 %r27, %r252, %r81;
mad.lo.s32 %r82, %r26, %r55, %r21;
cvt.u64.u32	%rd30, %r82;
add.s64 %rd11, %rd10, %rd30;
mad.lo.s32 %r83, %r27, %r55, %r21;
cvt.u64.u32	%rd31, %r83;
add.s64 %rd12, %rd10, %rd31;
@%p24 bra BB34_13;
bra.uni BB34_9;

BB34_13:
and.b16 %rs26, %rs86, 255;
setp.ne.s16	%p36, %rs26, 0;
mad.lo.s32 %r86, %r252, %r55, %r21;
cvt.u64.u32	%rd36, %r86;
add.s64 %rd37, %rd10, %rd36;
mad.lo.s32 %r87, %r25, %r55, %r21;
cvt.u64.u32	%rd38, %r87;
add.s64 %rd39, %rd10, %rd38;
ld.u8 %rs27, [%rd37];
setp.ne.s16	%p37, %rs27, 0;
and.pred %p38, %p37, %p36;
ld.u8 %rs28, [%rd11];
setp.ne.s16	%p39, %rs28, 0;
and.pred %p40, %p38, %p39;
ld.u8 %rs29, [%rd12];
setp.ne.s16	%p41, %rs29, 0;
and.pred %p42, %p40, %p41;
ld.u8 %rs30, [%rd39];
setp.ne.s16	%p43, %rs30, 0;
and.pred %p131, %p43, %p42;
bra.uni BB34_14;

BB34_9:
setp.lt.u32	%p25, %r27, %r20;
@%p25 bra BB34_12;
bra.uni BB34_10;

BB34_12:
and.b16 %rs22, %rs86, 255;
setp.ne.s16	%p30, %rs22, 0;
mad.lo.s32 %r85, %r252, %r55, %r21;
cvt.u64.u32	%rd34, %r85;
add.s64 %rd35, %rd10, %rd34;
ld.u8 %rs23, [%rd35];
setp.ne.s16	%p31, %rs23, 0;
and.pred %p32, %p31, %p30;
ld.u8 %rs24, [%rd11];
setp.ne.s16	%p33, %rs24, 0;
and.pred %p34, %p32, %p33;
ld.u8 %rs25, [%rd12];
setp.ne.s16	%p35, %rs25, 0;
and.pred %p131, %p35, %p34;
bra.uni BB34_14;

BB34_10:
and.b16 %rs19, %rs86, 255;
setp.ne.s16	%p26, %rs19, 0;
mad.lo.s32 %r84, %r252, %r55, %r21;
cvt.u64.u32	%rd32, %r84;
add.s64 %rd33, %rd10, %rd32;
ld.u8 %rs20, [%rd33];
setp.ne.s16	%p27, %rs20, 0;
and.pred %p131, %p27, %p26;
setp.ge.u32	%p28, %r26, %r20;
@%p28 bra BB34_14;

ld.u8 %rs21, [%rd11];
setp.ne.s16	%p29, %rs21, 0;
and.pred %p131, %p29, %p131;

BB34_14:
selp.u16	%rs86, 1, 0, %p131;
shl.b32 %r89, %r19, 2;
add.s32 %r252, %r252, %r89;
setp.lt.u32	%p44, %r252, %r20;
mov.u16 %rs75, %rs86;
mov.u16 %rs85, %rs75;
@%p44 bra BB34_8;

BB34_15:
mov.u16 %rs3, %rs85;
mov.u32 %r29, %tid.y;
mad.lo.s32 %r92, %r29, %r60, %r62;
cvt.u64.u32	%rd40, %r92;
mov.u64 %rd41, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd42, %rd41, %rd40;
st.shared.u8 [%rd42], %rs3;
clz.b32 %r93, %r22;
mov.u32 %r94, 31;
sub.s32 %r95, %r94, %r93;
mov.u32 %r96, 1;
shl.b32 %r97, %r96, %r95;
setp.eq.s32	%p45, %r22, %r97;
selp.u32	%r98, 1, 0, %p45;
shr.s32 %r253, %r97, %r98;
setp.lt.s32	%p46, %r253, 1;
@%p46 bra BB34_21;

BB34_16:
bar.sync 0;
add.s32 %r99, %r253, %r29;
setp.lt.u32	%p47, %r99, %r22;
setp.lt.u32	%p48, %r29, %r253;
and.pred %p49, %p48, %p47;
@!%p49 bra BB34_20;
bra.uni BB34_17;

BB34_17:
ld.shared.u8 %rs32, [%rd42];
setp.eq.s16	%p50, %rs32, 0;
mov.u16 %rs69, 0;
@%p50 bra BB34_19;

mul.lo.s32 %r105, %r253, %r60;
cvt.u64.u32	%rd46, %r105;
add.s64 %rd48, %rd46, %rd40;
add.s64 %rd50, %rd41, %rd48;
ld.shared.u8 %rs33, [%rd50];
setp.ne.s16	%p51, %rs33, 0;
selp.u16	%rs69, 1, 0, %p51;

BB34_19:
st.shared.u8 [%rd42], %rs69;

BB34_20:
shr.s32 %r253, %r253, 1;
setp.gt.s32	%p52, %r253, 0;
@%p52 bra BB34_16;

BB34_21:
setp.eq.s32	%p54, %r29, 0;
and.pred %p55, %p54, %p21;
@!%p55 bra BB34_23;
bra.uni BB34_22;

BB34_22:
mov.u32 %r118, %tid.y;
mad.lo.s32 %r121, %r118, %r60, %r62;
cvt.u64.u32	%rd54, %r121;
add.s64 %rd56, %rd41, %rd54;
ld.shared.u8 %rs34, [%rd56];
add.u64 %rd57, %SP, 1;
cvta.to.local.u64 %rd58, %rd57;
st.local.u8 [%rd58], %rs34;
ld.local.u8 %rs35, [%rd58];
add.u64 %rd59, %SP, 0;
cvta.to.local.u64 %rd60, %rd59;
st.local.u8 [%rd60], %rs35;
ld.local.u8 %rs36, [%rd60];
mad.lo.s32 %r125, %r76, %r57, %r75;
cvt.u64.u32	%rd61, %r125;
cvta.to.global.u64 %rd62, %rd19;
add.s64 %rd63, %rd62, %rd61;
st.volatile.global.u8 [%rd63], %rs36;

BB34_23:
membar.gl;
bar.sync 0;
or.b32 %r128, %r29, %r62;
setp.ne.s32	%p56, %r128, 0;
@%p56 bra BB34_25;

cvta.to.global.u64 %rd64, %rd20;
mul.wide.u32 %rd65, %r61, 4;
add.s64 %rd66, %rd64, %rd65;
atom.global.add.u32 %r130, [%rd66], 1;
add.s32 %r132, %r71, -1;
setp.eq.s32	%p57, %r130, %r132;
selp.u32	%r133, 1, 0, %p57;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r133;

BB34_25:
bar.sync 0;
ld.shared.u32 %r134, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p58, %r134, 0;
@%p58 bra BB34_62;

setp.ge.u32	%p59, %r29, %r71;
mov.u16 %rs84, %rs18;
@%p59 bra BB34_28;

mov.u32 %r137, %tid.y;
mad.lo.s32 %r142, %r137, %r57, %r75;
cvt.u64.u32	%rd67, %r142;
cvta.to.global.u64 %rd68, %rd19;
add.s64 %rd69, %rd68, %rd67;
ld.volatile.global.u8 %rs84, [%rd69];

BB34_28:
mov.u16 %rs82, %rs84;
setp.lt.u32	%p61, %r71, %r19;
sub.s32 %r149, %r71, %r19;
selp.b32	%r33, 0, %r149, %p61;
min.u32 %r34, %r71, %r19;
setp.lt.u32	%p62, %r29, %r33;
and.pred %p63, %p21, %p62;
@!%p63 bra BB34_37;
bra.uni BB34_29;

BB34_29:
mov.u32 %r254, %r29;
mov.u16 %rs83, %rs82;

BB34_30:
mov.u32 %r36, %r254;
mad.lo.s32 %r37, %r19, 3, %r36;
setp.lt.u32	%p64, %r37, %r33;
add.s32 %r38, %r36, %r19;
shl.b32 %r152, %r19, 1;
add.s32 %r39, %r36, %r152;
mad.lo.s32 %r157, %r19, %r57, %r75;
mad.lo.s32 %r158, %r36, %r57, %r157;
cvt.u64.u32	%rd70, %r158;
cvta.to.global.u64 %rd71, %rd19;
add.s64 %rd13, %rd71, %rd70;
mad.lo.s32 %r159, %r38, %r57, %r157;
cvt.u64.u32	%rd72, %r159;
add.s64 %rd14, %rd71, %rd72;
mad.lo.s32 %r160, %r39, %r57, %r157;
cvt.u64.u32	%rd73, %r160;
add.s64 %rd15, %rd71, %rd73;
@%p64 bra BB34_35;
bra.uni BB34_31;

BB34_35:
and.b16 %rs44, %rs83, 255;
setp.ne.s16	%p76, %rs44, 0;
mad.lo.s32 %r167, %r37, %r57, %r157;
cvt.u64.u32	%rd74, %r167;
add.s64 %rd76, %rd71, %rd74;
ld.volatile.global.u8 %rs45, [%rd13];
setp.ne.s16	%p77, %rs45, 0;
and.pred %p78, %p77, %p76;
ld.volatile.global.u8 %rs46, [%rd14];
setp.ne.s16	%p79, %rs46, 0;
and.pred %p80, %p78, %p79;
ld.volatile.global.u8 %rs47, [%rd15];
setp.ne.s16	%p81, %rs47, 0;
and.pred %p82, %p80, %p81;
ld.volatile.global.u8 %rs48, [%rd76];
setp.ne.s16	%p83, %rs48, 0;
and.pred %p132, %p83, %p82;
bra.uni BB34_36;

BB34_31:
setp.lt.u32	%p65, %r39, %r33;
@%p65 bra BB34_34;
bra.uni BB34_32;

BB34_34:
and.b16 %rs40, %rs83, 255;
setp.ne.s16	%p70, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd13];
setp.ne.s16	%p71, %rs41, 0;
and.pred %p72, %p71, %p70;
ld.volatile.global.u8 %rs42, [%rd14];
setp.ne.s16	%p73, %rs42, 0;
and.pred %p74, %p72, %p73;
ld.volatile.global.u8 %rs43, [%rd15];
setp.ne.s16	%p75, %rs43, 0;
and.pred %p132, %p75, %p74;
bra.uni BB34_36;

BB34_32:
and.b16 %rs37, %rs83, 255;
setp.ne.s16	%p66, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd13];
setp.ne.s16	%p67, %rs38, 0;
and.pred %p132, %p67, %p66;
setp.ge.u32	%p68, %r38, %r33;
@%p68 bra BB34_36;

ld.volatile.global.u8 %rs39, [%rd14];
setp.ne.s16	%p69, %rs39, 0;
and.pred %p132, %p69, %p132;

BB34_36:
selp.u16	%rs83, 1, 0, %p132;
shl.b32 %r169, %r19, 2;
add.s32 %r40, %r36, %r169;
setp.lt.u32	%p84, %r40, %r33;
mov.u32 %r254, %r40;
mov.u16 %rs82, %rs83;
@%p84 bra BB34_30;

BB34_37:
st.shared.u8 [%rd42], %rs82;
clz.b32 %r173, %r34;
sub.s32 %r175, %r94, %r173;
shl.b32 %r177, %r96, %r175;
setp.eq.s32	%p85, %r34, %r177;
selp.u32	%r178, 1, 0, %p85;
shr.s32 %r255, %r177, %r178;
setp.lt.s32	%p86, %r255, 1;
@%p86 bra BB34_43;

BB34_38:
bar.sync 0;
add.s32 %r179, %r255, %r29;
setp.lt.u32	%p87, %r179, %r34;
setp.lt.u32	%p88, %r29, %r255;
and.pred %p89, %p88, %p87;
@!%p89 bra BB34_42;
bra.uni BB34_39;

BB34_39:
ld.shared.u8 %rs50, [%rd42];
setp.eq.s16	%p90, %rs50, 0;
mov.u16 %rs70, 0;
@%p90 bra BB34_41;

mul.lo.s32 %r185, %r255, %r60;
cvt.u64.u32	%rd83, %r185;
add.s64 %rd85, %rd83, %rd40;
add.s64 %rd87, %rd41, %rd85;
ld.shared.u8 %rs51, [%rd87];
setp.ne.s16	%p91, %rs51, 0;
selp.u16	%rs70, 1, 0, %p91;

BB34_41:
st.shared.u8 [%rd42], %rs70;

BB34_42:
shr.s32 %r255, %r255, 1;
setp.gt.s32	%p92, %r255, 0;
@%p92 bra BB34_38;

BB34_43:
@!%p55 bra BB34_62;
bra.uni BB34_44;

BB34_44:
ld.shared.u8 %rs52, [%rd42];
st.global.u8 [%rd9], %rs52;

BB34_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<55>;
.reg .b16 %rs<139>;
.reg .b32 %r<41>;
.reg .b64 %rd<25>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB35_56;

ld.param.u32 %r25, [%rd1+12];
ld.param.u64 %rd7, [%rd2];
cvta.to.global.u64 %rd3, %rd7;
ld.param.u32 %r26, [%rd2+108];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mul.lo.s32 %r4, %r1, %r26;
mov.u32 %r5, %tid.x;
mov.u32 %r6, %ntid.x;
setp.ge.u32	%p2, %r5, %r17;
mov.u16 %rs137, %rs15;
@%p2 bra BB35_4;

mov.u32 %r38, %r5;
mov.u16 %rs138, %rs15;

BB35_3:
mov.u32 %r7, %r38;
add.s32 %r27, %r7, %r4;
cvt.u64.u32	%rd8, %r27;
add.s64 %rd9, %rd3, %rd8;
ld.global.u8 %rs16, [%rd9];
setp.ne.s16	%p3, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p4, %rs17, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs138, 1, 0, %p5;
add.s32 %r8, %r6, %r7;
setp.lt.u32	%p6, %r8, %r17;
mov.u32 %r38, %r8;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p6 bra BB35_3;

BB35_4:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
ld.param.u32 %r28, [%rd1+112];
mul.lo.s32 %r29, %r28, %r2;
ld.param.u32 %r30, [%rd1+108];
mad.lo.s32 %r9, %r30, %r3, %r29;
setp.eq.s32	%p7, %r6, 0;
mov.u16 %rs130, %rs15;
@%p7 bra BB35_54;

cvt.u64.u32	%rd10, %r5;
mov.u64 %rd11, smemChar;
add.s64 %rd4, %rd11, %rd10;
setp.ge.u32	%p8, %r5, %r6;
@%p8 bra BB35_7;

st.shared.u8 [%rd4], %rs3;

BB35_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r6, %r10;
setp.ge.u32	%p9, %r10, %r6;
mov.u16 %rs133, %rs3;
@%p9 bra BB35_15;

mov.u32 %r31, %tid.x;
div.u32 %r32, %r31, %r10;
setp.ne.s32	%p10, %r32, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p10 bra BB35_15;

setp.lt.u32	%p11, %r31, %r6;
selp.b16	%rs134, %rs3, %rs15, %p11;
add.s32 %r39, %r10, %r31;
setp.ge.u32	%p12, %r39, %r6;
@%p12 bra BB35_14;

mov.u16 %rs135, %rs134;

BB35_11:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p13, %rs19, 0;
mov.u16 %rs136, 0;
@%p13 bra BB35_13;

cvt.u64.u32	%rd12, %r39;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs20, [%rd14];
setp.ne.s16	%p14, %rs20, 0;
selp.u16	%rs136, 1, 0, %p14;

BB35_13:
mov.u16 %rs135, %rs136;
add.s32 %r39, %r39, %r10;
setp.lt.u32	%p15, %r39, %r6;
mov.u16 %rs134, %rs135;
@%p15 bra BB35_11;

BB35_14:
mov.u16 %rs133, %rs134;
cvt.u64.u32	%rd15, %r31;
add.s64 %rd17, %rd11, %rd15;
st.shared.u8 [%rd17], %rs133;

BB35_15:
mov.u16 %rs9, %rs133;
bar.sync 0;
mov.u32 %r35, %tid.x;
setp.ne.s32	%p16, %r35, 0;
mov.u16 %rs130, %rs9;
@%p16 bra BB35_54;

setp.eq.s32	%p17, %r11, 32;
@%p17 bra BB35_22;
bra.uni BB35_17;

BB35_22:
setp.eq.s16	%p22, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p22 bra BB35_54;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p23, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p23 bra BB35_54;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p24, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p24 bra BB35_54;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p25, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p25 bra BB35_54;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p26, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p26 bra BB35_54;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p27, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p27 bra BB35_54;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p28, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p28 bra BB35_54;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p29, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p29 bra BB35_54;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p30, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p30 bra BB35_54;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p31, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p31 bra BB35_54;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p32, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p32 bra BB35_54;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p33, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p33 bra BB35_54;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p34, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p34 bra BB35_54;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p35, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p35 bra BB35_54;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p36, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p36 bra BB35_54;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p37, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p37 bra BB35_54;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p38, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p38 bra BB35_54;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p39, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p39 bra BB35_54;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p40, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p40 bra BB35_54;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p41, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p41 bra BB35_54;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p42, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p42 bra BB35_54;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p43, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p43 bra BB35_54;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p44, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p44 bra BB35_54;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p45, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p45 bra BB35_54;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p46, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p46 bra BB35_54;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p47, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p47 bra BB35_54;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p48, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p48 bra BB35_54;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p49, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p49 bra BB35_54;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p50, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p50 bra BB35_54;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p51, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p51 bra BB35_54;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p52, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p52 bra BB35_54;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p53, %rs85, 0;
selp.u16	%rs130, 1, 0, %p53;
bra.uni BB35_54;

BB35_17:
add.s64 %rd24, %rd11, 1;
mov.u32 %r40, 1;
setp.lt.u32	%p18, %r11, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p18 bra BB35_54;

mov.u16 %rs131, %rs9;

BB35_19:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p19, %rs22, 0;
mov.u16 %rs132, 0;
@%p19 bra BB35_21;

ld.shared.u8 %rs23, [%rd24];
setp.ne.s16	%p20, %rs23, 0;
selp.u16	%rs132, 1, 0, %p20;

BB35_21:
mov.u16 %rs131, %rs132;
add.s64 %rd24, %rd24, 1;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p21, %r40, %r11;
mov.u16 %rs130, %rs131;
@%p21 bra BB35_19;

BB35_54:
mov.u32 %r37, %tid.x;
setp.ne.s32	%p54, %r37, 0;
@%p54 bra BB35_56;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r9;
add.s64 %rd23, %rd21, %rd22;
st.global.u8 [%rd23], %rs130;

BB35_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<7>;
.reg .b16 %rs<8>;
.reg .b32 %r<30>;
.reg .b64 %rd<11>;


ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r12, %nctaid.y;
mov.u32 %r13, %ctaid.z;
mov.u32 %r14, %ctaid.y;
mad.lo.s32 %r15, %r12, %r13, %r14;
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r18, %r15, %r16, %r17;
shl.b32 %r19, %r18, 9;
mov.u32 %r20, %tid.x;
add.s32 %r1, %r19, %r20;
setp.ge.u32	%p1, %r1, %r11;
@%p1 bra BB36_4;

ld.param.u32 %r22, [%rd1+12];
ld.param.u64 %rd4, [%rd2];
cvta.to.global.u64 %rd3, %rd4;
ld.param.u32 %r23, [%rd2+108];
rem.u32 %r2, %r1, %r22;
div.u32 %r3, %r1, %r22;
mul.lo.s32 %r29, %r1, %r23;
setp.eq.s32	%p2, %r10, 0;
mov.u32 %r28, 0;
@%p2 bra BB36_3;

BB36_2:
cvt.u64.u32	%rd5, %r29;
add.s64 %rd6, %rd3, %rd5;
ld.global.u8 %rs5, [%rd6];
setp.ne.s16	%p3, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p4, %rs6, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs7, 1, 0, %p5;
add.s32 %r29, %r29, %r9;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p6, %r28, %r10;
@%p6 bra BB36_2;

BB36_3:
ld.param.u64 %rd7, [%rd1];
ld.param.u32 %r24, [%rd1+112];
mul.lo.s32 %r25, %r24, %r2;
ld.param.u32 %r26, [%rd1+108];
mad.lo.s32 %r27, %r26, %r3, %r25;
cvt.u64.u32	%rd8, %r27;
cvta.to.global.u64 %rd9, %rd7;
add.s64 %rd10, %rd9, %rd8;
st.global.u8 [%rd10], %rs7;

BB36_4:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot37[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<130>;
.reg .b16 %rs<88>;
.reg .b32 %r<225>;
.reg .b64 %rd<102>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd101, __local_depot37;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r40, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd12, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd13, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd14, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd15, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd16, [%rd14];
cvta.to.global.u64 %rd17, %rd16;
ld.param.u64 %rd18, [%rd15];
cvta.to.global.u64 %rd1, %rd18;
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r1, %r43, %r44, %r45;
mov.u32 %r223, %tid.y;
ld.param.u32 %r46, [%rd14+12];
rem.u32 %r47, %r1, %r46;
ld.param.u32 %r48, [%rd14+112];
mul.lo.s32 %r49, %r48, %r47;
div.u32 %r50, %r1, %r46;
ld.param.u32 %r51, [%rd14+108];
mad.lo.s32 %r52, %r51, %r50, %r49;
ld.param.u32 %r53, [%rd15+108];
mul.lo.s32 %r3, %r1, %r53;
mov.u32 %r54, %nctaid.y;
setp.eq.s32	%p16, %r54, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd19, %r52;
add.s64 %rd2, %rd17, %rd19;
@%p16 bra BB37_40;
bra.uni BB37_1;

BB37_40:
setp.lt.u32	%p92, %r1, %r42;
min.u32 %r30, %r41, %r4;
setp.lt.u32	%p93, %r223, %r41;
and.pred %p94, %p92, %p93;
mov.u16 %rs80, %rs18;
@!%p94 bra BB37_49;
bra.uni BB37_41;

BB37_41:
mov.u16 %rs81, %rs18;

BB37_42:
mad.lo.s32 %r32, %r4, 3, %r223;
setp.lt.u32	%p95, %r32, %r41;
add.s32 %r33, %r223, %r4;
shl.b32 %r180, %r4, 1;
add.s32 %r34, %r223, %r180;
mad.lo.s32 %r181, %r223, %r40, %r3;
cvt.u64.u32	%rd79, %r181;
add.s64 %rd9, %rd1, %rd79;
mad.lo.s32 %r182, %r33, %r40, %r3;
cvt.u64.u32	%rd80, %r182;
add.s64 %rd10, %rd1, %rd80;
mad.lo.s32 %r183, %r34, %r40, %r3;
cvt.u64.u32	%rd81, %r183;
add.s64 %rd11, %rd1, %rd81;
@%p95 bra BB37_47;
bra.uni BB37_43;

BB37_47:
and.b16 %rs60, %rs81, 255;
setp.ne.s16	%p107, %rs60, 0;
mad.lo.s32 %r184, %r32, %r40, %r3;
cvt.u64.u32	%rd82, %r184;
add.s64 %rd83, %rd1, %rd82;
ld.global.u8 %rs61, [%rd9];
setp.ne.s16	%p108, %rs61, 0;
and.pred %p109, %p108, %p107;
ld.global.u8 %rs62, [%rd10];
setp.ne.s16	%p110, %rs62, 0;
and.pred %p111, %p109, %p110;
ld.global.u8 %rs63, [%rd11];
setp.ne.s16	%p112, %rs63, 0;
and.pred %p113, %p111, %p112;
ld.global.u8 %rs64, [%rd83];
setp.ne.s16	%p114, %rs64, 0;
and.pred %p129, %p114, %p113;
bra.uni BB37_48;

BB37_43:
setp.lt.u32	%p96, %r34, %r41;
@%p96 bra BB37_46;
bra.uni BB37_44;

BB37_46:
and.b16 %rs56, %rs81, 255;
setp.ne.s16	%p101, %rs56, 0;
ld.global.u8 %rs57, [%rd9];
setp.ne.s16	%p102, %rs57, 0;
and.pred %p103, %p102, %p101;
ld.global.u8 %rs58, [%rd10];
setp.ne.s16	%p104, %rs58, 0;
and.pred %p105, %p103, %p104;
ld.global.u8 %rs59, [%rd11];
setp.ne.s16	%p106, %rs59, 0;
and.pred %p129, %p106, %p105;
bra.uni BB37_48;

BB37_44:
and.b16 %rs53, %rs81, 255;
setp.ne.s16	%p97, %rs53, 0;
ld.global.u8 %rs54, [%rd9];
setp.ne.s16	%p98, %rs54, 0;
and.pred %p129, %p98, %p97;
setp.ge.u32	%p99, %r33, %r41;
@%p99 bra BB37_48;

ld.global.u8 %rs55, [%rd10];
setp.ne.s16	%p100, %rs55, 0;
and.pred %p129, %p100, %p129;

BB37_48:
selp.u16	%rs81, 1, 0, %p129;
shl.b32 %r186, %r4, 2;
add.s32 %r223, %r223, %r186;
setp.lt.u32	%p115, %r223, %r41;
mov.u16 %rs80, %rs81;
@%p115 bra BB37_42;

BB37_49:
mov.u32 %r36, %tid.y;
mad.lo.s32 %r189, %r36, %r43, %r45;
cvt.u64.u32	%rd84, %r189;
mov.u64 %rd85, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd86, %rd85, %rd84;
st.shared.u8 [%rd86], %rs80;
clz.b32 %r190, %r30;
mov.u32 %r191, 31;
sub.s32 %r192, %r191, %r190;
mov.u32 %r193, 1;
shl.b32 %r194, %r193, %r192;
setp.eq.s32	%p116, %r30, %r194;
selp.u32	%r195, 1, 0, %p116;
shr.s32 %r224, %r194, %r195;
setp.lt.s32	%p117, %r224, 1;
@%p117 bra BB37_55;

BB37_50:
bar.sync 0;
add.s32 %r196, %r224, %r36;
setp.lt.u32	%p118, %r196, %r30;
setp.lt.u32	%p119, %r36, %r224;
and.pred %p120, %p119, %p118;
@!%p120 bra BB37_54;
bra.uni BB37_51;

BB37_51:
ld.shared.u8 %rs66, [%rd86];
setp.eq.s16	%p121, %rs66, 0;
mov.u16 %rs87, 0;
@%p121 bra BB37_53;

mul.lo.s32 %r202, %r224, %r43;
cvt.u64.u32	%rd90, %r202;
add.s64 %rd92, %rd90, %rd84;
add.s64 %rd94, %rd85, %rd92;
ld.shared.u8 %rs67, [%rd94];
setp.ne.s16	%p122, %rs67, 0;
selp.u16	%rs87, 1, 0, %p122;

BB37_53:
st.shared.u8 [%rd86], %rs87;

BB37_54:
shr.s32 %r224, %r224, 1;
setp.gt.s32	%p123, %r224, 0;
@%p123 bra BB37_50;

BB37_55:
setp.eq.s32	%p125, %r36, 0;
and.pred %p126, %p125, %p92;
@!%p126 bra BB37_57;
bra.uni BB37_56;

BB37_56:
ld.shared.u8 %rs68, [%rd86];
st.global.u8 [%rd2], %rs68;
bra.uni BB37_57;

BB37_1:
setp.lt.u32	%p17, %r1, %r42;
mov.u32 %r55, %ctaid.y;
shl.b32 %r56, %r55, 8;
sub.s32 %r57, %r41, %r56;
mov.u32 %r58, 256;
min.u32 %r5, %r57, %r58;
mad.lo.s32 %r6, %r56, %r40, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p18, %r223, %r5;
and.pred %p19, %p17, %p18;
mov.u16 %rs85, %rs18;
@!%p19 bra BB37_10;
bra.uni BB37_2;

BB37_2:
mov.u32 %r219, %tid.y;
mov.u16 %rs86, %rs18;

BB37_3:
mad.lo.s32 %r10, %r4, 3, %r219;
setp.lt.u32	%p20, %r10, %r5;
add.s32 %r11, %r219, %r4;
shl.b32 %r60, %r4, 1;
add.s32 %r12, %r219, %r60;
mad.lo.s32 %r61, %r219, %r40, %r6;
cvt.u64.u32	%rd20, %r61;
add.s64 %rd3, %rd1, %rd20;
mad.lo.s32 %r62, %r11, %r40, %r6;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd4, %rd1, %rd21;
mad.lo.s32 %r63, %r12, %r40, %r6;
cvt.u64.u32	%rd22, %r63;
add.s64 %rd5, %rd1, %rd22;
@%p20 bra BB37_8;
bra.uni BB37_4;

BB37_8:
and.b16 %rs26, %rs86, 255;
setp.ne.s16	%p32, %rs26, 0;
mad.lo.s32 %r64, %r10, %r40, %r6;
cvt.u64.u32	%rd23, %r64;
add.s64 %rd24, %rd1, %rd23;
ld.global.u8 %rs27, [%rd3];
setp.ne.s16	%p33, %rs27, 0;
and.pred %p34, %p33, %p32;
ld.global.u8 %rs28, [%rd4];
setp.ne.s16	%p35, %rs28, 0;
and.pred %p36, %p34, %p35;
ld.global.u8 %rs29, [%rd5];
setp.ne.s16	%p37, %rs29, 0;
and.pred %p38, %p36, %p37;
ld.global.u8 %rs30, [%rd24];
setp.ne.s16	%p39, %rs30, 0;
and.pred %p127, %p39, %p38;
bra.uni BB37_9;

BB37_4:
setp.lt.u32	%p21, %r12, %r5;
@%p21 bra BB37_7;
bra.uni BB37_5;

BB37_7:
and.b16 %rs22, %rs86, 255;
setp.ne.s16	%p26, %rs22, 0;
ld.global.u8 %rs23, [%rd3];
setp.ne.s16	%p27, %rs23, 0;
and.pred %p28, %p27, %p26;
ld.global.u8 %rs24, [%rd4];
setp.ne.s16	%p29, %rs24, 0;
and.pred %p30, %p28, %p29;
ld.global.u8 %rs25, [%rd5];
setp.ne.s16	%p31, %rs25, 0;
and.pred %p127, %p31, %p30;
bra.uni BB37_9;

BB37_5:
and.b16 %rs19, %rs86, 255;
setp.ne.s16	%p22, %rs19, 0;
ld.global.u8 %rs20, [%rd3];
setp.ne.s16	%p23, %rs20, 0;
and.pred %p127, %p23, %p22;
setp.ge.u32	%p24, %r11, %r5;
@%p24 bra BB37_9;

ld.global.u8 %rs21, [%rd4];
setp.ne.s16	%p25, %rs21, 0;
and.pred %p127, %p25, %p127;

BB37_9:
selp.u16	%rs86, 1, 0, %p127;
shl.b32 %r66, %r4, 2;
add.s32 %r219, %r219, %r66;
setp.lt.u32	%p40, %r219, %r5;
mov.u16 %rs75, %rs86;
mov.u16 %rs85, %rs75;
@%p40 bra BB37_3;

BB37_10:
mov.u16 %rs3, %rs85;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r69, %r14, %r43, %r45;
cvt.u64.u32	%rd25, %r69;
mov.u64 %rd26, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd27, %rd26, %rd25;
st.shared.u8 [%rd27], %rs3;
clz.b32 %r70, %r7;
mov.u32 %r71, 31;
sub.s32 %r72, %r71, %r70;
mov.u32 %r73, 1;
shl.b32 %r74, %r73, %r72;
setp.eq.s32	%p41, %r7, %r74;
selp.u32	%r75, 1, 0, %p41;
shr.s32 %r220, %r74, %r75;
setp.lt.s32	%p42, %r220, 1;
@%p42 bra BB37_16;

BB37_11:
bar.sync 0;
add.s32 %r76, %r220, %r14;
setp.lt.u32	%p43, %r76, %r7;
setp.lt.u32	%p44, %r14, %r220;
and.pred %p45, %p44, %p43;
@!%p45 bra BB37_15;
bra.uni BB37_12;

BB37_12:
ld.shared.u8 %rs32, [%rd27];
setp.eq.s16	%p46, %rs32, 0;
mov.u16 %rs69, 0;
@%p46 bra BB37_14;

mul.lo.s32 %r82, %r220, %r43;
cvt.u64.u32	%rd31, %r82;
add.s64 %rd33, %rd31, %rd25;
add.s64 %rd35, %rd26, %rd33;
ld.shared.u8 %rs33, [%rd35];
setp.ne.s16	%p47, %rs33, 0;
selp.u16	%rs69, 1, 0, %p47;

BB37_14:
st.shared.u8 [%rd27], %rs69;

BB37_15:
shr.s32 %r220, %r220, 1;
setp.gt.s32	%p48, %r220, 0;
@%p48 bra BB37_11;

BB37_16:
setp.eq.s32	%p50, %r14, 0;
and.pred %p51, %p50, %p17;
@!%p51 bra BB37_18;
bra.uni BB37_17;

BB37_17:
mov.u32 %r95, %tid.y;
mad.lo.s32 %r98, %r95, %r43, %r45;
cvt.u64.u32	%rd39, %r98;
add.s64 %rd41, %rd26, %rd39;
ld.shared.u8 %rs34, [%rd41];
add.u64 %rd42, %SP, 1;
cvta.to.local.u64 %rd43, %rd42;
st.local.u8 [%rd43], %rs34;
ld.local.u8 %rs35, [%rd43];
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd45, %rd44;
st.local.u8 [%rd45], %rs35;
ld.local.u8 %rs36, [%rd45];
mad.lo.s32 %r102, %r55, %r42, %r1;
cvt.u64.u32	%rd46, %r102;
cvta.to.global.u64 %rd47, %rd12;
add.s64 %rd48, %rd47, %rd46;
st.volatile.global.u8 [%rd48], %rs36;

BB37_18:
membar.gl;
bar.sync 0;
or.b32 %r105, %r14, %r45;
setp.ne.s32	%p52, %r105, 0;
@%p52 bra BB37_20;

cvta.to.global.u64 %rd49, %rd13;
mul.wide.u32 %rd50, %r44, 4;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.u32 %r107, [%rd51], 1;
add.s32 %r109, %r54, -1;
setp.eq.s32	%p53, %r107, %r109;
selp.u32	%r110, 1, 0, %p53;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r110;

BB37_20:
bar.sync 0;
ld.shared.u32 %r111, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p54, %r111, 0;
@%p54 bra BB37_57;

setp.ge.u32	%p55, %r14, %r54;
mov.u16 %rs84, %rs18;
@%p55 bra BB37_23;

mov.u32 %r114, %tid.y;
mad.lo.s32 %r119, %r114, %r42, %r1;
cvt.u64.u32	%rd52, %r119;
cvta.to.global.u64 %rd53, %rd12;
add.s64 %rd54, %rd53, %rd52;
ld.volatile.global.u8 %rs84, [%rd54];

BB37_23:
mov.u16 %rs82, %rs84;
setp.lt.u32	%p57, %r54, %r4;
sub.s32 %r126, %r54, %r4;
selp.b32	%r18, 0, %r126, %p57;
min.u32 %r19, %r54, %r4;
setp.lt.u32	%p58, %r14, %r18;
and.pred %p59, %p17, %p58;
@!%p59 bra BB37_32;
bra.uni BB37_24;

BB37_24:
mov.u32 %r221, %r14;
mov.u16 %rs83, %rs82;

BB37_25:
mov.u32 %r21, %r221;
mad.lo.s32 %r22, %r4, 3, %r21;
setp.lt.u32	%p60, %r22, %r18;
add.s32 %r23, %r21, %r4;
shl.b32 %r129, %r4, 1;
add.s32 %r24, %r21, %r129;
mad.lo.s32 %r134, %r4, %r42, %r1;
mad.lo.s32 %r135, %r21, %r42, %r134;
cvt.u64.u32	%rd55, %r135;
cvta.to.global.u64 %rd56, %rd12;
add.s64 %rd6, %rd56, %rd55;
mad.lo.s32 %r136, %r23, %r42, %r134;
cvt.u64.u32	%rd57, %r136;
add.s64 %rd7, %rd56, %rd57;
mad.lo.s32 %r137, %r24, %r42, %r134;
cvt.u64.u32	%rd58, %r137;
add.s64 %rd8, %rd56, %rd58;
@%p60 bra BB37_30;
bra.uni BB37_26;

BB37_30:
and.b16 %rs44, %rs83, 255;
setp.ne.s16	%p72, %rs44, 0;
mad.lo.s32 %r144, %r22, %r42, %r134;
cvt.u64.u32	%rd59, %r144;
add.s64 %rd61, %rd56, %rd59;
ld.volatile.global.u8 %rs45, [%rd6];
setp.ne.s16	%p73, %rs45, 0;
and.pred %p74, %p73, %p72;
ld.volatile.global.u8 %rs46, [%rd7];
setp.ne.s16	%p75, %rs46, 0;
and.pred %p76, %p74, %p75;
ld.volatile.global.u8 %rs47, [%rd8];
setp.ne.s16	%p77, %rs47, 0;
and.pred %p78, %p76, %p77;
ld.volatile.global.u8 %rs48, [%rd61];
setp.ne.s16	%p79, %rs48, 0;
and.pred %p128, %p79, %p78;
bra.uni BB37_31;

BB37_26:
setp.lt.u32	%p61, %r24, %r18;
@%p61 bra BB37_29;
bra.uni BB37_27;

BB37_29:
and.b16 %rs40, %rs83, 255;
setp.ne.s16	%p66, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd6];
setp.ne.s16	%p67, %rs41, 0;
and.pred %p68, %p67, %p66;
ld.volatile.global.u8 %rs42, [%rd7];
setp.ne.s16	%p69, %rs42, 0;
and.pred %p70, %p68, %p69;
ld.volatile.global.u8 %rs43, [%rd8];
setp.ne.s16	%p71, %rs43, 0;
and.pred %p128, %p71, %p70;
bra.uni BB37_31;

BB37_27:
and.b16 %rs37, %rs83, 255;
setp.ne.s16	%p62, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd6];
setp.ne.s16	%p63, %rs38, 0;
and.pred %p128, %p63, %p62;
setp.ge.u32	%p64, %r23, %r18;
@%p64 bra BB37_31;

ld.volatile.global.u8 %rs39, [%rd7];
setp.ne.s16	%p65, %rs39, 0;
and.pred %p128, %p65, %p128;

BB37_31:
selp.u16	%rs83, 1, 0, %p128;
shl.b32 %r146, %r4, 2;
add.s32 %r25, %r21, %r146;
setp.lt.u32	%p80, %r25, %r18;
mov.u32 %r221, %r25;
mov.u16 %rs82, %rs83;
@%p80 bra BB37_25;

BB37_32:
st.shared.u8 [%rd27], %rs82;
clz.b32 %r150, %r19;
sub.s32 %r152, %r71, %r150;
shl.b32 %r154, %r73, %r152;
setp.eq.s32	%p81, %r19, %r154;
selp.u32	%r155, 1, 0, %p81;
shr.s32 %r222, %r154, %r155;
setp.lt.s32	%p82, %r222, 1;
@%p82 bra BB37_38;

BB37_33:
bar.sync 0;
add.s32 %r156, %r222, %r14;
setp.lt.u32	%p83, %r156, %r19;
setp.lt.u32	%p84, %r14, %r222;
and.pred %p85, %p84, %p83;
@!%p85 bra BB37_37;
bra.uni BB37_34;

BB37_34:
ld.shared.u8 %rs50, [%rd27];
setp.eq.s16	%p86, %rs50, 0;
mov.u16 %rs70, 0;
@%p86 bra BB37_36;

mul.lo.s32 %r162, %r222, %r43;
cvt.u64.u32	%rd68, %r162;
add.s64 %rd70, %rd68, %rd25;
add.s64 %rd72, %rd26, %rd70;
ld.shared.u8 %rs51, [%rd72];
setp.ne.s16	%p87, %rs51, 0;
selp.u16	%rs70, 1, 0, %p87;

BB37_36:
st.shared.u8 [%rd27], %rs70;

BB37_37:
shr.s32 %r222, %r222, 1;
setp.gt.s32	%p88, %r222, 0;
@%p88 bra BB37_33;

BB37_38:
@!%p51 bra BB37_57;
bra.uni BB37_39;

BB37_39:
ld.shared.u8 %rs52, [%rd27];
st.global.u8 [%rd2], %rs52;

BB37_57:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<55>;
.reg .b16 %rs<139>;
.reg .b32 %r<46>;
.reg .b64 %rd<25>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB38_56;

ld.param.u32 %r25, [%rd1+12];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mov.u32 %r4, %tid.x;
mov.u32 %r5, %ntid.x;
setp.ge.u32	%p2, %r4, %r17;
mov.u16 %rs137, %rs15;
@%p2 bra BB38_4;

ld.param.u64 %rd7, [%rd2];
ld.param.u32 %r26, [%rd2+12];
ld.param.u32 %r27, [%rd2+112];
rem.u32 %r28, %r1, %r26;
mul.lo.s32 %r29, %r27, %r28;
div.u32 %r30, %r1, %r26;
ld.param.u32 %r31, [%rd2+108];
mad.lo.s32 %r6, %r31, %r30, %r29;
cvta.to.global.u64 %rd3, %rd7;
mov.u32 %r43, %r4;
mov.u16 %rs138, %rs15;

BB38_3:
mov.u32 %r7, %r43;
add.s32 %r32, %r6, %r7;
cvt.u64.u32	%rd8, %r32;
add.s64 %rd9, %rd3, %rd8;
ld.global.u8 %rs16, [%rd9];
setp.ne.s16	%p3, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p4, %rs17, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs138, 1, 0, %p5;
add.s32 %r8, %r5, %r7;
setp.lt.u32	%p6, %r8, %r17;
mov.u32 %r43, %r8;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p6 bra BB38_3;

BB38_4:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
ld.param.u32 %r33, [%rd1+112];
mul.lo.s32 %r34, %r33, %r2;
ld.param.u32 %r35, [%rd1+108];
mad.lo.s32 %r9, %r35, %r3, %r34;
setp.eq.s32	%p7, %r5, 0;
mov.u16 %rs130, %rs15;
@%p7 bra BB38_54;

cvt.u64.u32	%rd10, %r4;
mov.u64 %rd11, smemChar;
add.s64 %rd4, %rd11, %rd10;
setp.ge.u32	%p8, %r4, %r5;
@%p8 bra BB38_7;

st.shared.u8 [%rd4], %rs3;

BB38_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r5, %r10;
setp.ge.u32	%p9, %r10, %r5;
mov.u16 %rs133, %rs3;
@%p9 bra BB38_15;

mov.u32 %r36, %tid.x;
div.u32 %r37, %r36, %r10;
setp.ne.s32	%p10, %r37, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p10 bra BB38_15;

setp.lt.u32	%p11, %r36, %r5;
selp.b16	%rs134, %rs3, %rs15, %p11;
add.s32 %r44, %r10, %r36;
setp.ge.u32	%p12, %r44, %r5;
@%p12 bra BB38_14;

mov.u16 %rs135, %rs134;

BB38_11:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p13, %rs19, 0;
mov.u16 %rs136, 0;
@%p13 bra BB38_13;

cvt.u64.u32	%rd12, %r44;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs20, [%rd14];
setp.ne.s16	%p14, %rs20, 0;
selp.u16	%rs136, 1, 0, %p14;

BB38_13:
mov.u16 %rs135, %rs136;
add.s32 %r44, %r44, %r10;
setp.lt.u32	%p15, %r44, %r5;
mov.u16 %rs134, %rs135;
@%p15 bra BB38_11;

BB38_14:
mov.u16 %rs133, %rs134;
cvt.u64.u32	%rd15, %r36;
add.s64 %rd17, %rd11, %rd15;
st.shared.u8 [%rd17], %rs133;

BB38_15:
mov.u16 %rs9, %rs133;
bar.sync 0;
mov.u32 %r40, %tid.x;
setp.ne.s32	%p16, %r40, 0;
mov.u16 %rs130, %rs9;
@%p16 bra BB38_54;

setp.eq.s32	%p17, %r11, 32;
@%p17 bra BB38_22;
bra.uni BB38_17;

BB38_22:
setp.eq.s16	%p22, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p22 bra BB38_54;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p23, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p23 bra BB38_54;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p24, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p24 bra BB38_54;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p25, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p25 bra BB38_54;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p26, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p26 bra BB38_54;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p27, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p27 bra BB38_54;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p28, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p28 bra BB38_54;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p29, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p29 bra BB38_54;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p30, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p30 bra BB38_54;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p31, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p31 bra BB38_54;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p32, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p32 bra BB38_54;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p33, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p33 bra BB38_54;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p34, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p34 bra BB38_54;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p35, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p35 bra BB38_54;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p36, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p36 bra BB38_54;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p37, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p37 bra BB38_54;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p38, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p38 bra BB38_54;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p39, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p39 bra BB38_54;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p40, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p40 bra BB38_54;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p41, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p41 bra BB38_54;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p42, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p42 bra BB38_54;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p43, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p43 bra BB38_54;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p44, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p44 bra BB38_54;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p45, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p45 bra BB38_54;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p46, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p46 bra BB38_54;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p47, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p47 bra BB38_54;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p48, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p48 bra BB38_54;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p49, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p49 bra BB38_54;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p50, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p50 bra BB38_54;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p51, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p51 bra BB38_54;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p52, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p52 bra BB38_54;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p53, %rs85, 0;
selp.u16	%rs130, 1, 0, %p53;
bra.uni BB38_54;

BB38_17:
add.s64 %rd24, %rd11, 1;
mov.u32 %r45, 1;
setp.lt.u32	%p18, %r11, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p18 bra BB38_54;

mov.u16 %rs131, %rs9;

BB38_19:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p19, %rs22, 0;
mov.u16 %rs132, 0;
@%p19 bra BB38_21;

ld.shared.u8 %rs23, [%rd24];
setp.ne.s16	%p20, %rs23, 0;
selp.u16	%rs132, 1, 0, %p20;

BB38_21:
mov.u16 %rs131, %rs132;
add.s64 %rd24, %rd24, 1;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p21, %r45, %r11;
mov.u16 %rs130, %rs131;
@%p21 bra BB38_19;

BB38_54:
mov.u32 %r42, %tid.x;
setp.ne.s32	%p54, %r42, 0;
@%p54 bra BB38_56;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r9;
add.s64 %rd23, %rd21, %rd22;
st.global.u8 [%rd23], %rs130;

BB38_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<7>;
.reg .b16 %rs<8>;
.reg .b32 %r<35>;
.reg .b64 %rd<11>;


ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r12, %nctaid.y;
mov.u32 %r13, %ctaid.z;
mov.u32 %r14, %ctaid.y;
mad.lo.s32 %r15, %r12, %r13, %r14;
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r18, %r15, %r16, %r17;
shl.b32 %r19, %r18, 9;
mov.u32 %r20, %tid.x;
add.s32 %r1, %r19, %r20;
setp.ge.u32	%p1, %r1, %r11;
@%p1 bra BB39_5;

ld.param.u32 %r21, [%rd1+12];
rem.u32 %r2, %r1, %r21;
div.u32 %r3, %r1, %r21;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB39_4;

ld.param.u64 %rd4, [%rd2];
ld.param.u32 %r23, [%rd2+12];
ld.param.u32 %r24, [%rd2+112];
rem.u32 %r25, %r1, %r23;
mul.lo.s32 %r26, %r24, %r25;
div.u32 %r27, %r1, %r23;
ld.param.u32 %r28, [%rd2+108];
mad.lo.s32 %r34, %r28, %r27, %r26;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r33, 0;

BB39_3:
cvt.u64.u32	%rd5, %r34;
add.s64 %rd6, %rd3, %rd5;
ld.global.u8 %rs5, [%rd6];
setp.ne.s16	%p3, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p4, %rs6, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs7, 1, 0, %p5;
add.s32 %r34, %r34, %r9;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p6, %r33, %r10;
@%p6 bra BB39_3;

BB39_4:
ld.param.u64 %rd7, [%rd1];
ld.param.u32 %r29, [%rd1+112];
mul.lo.s32 %r30, %r29, %r2;
ld.param.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r3, %r30;
cvt.u64.u32	%rd8, %r32;
cvta.to.global.u64 %rd9, %rd7;
add.s64 %rd10, %rd9, %rd8;
st.global.u8 [%rd10], %rs7;

BB39_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot40[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<130>;
.reg .b16 %rs<88>;
.reg .b32 %r<230>;
.reg .b64 %rd<102>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd101, __local_depot40;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r40, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd12, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd13, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd14, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd15, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd16, [%rd14];
cvta.to.global.u64 %rd17, %rd16;
ld.param.u64 %rd18, [%rd15];
cvta.to.global.u64 %rd1, %rd18;
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r1, %r43, %r44, %r45;
mov.u32 %r228, %tid.y;
ld.param.u32 %r46, [%rd14+12];
rem.u32 %r47, %r1, %r46;
ld.param.u32 %r48, [%rd14+112];
mul.lo.s32 %r49, %r48, %r47;
div.u32 %r50, %r1, %r46;
ld.param.u32 %r51, [%rd15+12];
rem.u32 %r52, %r1, %r51;
ld.param.u32 %r53, [%rd15+112];
mul.lo.s32 %r54, %r53, %r52;
div.u32 %r55, %r1, %r51;
ld.param.u32 %r56, [%rd14+108];
mad.lo.s32 %r57, %r56, %r50, %r49;
ld.param.u32 %r58, [%rd15+108];
mad.lo.s32 %r3, %r58, %r55, %r54;
mov.u32 %r59, %nctaid.y;
setp.eq.s32	%p16, %r59, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd19, %r57;
add.s64 %rd2, %rd17, %rd19;
@%p16 bra BB40_40;
bra.uni BB40_1;

BB40_40:
setp.lt.u32	%p92, %r1, %r42;
min.u32 %r30, %r41, %r4;
setp.lt.u32	%p93, %r228, %r41;
and.pred %p94, %p92, %p93;
mov.u16 %rs80, %rs18;
@!%p94 bra BB40_49;
bra.uni BB40_41;

BB40_41:
mov.u16 %rs81, %rs18;

BB40_42:
mad.lo.s32 %r32, %r4, 3, %r228;
setp.lt.u32	%p95, %r32, %r41;
add.s32 %r33, %r228, %r4;
shl.b32 %r185, %r4, 1;
add.s32 %r34, %r228, %r185;
mad.lo.s32 %r186, %r228, %r40, %r3;
cvt.u64.u32	%rd79, %r186;
add.s64 %rd9, %rd1, %rd79;
mad.lo.s32 %r187, %r33, %r40, %r3;
cvt.u64.u32	%rd80, %r187;
add.s64 %rd10, %rd1, %rd80;
mad.lo.s32 %r188, %r34, %r40, %r3;
cvt.u64.u32	%rd81, %r188;
add.s64 %rd11, %rd1, %rd81;
@%p95 bra BB40_47;
bra.uni BB40_43;

BB40_47:
and.b16 %rs60, %rs81, 255;
setp.ne.s16	%p107, %rs60, 0;
mad.lo.s32 %r189, %r32, %r40, %r3;
cvt.u64.u32	%rd82, %r189;
add.s64 %rd83, %rd1, %rd82;
ld.global.u8 %rs61, [%rd9];
setp.ne.s16	%p108, %rs61, 0;
and.pred %p109, %p108, %p107;
ld.global.u8 %rs62, [%rd10];
setp.ne.s16	%p110, %rs62, 0;
and.pred %p111, %p109, %p110;
ld.global.u8 %rs63, [%rd11];
setp.ne.s16	%p112, %rs63, 0;
and.pred %p113, %p111, %p112;
ld.global.u8 %rs64, [%rd83];
setp.ne.s16	%p114, %rs64, 0;
and.pred %p129, %p114, %p113;
bra.uni BB40_48;

BB40_43:
setp.lt.u32	%p96, %r34, %r41;
@%p96 bra BB40_46;
bra.uni BB40_44;

BB40_46:
and.b16 %rs56, %rs81, 255;
setp.ne.s16	%p101, %rs56, 0;
ld.global.u8 %rs57, [%rd9];
setp.ne.s16	%p102, %rs57, 0;
and.pred %p103, %p102, %p101;
ld.global.u8 %rs58, [%rd10];
setp.ne.s16	%p104, %rs58, 0;
and.pred %p105, %p103, %p104;
ld.global.u8 %rs59, [%rd11];
setp.ne.s16	%p106, %rs59, 0;
and.pred %p129, %p106, %p105;
bra.uni BB40_48;

BB40_44:
and.b16 %rs53, %rs81, 255;
setp.ne.s16	%p97, %rs53, 0;
ld.global.u8 %rs54, [%rd9];
setp.ne.s16	%p98, %rs54, 0;
and.pred %p129, %p98, %p97;
setp.ge.u32	%p99, %r33, %r41;
@%p99 bra BB40_48;

ld.global.u8 %rs55, [%rd10];
setp.ne.s16	%p100, %rs55, 0;
and.pred %p129, %p100, %p129;

BB40_48:
selp.u16	%rs81, 1, 0, %p129;
shl.b32 %r191, %r4, 2;
add.s32 %r228, %r228, %r191;
setp.lt.u32	%p115, %r228, %r41;
mov.u16 %rs80, %rs81;
@%p115 bra BB40_42;

BB40_49:
mov.u32 %r36, %tid.y;
mad.lo.s32 %r194, %r36, %r43, %r45;
cvt.u64.u32	%rd84, %r194;
mov.u64 %rd85, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd86, %rd85, %rd84;
st.shared.u8 [%rd86], %rs80;
clz.b32 %r195, %r30;
mov.u32 %r196, 31;
sub.s32 %r197, %r196, %r195;
mov.u32 %r198, 1;
shl.b32 %r199, %r198, %r197;
setp.eq.s32	%p116, %r30, %r199;
selp.u32	%r200, 1, 0, %p116;
shr.s32 %r229, %r199, %r200;
setp.lt.s32	%p117, %r229, 1;
@%p117 bra BB40_55;

BB40_50:
bar.sync 0;
add.s32 %r201, %r229, %r36;
setp.lt.u32	%p118, %r201, %r30;
setp.lt.u32	%p119, %r36, %r229;
and.pred %p120, %p119, %p118;
@!%p120 bra BB40_54;
bra.uni BB40_51;

BB40_51:
ld.shared.u8 %rs66, [%rd86];
setp.eq.s16	%p121, %rs66, 0;
mov.u16 %rs87, 0;
@%p121 bra BB40_53;

mul.lo.s32 %r207, %r229, %r43;
cvt.u64.u32	%rd90, %r207;
add.s64 %rd92, %rd90, %rd84;
add.s64 %rd94, %rd85, %rd92;
ld.shared.u8 %rs67, [%rd94];
setp.ne.s16	%p122, %rs67, 0;
selp.u16	%rs87, 1, 0, %p122;

BB40_53:
st.shared.u8 [%rd86], %rs87;

BB40_54:
shr.s32 %r229, %r229, 1;
setp.gt.s32	%p123, %r229, 0;
@%p123 bra BB40_50;

BB40_55:
setp.eq.s32	%p125, %r36, 0;
and.pred %p126, %p125, %p92;
@!%p126 bra BB40_57;
bra.uni BB40_56;

BB40_56:
ld.shared.u8 %rs68, [%rd86];
st.global.u8 [%rd2], %rs68;
bra.uni BB40_57;

BB40_1:
setp.lt.u32	%p17, %r1, %r42;
mov.u32 %r60, %ctaid.y;
shl.b32 %r61, %r60, 8;
sub.s32 %r62, %r41, %r61;
mov.u32 %r63, 256;
min.u32 %r5, %r62, %r63;
mad.lo.s32 %r6, %r61, %r40, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p18, %r228, %r5;
and.pred %p19, %p17, %p18;
mov.u16 %rs85, %rs18;
@!%p19 bra BB40_10;
bra.uni BB40_2;

BB40_2:
mov.u32 %r224, %tid.y;
mov.u16 %rs86, %rs18;

BB40_3:
mad.lo.s32 %r10, %r4, 3, %r224;
setp.lt.u32	%p20, %r10, %r5;
add.s32 %r11, %r224, %r4;
shl.b32 %r65, %r4, 1;
add.s32 %r12, %r224, %r65;
mad.lo.s32 %r66, %r224, %r40, %r6;
cvt.u64.u32	%rd20, %r66;
add.s64 %rd3, %rd1, %rd20;
mad.lo.s32 %r67, %r11, %r40, %r6;
cvt.u64.u32	%rd21, %r67;
add.s64 %rd4, %rd1, %rd21;
mad.lo.s32 %r68, %r12, %r40, %r6;
cvt.u64.u32	%rd22, %r68;
add.s64 %rd5, %rd1, %rd22;
@%p20 bra BB40_8;
bra.uni BB40_4;

BB40_8:
and.b16 %rs26, %rs86, 255;
setp.ne.s16	%p32, %rs26, 0;
mad.lo.s32 %r69, %r10, %r40, %r6;
cvt.u64.u32	%rd23, %r69;
add.s64 %rd24, %rd1, %rd23;
ld.global.u8 %rs27, [%rd3];
setp.ne.s16	%p33, %rs27, 0;
and.pred %p34, %p33, %p32;
ld.global.u8 %rs28, [%rd4];
setp.ne.s16	%p35, %rs28, 0;
and.pred %p36, %p34, %p35;
ld.global.u8 %rs29, [%rd5];
setp.ne.s16	%p37, %rs29, 0;
and.pred %p38, %p36, %p37;
ld.global.u8 %rs30, [%rd24];
setp.ne.s16	%p39, %rs30, 0;
and.pred %p127, %p39, %p38;
bra.uni BB40_9;

BB40_4:
setp.lt.u32	%p21, %r12, %r5;
@%p21 bra BB40_7;
bra.uni BB40_5;

BB40_7:
and.b16 %rs22, %rs86, 255;
setp.ne.s16	%p26, %rs22, 0;
ld.global.u8 %rs23, [%rd3];
setp.ne.s16	%p27, %rs23, 0;
and.pred %p28, %p27, %p26;
ld.global.u8 %rs24, [%rd4];
setp.ne.s16	%p29, %rs24, 0;
and.pred %p30, %p28, %p29;
ld.global.u8 %rs25, [%rd5];
setp.ne.s16	%p31, %rs25, 0;
and.pred %p127, %p31, %p30;
bra.uni BB40_9;

BB40_5:
and.b16 %rs19, %rs86, 255;
setp.ne.s16	%p22, %rs19, 0;
ld.global.u8 %rs20, [%rd3];
setp.ne.s16	%p23, %rs20, 0;
and.pred %p127, %p23, %p22;
setp.ge.u32	%p24, %r11, %r5;
@%p24 bra BB40_9;

ld.global.u8 %rs21, [%rd4];
setp.ne.s16	%p25, %rs21, 0;
and.pred %p127, %p25, %p127;

BB40_9:
selp.u16	%rs86, 1, 0, %p127;
shl.b32 %r71, %r4, 2;
add.s32 %r224, %r224, %r71;
setp.lt.u32	%p40, %r224, %r5;
mov.u16 %rs75, %rs86;
mov.u16 %rs85, %rs75;
@%p40 bra BB40_3;

BB40_10:
mov.u16 %rs3, %rs85;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r74, %r14, %r43, %r45;
cvt.u64.u32	%rd25, %r74;
mov.u64 %rd26, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd27, %rd26, %rd25;
st.shared.u8 [%rd27], %rs3;
clz.b32 %r75, %r7;
mov.u32 %r76, 31;
sub.s32 %r77, %r76, %r75;
mov.u32 %r78, 1;
shl.b32 %r79, %r78, %r77;
setp.eq.s32	%p41, %r7, %r79;
selp.u32	%r80, 1, 0, %p41;
shr.s32 %r225, %r79, %r80;
setp.lt.s32	%p42, %r225, 1;
@%p42 bra BB40_16;

BB40_11:
bar.sync 0;
add.s32 %r81, %r225, %r14;
setp.lt.u32	%p43, %r81, %r7;
setp.lt.u32	%p44, %r14, %r225;
and.pred %p45, %p44, %p43;
@!%p45 bra BB40_15;
bra.uni BB40_12;

BB40_12:
ld.shared.u8 %rs32, [%rd27];
setp.eq.s16	%p46, %rs32, 0;
mov.u16 %rs69, 0;
@%p46 bra BB40_14;

mul.lo.s32 %r87, %r225, %r43;
cvt.u64.u32	%rd31, %r87;
add.s64 %rd33, %rd31, %rd25;
add.s64 %rd35, %rd26, %rd33;
ld.shared.u8 %rs33, [%rd35];
setp.ne.s16	%p47, %rs33, 0;
selp.u16	%rs69, 1, 0, %p47;

BB40_14:
st.shared.u8 [%rd27], %rs69;

BB40_15:
shr.s32 %r225, %r225, 1;
setp.gt.s32	%p48, %r225, 0;
@%p48 bra BB40_11;

BB40_16:
setp.eq.s32	%p50, %r14, 0;
and.pred %p51, %p50, %p17;
@!%p51 bra BB40_18;
bra.uni BB40_17;

BB40_17:
mov.u32 %r100, %tid.y;
mad.lo.s32 %r103, %r100, %r43, %r45;
cvt.u64.u32	%rd39, %r103;
add.s64 %rd41, %rd26, %rd39;
ld.shared.u8 %rs34, [%rd41];
add.u64 %rd42, %SP, 1;
cvta.to.local.u64 %rd43, %rd42;
st.local.u8 [%rd43], %rs34;
ld.local.u8 %rs35, [%rd43];
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd45, %rd44;
st.local.u8 [%rd45], %rs35;
ld.local.u8 %rs36, [%rd45];
mad.lo.s32 %r107, %r60, %r42, %r1;
cvt.u64.u32	%rd46, %r107;
cvta.to.global.u64 %rd47, %rd12;
add.s64 %rd48, %rd47, %rd46;
st.volatile.global.u8 [%rd48], %rs36;

BB40_18:
membar.gl;
bar.sync 0;
or.b32 %r110, %r14, %r45;
setp.ne.s32	%p52, %r110, 0;
@%p52 bra BB40_20;

cvta.to.global.u64 %rd49, %rd13;
mul.wide.u32 %rd50, %r44, 4;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.u32 %r112, [%rd51], 1;
add.s32 %r114, %r59, -1;
setp.eq.s32	%p53, %r112, %r114;
selp.u32	%r115, 1, 0, %p53;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r115;

BB40_20:
bar.sync 0;
ld.shared.u32 %r116, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p54, %r116, 0;
@%p54 bra BB40_57;

setp.ge.u32	%p55, %r14, %r59;
mov.u16 %rs84, %rs18;
@%p55 bra BB40_23;

mov.u32 %r119, %tid.y;
mad.lo.s32 %r124, %r119, %r42, %r1;
cvt.u64.u32	%rd52, %r124;
cvta.to.global.u64 %rd53, %rd12;
add.s64 %rd54, %rd53, %rd52;
ld.volatile.global.u8 %rs84, [%rd54];

BB40_23:
mov.u16 %rs82, %rs84;
setp.lt.u32	%p57, %r59, %r4;
sub.s32 %r131, %r59, %r4;
selp.b32	%r18, 0, %r131, %p57;
min.u32 %r19, %r59, %r4;
setp.lt.u32	%p58, %r14, %r18;
and.pred %p59, %p17, %p58;
@!%p59 bra BB40_32;
bra.uni BB40_24;

BB40_24:
mov.u32 %r226, %r14;
mov.u16 %rs83, %rs82;

BB40_25:
mov.u32 %r21, %r226;
mad.lo.s32 %r22, %r4, 3, %r21;
setp.lt.u32	%p60, %r22, %r18;
add.s32 %r23, %r21, %r4;
shl.b32 %r134, %r4, 1;
add.s32 %r24, %r21, %r134;
mad.lo.s32 %r139, %r4, %r42, %r1;
mad.lo.s32 %r140, %r21, %r42, %r139;
cvt.u64.u32	%rd55, %r140;
cvta.to.global.u64 %rd56, %rd12;
add.s64 %rd6, %rd56, %rd55;
mad.lo.s32 %r141, %r23, %r42, %r139;
cvt.u64.u32	%rd57, %r141;
add.s64 %rd7, %rd56, %rd57;
mad.lo.s32 %r142, %r24, %r42, %r139;
cvt.u64.u32	%rd58, %r142;
add.s64 %rd8, %rd56, %rd58;
@%p60 bra BB40_30;
bra.uni BB40_26;

BB40_30:
and.b16 %rs44, %rs83, 255;
setp.ne.s16	%p72, %rs44, 0;
mad.lo.s32 %r149, %r22, %r42, %r139;
cvt.u64.u32	%rd59, %r149;
add.s64 %rd61, %rd56, %rd59;
ld.volatile.global.u8 %rs45, [%rd6];
setp.ne.s16	%p73, %rs45, 0;
and.pred %p74, %p73, %p72;
ld.volatile.global.u8 %rs46, [%rd7];
setp.ne.s16	%p75, %rs46, 0;
and.pred %p76, %p74, %p75;
ld.volatile.global.u8 %rs47, [%rd8];
setp.ne.s16	%p77, %rs47, 0;
and.pred %p78, %p76, %p77;
ld.volatile.global.u8 %rs48, [%rd61];
setp.ne.s16	%p79, %rs48, 0;
and.pred %p128, %p79, %p78;
bra.uni BB40_31;

BB40_26:
setp.lt.u32	%p61, %r24, %r18;
@%p61 bra BB40_29;
bra.uni BB40_27;

BB40_29:
and.b16 %rs40, %rs83, 255;
setp.ne.s16	%p66, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd6];
setp.ne.s16	%p67, %rs41, 0;
and.pred %p68, %p67, %p66;
ld.volatile.global.u8 %rs42, [%rd7];
setp.ne.s16	%p69, %rs42, 0;
and.pred %p70, %p68, %p69;
ld.volatile.global.u8 %rs43, [%rd8];
setp.ne.s16	%p71, %rs43, 0;
and.pred %p128, %p71, %p70;
bra.uni BB40_31;

BB40_27:
and.b16 %rs37, %rs83, 255;
setp.ne.s16	%p62, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd6];
setp.ne.s16	%p63, %rs38, 0;
and.pred %p128, %p63, %p62;
setp.ge.u32	%p64, %r23, %r18;
@%p64 bra BB40_31;

ld.volatile.global.u8 %rs39, [%rd7];
setp.ne.s16	%p65, %rs39, 0;
and.pred %p128, %p65, %p128;

BB40_31:
selp.u16	%rs83, 1, 0, %p128;
shl.b32 %r151, %r4, 2;
add.s32 %r25, %r21, %r151;
setp.lt.u32	%p80, %r25, %r18;
mov.u32 %r226, %r25;
mov.u16 %rs82, %rs83;
@%p80 bra BB40_25;

BB40_32:
st.shared.u8 [%rd27], %rs82;
clz.b32 %r155, %r19;
sub.s32 %r157, %r76, %r155;
shl.b32 %r159, %r78, %r157;
setp.eq.s32	%p81, %r19, %r159;
selp.u32	%r160, 1, 0, %p81;
shr.s32 %r227, %r159, %r160;
setp.lt.s32	%p82, %r227, 1;
@%p82 bra BB40_38;

BB40_33:
bar.sync 0;
add.s32 %r161, %r227, %r14;
setp.lt.u32	%p83, %r161, %r19;
setp.lt.u32	%p84, %r14, %r227;
and.pred %p85, %p84, %p83;
@!%p85 bra BB40_37;
bra.uni BB40_34;

BB40_34:
ld.shared.u8 %rs50, [%rd27];
setp.eq.s16	%p86, %rs50, 0;
mov.u16 %rs70, 0;
@%p86 bra BB40_36;

mul.lo.s32 %r167, %r227, %r43;
cvt.u64.u32	%rd68, %r167;
add.s64 %rd70, %rd68, %rd25;
add.s64 %rd72, %rd26, %rd70;
ld.shared.u8 %rs51, [%rd72];
setp.ne.s16	%p87, %rs51, 0;
selp.u16	%rs70, 1, 0, %p87;

BB40_36:
st.shared.u8 [%rd27], %rs70;

BB40_37:
shr.s32 %r227, %r227, 1;
setp.gt.s32	%p88, %r227, 0;
@%p88 bra BB40_33;

BB40_38:
@!%p51 bra BB40_57;
bra.uni BB40_39;

BB40_39:
ld.shared.u8 %rs52, [%rd27];
st.global.u8 [%rd2], %rs52;

BB40_57:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot41[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b16 %rs<139>;
.reg .b32 %r<63>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot41;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r29, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r30, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd2, %rd13;
mov.u32 %r56, 0;
mov.pred %p1, 0;
@%p1 bra BB41_2;

BB41_1:
mul.wide.s32 %rd14, %r56, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd2, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p2, %r56, 27;
@%p2 bra BB41_1;

BB41_2:
mov.u32 %r32, %nctaid.y;
mov.u32 %r33, %ctaid.z;
mov.u32 %r34, %ctaid.y;
mad.lo.s32 %r35, %r32, %r33, %r34;
mov.u32 %r36, %nctaid.x;
mov.u32 %r37, %ctaid.x;
mad.lo.s32 %r58, %r35, %r36, %r37;
setp.ge.u32	%p3, %r58, %r30;
@%p3 bra BB41_61;

ld.param.u32 %r39, [%rd1+12];
rem.u32 %r4, %r58, %r39;
div.u32 %r5, %r58, %r39;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r57, %r6, -1;
mov.u32 %r59, 0;
setp.lt.s32	%p4, %r57, 1;
@%p4 bra BB41_6;

mul.wide.s32 %rd18, %r6, 4;
add.s64 %rd35, %rd2, %rd18;
mov.u32 %r59, 0;

BB41_5:
ld.local.u32 %r41, [%rd35+4];
rem.u32 %r42, %r58, %r41;
ld.local.u32 %r43, [%rd35+104];
mad.lo.s32 %r59, %r43, %r42, %r59;
div.u32 %r58, %r58, %r41;
add.s64 %rd35, %rd35, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p5, %r57, 0;
@%p5 bra BB41_5;

BB41_6:
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r44, [%rd1+112];
mul.lo.s32 %r45, %r44, %r4;
ld.param.u32 %r46, [%rd1+108];
mad.lo.s32 %r16, %r46, %r5, %r45;
ld.local.u32 %r47, [%rd2+108];
mad.lo.s32 %r17, %r47, %r58, %r59;
mov.u32 %r18, %tid.x;
mov.u32 %r19, %ntid.x;
setp.ge.u32	%p6, %r18, %r29;
mov.u16 %rs137, %rs15;
@%p6 bra BB41_9;

ld.local.u64 %rd19, [%rd2];
cvta.to.global.u64 %rd9, %rd19;
mov.u32 %r60, %r18;
mov.u16 %rs138, %rs15;

BB41_8:
mov.u32 %r20, %r60;
add.s32 %r48, %r17, %r20;
cvt.u64.u32	%rd20, %r48;
add.s64 %rd21, %rd9, %rd20;
ld.global.u8 %rs16, [%rd21];
setp.ne.s16	%p7, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p8, %rs17, 0;
and.pred %p9, %p7, %p8;
selp.u16	%rs138, 1, 0, %p9;
add.s32 %r21, %r19, %r20;
setp.lt.u32	%p10, %r21, %r29;
mov.u32 %r60, %r21;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p10 bra BB41_8;

BB41_9:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p11, %r19, 0;
mov.u16 %rs130, %rs15;
@%p11 bra BB41_59;

cvt.u64.u32	%rd22, %r18;
mov.u64 %rd23, smemChar;
add.s64 %rd10, %rd23, %rd22;
setp.ge.u32	%p12, %r18, %r19;
@%p12 bra BB41_12;

st.shared.u8 [%rd10], %rs3;

BB41_12:
bar.sync 0;
mov.u32 %r22, WARP_SZ;
min.u32 %r23, %r19, %r22;
setp.ge.u32	%p13, %r22, %r19;
mov.u16 %rs133, %rs3;
@%p13 bra BB41_20;

mov.u32 %r49, %tid.x;
div.u32 %r50, %r49, %r22;
setp.ne.s32	%p14, %r50, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p14 bra BB41_20;

setp.lt.u32	%p15, %r49, %r19;
selp.b16	%rs134, %rs3, %rs15, %p15;
add.s32 %r61, %r22, %r49;
setp.ge.u32	%p16, %r61, %r19;
@%p16 bra BB41_19;

mov.u16 %rs135, %rs134;

BB41_16:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p17, %rs19, 0;
mov.u16 %rs136, 0;
@%p17 bra BB41_18;

cvt.u64.u32	%rd24, %r61;
add.s64 %rd26, %rd23, %rd24;
ld.shared.u8 %rs20, [%rd26];
setp.ne.s16	%p18, %rs20, 0;
selp.u16	%rs136, 1, 0, %p18;

BB41_18:
mov.u16 %rs135, %rs136;
add.s32 %r61, %r61, %r22;
setp.lt.u32	%p19, %r61, %r19;
mov.u16 %rs134, %rs135;
@%p19 bra BB41_16;

BB41_19:
mov.u16 %rs133, %rs134;
cvt.u64.u32	%rd27, %r49;
add.s64 %rd29, %rd23, %rd27;
st.shared.u8 [%rd29], %rs133;

BB41_20:
mov.u16 %rs9, %rs133;
bar.sync 0;
mov.u32 %r53, %tid.x;
setp.ne.s32	%p20, %r53, 0;
mov.u16 %rs130, %rs9;
@%p20 bra BB41_59;

setp.eq.s32	%p21, %r23, 32;
@%p21 bra BB41_27;
bra.uni BB41_22;

BB41_27:
setp.eq.s16	%p26, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p26 bra BB41_59;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p27, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p27 bra BB41_59;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p28, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p28 bra BB41_59;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p29, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p29 bra BB41_59;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p30, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p30 bra BB41_59;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p31, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p31 bra BB41_59;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p32, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p32 bra BB41_59;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p33, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p33 bra BB41_59;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p34, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p34 bra BB41_59;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p35, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p35 bra BB41_59;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p36, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p36 bra BB41_59;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p37, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p37 bra BB41_59;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p38, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p38 bra BB41_59;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p39, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p39 bra BB41_59;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p40, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p40 bra BB41_59;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p41, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p41 bra BB41_59;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p42, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p42 bra BB41_59;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p43, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p43 bra BB41_59;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p44, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p44 bra BB41_59;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p45, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p45 bra BB41_59;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p46, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p46 bra BB41_59;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p47, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p47 bra BB41_59;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p48, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p48 bra BB41_59;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p49, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p49 bra BB41_59;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p50, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p50 bra BB41_59;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p51, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p51 bra BB41_59;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p52, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p52 bra BB41_59;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p53, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p53 bra BB41_59;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p54, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p54 bra BB41_59;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p55, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p55 bra BB41_59;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p56, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p56 bra BB41_59;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p57, %rs85, 0;
selp.u16	%rs130, 1, 0, %p57;
bra.uni BB41_59;

BB41_22:
add.s64 %rd36, %rd23, 1;
mov.u32 %r62, 1;
setp.lt.u32	%p22, %r23, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p22 bra BB41_59;

mov.u16 %rs131, %rs9;

BB41_24:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p23, %rs22, 0;
mov.u16 %rs132, 0;
@%p23 bra BB41_26;

ld.shared.u8 %rs23, [%rd36];
setp.ne.s16	%p24, %rs23, 0;
selp.u16	%rs132, 1, 0, %p24;

BB41_26:
mov.u16 %rs131, %rs132;
add.s64 %rd36, %rd36, 1;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p25, %r62, %r23;
mov.u16 %rs130, %rs131;
@%p25 bra BB41_24;

BB41_59:
mov.u32 %r55, %tid.x;
setp.ne.s32	%p58, %r55, 0;
@%p58 bra BB41_61;

cvta.to.global.u64 %rd32, %rd8;
cvt.u64.u32	%rd33, %r16;
add.s64 %rd34, %rd32, %rd33;
st.global.u8 [%rd34], %rs130;

BB41_61:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot42[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<8>;
.reg .b32 %r<52>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot42;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r23, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r24, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd2, %rd10;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB42_2;

BB42_1:
mul.wide.s32 %rd11, %r46, 8;
add.s64 %rd12, %rd3, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd2, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB42_1;

BB42_2:
mov.u32 %r26, %nctaid.y;
mov.u32 %r27, %ctaid.z;
mov.u32 %r28, %ctaid.y;
mad.lo.s32 %r29, %r26, %r27, %r28;
mov.u32 %r30, %nctaid.x;
mov.u32 %r31, %ctaid.x;
mad.lo.s32 %r32, %r29, %r30, %r31;
shl.b32 %r33, %r32, 9;
mov.u32 %r34, %tid.x;
add.s32 %r48, %r33, %r34;
setp.ge.u32	%p3, %r48, %r24;
@%p3 bra BB42_10;

ld.param.u32 %r36, [%rd1+12];
rem.u32 %r4, %r48, %r36;
div.u32 %r5, %r48, %r36;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r47, %r6, -1;
mov.u32 %r49, 0;
setp.lt.s32	%p4, %r47, 1;
@%p4 bra BB42_6;

mul.wide.s32 %rd15, %r6, 4;
add.s64 %rd22, %rd2, %rd15;
mov.u32 %r49, 0;

BB42_5:
ld.local.u32 %r38, [%rd22+4];
rem.u32 %r39, %r48, %r38;
ld.local.u32 %r40, [%rd22+104];
mad.lo.s32 %r49, %r40, %r39, %r49;
div.u32 %r48, %r48, %r38;
add.s64 %rd22, %rd22, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
@%p5 bra BB42_5;

BB42_6:
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r41, [%rd1+112];
mul.lo.s32 %r42, %r41, %r4;
ld.param.u32 %r43, [%rd1+108];
mad.lo.s32 %r16, %r43, %r5, %r42;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r51, %r44, %r48, %r49;
setp.eq.s32	%p6, %r23, 0;
@%p6 bra BB42_9;

ld.local.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd9, %rd16;
mov.u32 %r50, 0;

BB42_8:
cvt.u64.u32	%rd17, %r51;
add.s64 %rd18, %rd9, %rd17;
ld.global.u8 %rs5, [%rd18];
setp.ne.s16	%p7, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p8, %rs6, 0;
and.pred %p9, %p7, %p8;
selp.u16	%rs7, 1, 0, %p9;
add.s32 %r51, %r51, %r22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p10, %r50, %r23;
@%p10 bra BB42_8;

BB42_9:
cvt.u64.u32	%rd19, %r16;
cvta.to.global.u64 %rd20, %rd8;
add.s64 %rd21, %rd20, %rd19;
st.global.u8 [%rd21], %rs7;

BB42_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot43[224];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<134>;
.reg .b16 %rs<88>;
.reg .b32 %r<263>;
.reg .b64 %rd<123>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd122, __local_depot43;
cvta.local.u64 %SP, %rd122;
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r56, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r57, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd20, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd21, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd22, %SP, 8;
cvta.to.local.u64 %rd3, %rd22;
ld.param.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd4, %rd23;
ld.param.u32 %r1, [%rd1+12];
mov.u32 %r253, 0;
mov.pred %p16, 0;
@%p16 bra BB43_2;

BB43_1:
mul.wide.s32 %rd24, %r253, 8;
add.s64 %rd25, %rd2, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r253, %r253, 1;
setp.lt.u32	%p17, %r253, 27;
@%p17 bra BB43_1;

BB43_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r255, %r60, %r61, %r62;
mov.u32 %r261, %tid.y;
rem.u32 %r63, %r255, %r1;
ld.param.u32 %r64, [%rd1+112];
mul.lo.s32 %r65, %r64, %r63;
div.u32 %r66, %r255, %r1;
ld.param.u32 %r67, [%rd1+108];
mad.lo.s32 %r6, %r67, %r66, %r65;
ld.param.u32 %r7, [%rd2+208];
add.s32 %r254, %r7, -1;
mov.u32 %r256, 0;
setp.lt.s32	%p18, %r254, 1;
@%p18 bra BB43_5;

mul.wide.s32 %rd28, %r7, 4;
add.s64 %rd121, %rd3, %rd28;
mad.lo.s32 %r255, %r60, %r61, %r62;
mov.u32 %r256, 0;

BB43_4:
ld.local.u32 %r72, [%rd121+4];
rem.u32 %r73, %r255, %r72;
ld.local.u32 %r74, [%rd121+104];
mad.lo.s32 %r256, %r74, %r73, %r256;
div.u32 %r255, %r255, %r72;
add.s64 %rd121, %rd121, -4;
add.s32 %r254, %r254, -1;
setp.gt.s32	%p19, %r254, 0;
@%p19 bra BB43_4;

BB43_5:
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r18, %r75, %r255, %r256;
mov.u32 %r76, %nctaid.y;
setp.eq.s32	%p20, %r76, 1;
mov.u32 %r19, %ntid.y;
cvt.u64.u32	%rd29, %r6;
add.s64 %rd10, %rd4, %rd29;
@%p20 bra BB43_45;
bra.uni BB43_6;

BB43_45:
mad.lo.s32 %r210, %r60, %r61, %r62;
setp.lt.u32	%p96, %r210, %r57;
ld.local.u64 %rd17, [%rd3];
min.u32 %r45, %r56, %r19;
setp.lt.u32	%p97, %r261, %r56;
and.pred %p98, %p96, %p97;
mov.u16 %rs80, %rs18;
@!%p98 bra BB43_54;
bra.uni BB43_46;

BB43_46:
mov.u16 %rs81, %rs18;

BB43_47:
mad.lo.s32 %r47, %r19, 3, %r261;
setp.lt.u32	%p99, %r47, %r56;
add.s32 %r48, %r261, %r19;
shl.b32 %r212, %r19, 1;
add.s32 %r49, %r261, %r212;
mad.lo.s32 %r213, %r48, %r55, %r18;
cvt.u64.u32	%rd94, %r213;
add.s64 %rd18, %rd17, %rd94;
mad.lo.s32 %r214, %r49, %r55, %r18;
cvt.u64.u32	%rd95, %r214;
add.s64 %rd19, %rd17, %rd95;
@%p99 bra BB43_52;
bra.uni BB43_48;

BB43_52:
and.b16 %rs60, %rs81, 255;
setp.ne.s16	%p111, %rs60, 0;
mad.lo.s32 %r217, %r261, %r55, %r18;
cvt.u64.u32	%rd100, %r217;
add.s64 %rd101, %rd17, %rd100;
mad.lo.s32 %r218, %r47, %r55, %r18;
cvt.u64.u32	%rd102, %r218;
add.s64 %rd103, %rd17, %rd102;
ld.u8 %rs61, [%rd101];
setp.ne.s16	%p112, %rs61, 0;
and.pred %p113, %p112, %p111;
ld.u8 %rs62, [%rd18];
setp.ne.s16	%p114, %rs62, 0;
and.pred %p115, %p113, %p114;
ld.u8 %rs63, [%rd19];
setp.ne.s16	%p116, %rs63, 0;
and.pred %p117, %p115, %p116;
ld.u8 %rs64, [%rd103];
setp.ne.s16	%p118, %rs64, 0;
and.pred %p133, %p118, %p117;
bra.uni BB43_53;

BB43_48:
setp.lt.u32	%p100, %r49, %r56;
@%p100 bra BB43_51;
bra.uni BB43_49;

BB43_51:
and.b16 %rs56, %rs81, 255;
setp.ne.s16	%p105, %rs56, 0;
mad.lo.s32 %r216, %r261, %r55, %r18;
cvt.u64.u32	%rd98, %r216;
add.s64 %rd99, %rd17, %rd98;
ld.u8 %rs57, [%rd99];
setp.ne.s16	%p106, %rs57, 0;
and.pred %p107, %p106, %p105;
ld.u8 %rs58, [%rd18];
setp.ne.s16	%p108, %rs58, 0;
and.pred %p109, %p107, %p108;
ld.u8 %rs59, [%rd19];
setp.ne.s16	%p110, %rs59, 0;
and.pred %p133, %p110, %p109;
bra.uni BB43_53;

BB43_49:
and.b16 %rs53, %rs81, 255;
setp.ne.s16	%p101, %rs53, 0;
mad.lo.s32 %r215, %r261, %r55, %r18;
cvt.u64.u32	%rd96, %r215;
add.s64 %rd97, %rd17, %rd96;
ld.u8 %rs54, [%rd97];
setp.ne.s16	%p102, %rs54, 0;
and.pred %p133, %p102, %p101;
setp.ge.u32	%p103, %r48, %r56;
@%p103 bra BB43_53;

ld.u8 %rs55, [%rd18];
setp.ne.s16	%p104, %rs55, 0;
and.pred %p133, %p104, %p133;

BB43_53:
selp.u16	%rs81, 1, 0, %p133;
shl.b32 %r220, %r19, 2;
add.s32 %r261, %r261, %r220;
setp.lt.u32	%p119, %r261, %r56;
mov.u16 %rs80, %rs81;
@%p119 bra BB43_47;

BB43_54:
mov.u32 %r51, %tid.y;
mad.lo.s32 %r223, %r51, %r60, %r62;
cvt.u64.u32	%rd104, %r223;
mov.u64 %rd105, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd106, %rd105, %rd104;
st.shared.u8 [%rd106], %rs80;
clz.b32 %r224, %r45;
mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r224;
mov.u32 %r227, 1;
shl.b32 %r228, %r227, %r226;
setp.eq.s32	%p120, %r45, %r228;
selp.u32	%r229, 1, 0, %p120;
shr.s32 %r262, %r228, %r229;
setp.lt.s32	%p121, %r262, 1;
@%p121 bra BB43_60;

BB43_55:
bar.sync 0;
add.s32 %r230, %r262, %r51;
setp.lt.u32	%p122, %r230, %r45;
setp.lt.u32	%p123, %r51, %r262;
and.pred %p124, %p123, %p122;
@!%p124 bra BB43_59;
bra.uni BB43_56;

BB43_56:
ld.shared.u8 %rs66, [%rd106];
setp.eq.s16	%p125, %rs66, 0;
mov.u16 %rs87, 0;
@%p125 bra BB43_58;

mul.lo.s32 %r236, %r262, %r60;
cvt.u64.u32	%rd110, %r236;
add.s64 %rd112, %rd110, %rd104;
add.s64 %rd114, %rd105, %rd112;
ld.shared.u8 %rs67, [%rd114];
setp.ne.s16	%p126, %rs67, 0;
selp.u16	%rs87, 1, 0, %p126;

BB43_58:
st.shared.u8 [%rd106], %rs87;

BB43_59:
shr.s32 %r262, %r262, 1;
setp.gt.s32	%p127, %r262, 0;
@%p127 bra BB43_55;

BB43_60:
setp.eq.s32	%p129, %r51, 0;
and.pred %p130, %p129, %p96;
@!%p130 bra BB43_62;
bra.uni BB43_61;

BB43_61:
ld.shared.u8 %rs68, [%rd106];
st.global.u8 [%rd10], %rs68;
bra.uni BB43_62;

BB43_6:
mad.lo.s32 %r80, %r60, %r61, %r62;
setp.lt.u32	%p21, %r80, %r57;
mov.u32 %r81, %ctaid.y;
shl.b32 %r82, %r81, 8;
sub.s32 %r83, %r56, %r82;
mov.u32 %r84, 256;
min.u32 %r20, %r83, %r84;
ld.local.u64 %rd11, [%rd3];
mad.lo.s32 %r21, %r82, %r55, %r18;
min.u32 %r22, %r20, %r19;
setp.lt.u32	%p22, %r261, %r20;
and.pred %p23, %p21, %p22;
mov.u16 %rs85, %rs18;
@!%p23 bra BB43_15;
bra.uni BB43_7;

BB43_7:
mov.u32 %r257, %tid.y;
mov.u16 %rs86, %rs18;

BB43_8:
mad.lo.s32 %r25, %r19, 3, %r257;
setp.lt.u32	%p24, %r25, %r20;
add.s32 %r26, %r257, %r19;
shl.b32 %r86, %r19, 1;
add.s32 %r27, %r257, %r86;
mad.lo.s32 %r87, %r26, %r55, %r21;
cvt.u64.u32	%rd30, %r87;
add.s64 %rd12, %rd11, %rd30;
mad.lo.s32 %r88, %r27, %r55, %r21;
cvt.u64.u32	%rd31, %r88;
add.s64 %rd13, %rd11, %rd31;
@%p24 bra BB43_13;
bra.uni BB43_9;

BB43_13:
and.b16 %rs26, %rs86, 255;
setp.ne.s16	%p36, %rs26, 0;
mad.lo.s32 %r91, %r257, %r55, %r21;
cvt.u64.u32	%rd36, %r91;
add.s64 %rd37, %rd11, %rd36;
mad.lo.s32 %r92, %r25, %r55, %r21;
cvt.u64.u32	%rd38, %r92;
add.s64 %rd39, %rd11, %rd38;
ld.u8 %rs27, [%rd37];
setp.ne.s16	%p37, %rs27, 0;
and.pred %p38, %p37, %p36;
ld.u8 %rs28, [%rd12];
setp.ne.s16	%p39, %rs28, 0;
and.pred %p40, %p38, %p39;
ld.u8 %rs29, [%rd13];
setp.ne.s16	%p41, %rs29, 0;
and.pred %p42, %p40, %p41;
ld.u8 %rs30, [%rd39];
setp.ne.s16	%p43, %rs30, 0;
and.pred %p131, %p43, %p42;
bra.uni BB43_14;

BB43_9:
setp.lt.u32	%p25, %r27, %r20;
@%p25 bra BB43_12;
bra.uni BB43_10;

BB43_12:
and.b16 %rs22, %rs86, 255;
setp.ne.s16	%p30, %rs22, 0;
mad.lo.s32 %r90, %r257, %r55, %r21;
cvt.u64.u32	%rd34, %r90;
add.s64 %rd35, %rd11, %rd34;
ld.u8 %rs23, [%rd35];
setp.ne.s16	%p31, %rs23, 0;
and.pred %p32, %p31, %p30;
ld.u8 %rs24, [%rd12];
setp.ne.s16	%p33, %rs24, 0;
and.pred %p34, %p32, %p33;
ld.u8 %rs25, [%rd13];
setp.ne.s16	%p35, %rs25, 0;
and.pred %p131, %p35, %p34;
bra.uni BB43_14;

BB43_10:
and.b16 %rs19, %rs86, 255;
setp.ne.s16	%p26, %rs19, 0;
mad.lo.s32 %r89, %r257, %r55, %r21;
cvt.u64.u32	%rd32, %r89;
add.s64 %rd33, %rd11, %rd32;
ld.u8 %rs20, [%rd33];
setp.ne.s16	%p27, %rs20, 0;
and.pred %p131, %p27, %p26;
setp.ge.u32	%p28, %r26, %r20;
@%p28 bra BB43_14;

ld.u8 %rs21, [%rd12];
setp.ne.s16	%p29, %rs21, 0;
and.pred %p131, %p29, %p131;

BB43_14:
selp.u16	%rs86, 1, 0, %p131;
shl.b32 %r94, %r19, 2;
add.s32 %r257, %r257, %r94;
setp.lt.u32	%p44, %r257, %r20;
mov.u16 %rs75, %rs86;
mov.u16 %rs85, %rs75;
@%p44 bra BB43_8;

BB43_15:
mov.u16 %rs3, %rs85;
mov.u32 %r29, %tid.y;
mad.lo.s32 %r97, %r29, %r60, %r62;
cvt.u64.u32	%rd40, %r97;
mov.u64 %rd41, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd42, %rd41, %rd40;
st.shared.u8 [%rd42], %rs3;
clz.b32 %r98, %r22;
mov.u32 %r99, 31;
sub.s32 %r100, %r99, %r98;
mov.u32 %r101, 1;
shl.b32 %r102, %r101, %r100;
setp.eq.s32	%p45, %r22, %r102;
selp.u32	%r103, 1, 0, %p45;
shr.s32 %r258, %r102, %r103;
setp.lt.s32	%p46, %r258, 1;
@%p46 bra BB43_21;

BB43_16:
bar.sync 0;
add.s32 %r104, %r258, %r29;
setp.lt.u32	%p47, %r104, %r22;
setp.lt.u32	%p48, %r29, %r258;
and.pred %p49, %p48, %p47;
@!%p49 bra BB43_20;
bra.uni BB43_17;

BB43_17:
ld.shared.u8 %rs32, [%rd42];
setp.eq.s16	%p50, %rs32, 0;
mov.u16 %rs69, 0;
@%p50 bra BB43_19;

mul.lo.s32 %r110, %r258, %r60;
cvt.u64.u32	%rd46, %r110;
add.s64 %rd48, %rd46, %rd40;
add.s64 %rd50, %rd41, %rd48;
ld.shared.u8 %rs33, [%rd50];
setp.ne.s16	%p51, %rs33, 0;
selp.u16	%rs69, 1, 0, %p51;

BB43_19:
st.shared.u8 [%rd42], %rs69;

BB43_20:
shr.s32 %r258, %r258, 1;
setp.gt.s32	%p52, %r258, 0;
@%p52 bra BB43_16;

BB43_21:
setp.eq.s32	%p54, %r29, 0;
and.pred %p55, %p54, %p21;
@!%p55 bra BB43_23;
bra.uni BB43_22;

BB43_22:
mov.u32 %r123, %tid.y;
mad.lo.s32 %r126, %r123, %r60, %r62;
cvt.u64.u32	%rd54, %r126;
add.s64 %rd56, %rd41, %rd54;
ld.shared.u8 %rs34, [%rd56];
add.u64 %rd57, %SP, 1;
cvta.to.local.u64 %rd58, %rd57;
st.local.u8 [%rd58], %rs34;
ld.local.u8 %rs35, [%rd58];
add.u64 %rd59, %SP, 0;
cvta.to.local.u64 %rd60, %rd59;
st.local.u8 [%rd60], %rs35;
ld.local.u8 %rs36, [%rd60];
mad.lo.s32 %r130, %r81, %r57, %r80;
cvt.u64.u32	%rd61, %r130;
cvta.to.global.u64 %rd62, %rd20;
add.s64 %rd63, %rd62, %rd61;
st.volatile.global.u8 [%rd63], %rs36;

BB43_23:
membar.gl;
bar.sync 0;
or.b32 %r133, %r29, %r62;
setp.ne.s32	%p56, %r133, 0;
@%p56 bra BB43_25;

cvta.to.global.u64 %rd64, %rd21;
mul.wide.u32 %rd65, %r61, 4;
add.s64 %rd66, %rd64, %rd65;
atom.global.add.u32 %r135, [%rd66], 1;
add.s32 %r137, %r76, -1;
setp.eq.s32	%p57, %r135, %r137;
selp.u32	%r138, 1, 0, %p57;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r138;

BB43_25:
bar.sync 0;
ld.shared.u32 %r139, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p58, %r139, 0;
@%p58 bra BB43_62;

setp.ge.u32	%p59, %r29, %r76;
mov.u16 %rs84, %rs18;
@%p59 bra BB43_28;

mov.u32 %r142, %tid.y;
mad.lo.s32 %r147, %r142, %r57, %r80;
cvt.u64.u32	%rd67, %r147;
cvta.to.global.u64 %rd68, %rd20;
add.s64 %rd69, %rd68, %rd67;
ld.volatile.global.u8 %rs84, [%rd69];

BB43_28:
mov.u16 %rs82, %rs84;
setp.lt.u32	%p61, %r76, %r19;
sub.s32 %r154, %r76, %r19;
selp.b32	%r33, 0, %r154, %p61;
min.u32 %r34, %r76, %r19;
setp.lt.u32	%p62, %r29, %r33;
and.pred %p63, %p21, %p62;
@!%p63 bra BB43_37;
bra.uni BB43_29;

BB43_29:
mov.u32 %r259, %r29;
mov.u16 %rs83, %rs82;

BB43_30:
mov.u32 %r36, %r259;
mad.lo.s32 %r37, %r19, 3, %r36;
setp.lt.u32	%p64, %r37, %r33;
add.s32 %r38, %r36, %r19;
shl.b32 %r157, %r19, 1;
add.s32 %r39, %r36, %r157;
mad.lo.s32 %r162, %r19, %r57, %r80;
mad.lo.s32 %r163, %r36, %r57, %r162;
cvt.u64.u32	%rd70, %r163;
cvta.to.global.u64 %rd71, %rd20;
add.s64 %rd14, %rd71, %rd70;
mad.lo.s32 %r164, %r38, %r57, %r162;
cvt.u64.u32	%rd72, %r164;
add.s64 %rd15, %rd71, %rd72;
mad.lo.s32 %r165, %r39, %r57, %r162;
cvt.u64.u32	%rd73, %r165;
add.s64 %rd16, %rd71, %rd73;
@%p64 bra BB43_35;
bra.uni BB43_31;

BB43_35:
and.b16 %rs44, %rs83, 255;
setp.ne.s16	%p76, %rs44, 0;
mad.lo.s32 %r172, %r37, %r57, %r162;
cvt.u64.u32	%rd74, %r172;
add.s64 %rd76, %rd71, %rd74;
ld.volatile.global.u8 %rs45, [%rd14];
setp.ne.s16	%p77, %rs45, 0;
and.pred %p78, %p77, %p76;
ld.volatile.global.u8 %rs46, [%rd15];
setp.ne.s16	%p79, %rs46, 0;
and.pred %p80, %p78, %p79;
ld.volatile.global.u8 %rs47, [%rd16];
setp.ne.s16	%p81, %rs47, 0;
and.pred %p82, %p80, %p81;
ld.volatile.global.u8 %rs48, [%rd76];
setp.ne.s16	%p83, %rs48, 0;
and.pred %p132, %p83, %p82;
bra.uni BB43_36;

BB43_31:
setp.lt.u32	%p65, %r39, %r33;
@%p65 bra BB43_34;
bra.uni BB43_32;

BB43_34:
and.b16 %rs40, %rs83, 255;
setp.ne.s16	%p70, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd14];
setp.ne.s16	%p71, %rs41, 0;
and.pred %p72, %p71, %p70;
ld.volatile.global.u8 %rs42, [%rd15];
setp.ne.s16	%p73, %rs42, 0;
and.pred %p74, %p72, %p73;
ld.volatile.global.u8 %rs43, [%rd16];
setp.ne.s16	%p75, %rs43, 0;
and.pred %p132, %p75, %p74;
bra.uni BB43_36;

BB43_32:
and.b16 %rs37, %rs83, 255;
setp.ne.s16	%p66, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd14];
setp.ne.s16	%p67, %rs38, 0;
and.pred %p132, %p67, %p66;
setp.ge.u32	%p68, %r38, %r33;
@%p68 bra BB43_36;

ld.volatile.global.u8 %rs39, [%rd15];
setp.ne.s16	%p69, %rs39, 0;
and.pred %p132, %p69, %p132;

BB43_36:
selp.u16	%rs83, 1, 0, %p132;
shl.b32 %r174, %r19, 2;
add.s32 %r40, %r36, %r174;
setp.lt.u32	%p84, %r40, %r33;
mov.u32 %r259, %r40;
mov.u16 %rs82, %rs83;
@%p84 bra BB43_30;

BB43_37:
st.shared.u8 [%rd42], %rs82;
clz.b32 %r178, %r34;
sub.s32 %r180, %r99, %r178;
shl.b32 %r182, %r101, %r180;
setp.eq.s32	%p85, %r34, %r182;
selp.u32	%r183, 1, 0, %p85;
shr.s32 %r260, %r182, %r183;
setp.lt.s32	%p86, %r260, 1;
@%p86 bra BB43_43;

BB43_38:
bar.sync 0;
add.s32 %r184, %r260, %r29;
setp.lt.u32	%p87, %r184, %r34;
setp.lt.u32	%p88, %r29, %r260;
and.pred %p89, %p88, %p87;
@!%p89 bra BB43_42;
bra.uni BB43_39;

BB43_39:
ld.shared.u8 %rs50, [%rd42];
setp.eq.s16	%p90, %rs50, 0;
mov.u16 %rs70, 0;
@%p90 bra BB43_41;

mul.lo.s32 %r190, %r260, %r60;
cvt.u64.u32	%rd83, %r190;
add.s64 %rd85, %rd83, %rd40;
add.s64 %rd87, %rd41, %rd85;
ld.shared.u8 %rs51, [%rd87];
setp.ne.s16	%p91, %rs51, 0;
selp.u16	%rs70, 1, 0, %p91;

BB43_41:
st.shared.u8 [%rd42], %rs70;

BB43_42:
shr.s32 %r260, %r260, 1;
setp.gt.s32	%p92, %r260, 0;
@%p92 bra BB43_38;

BB43_43:
@!%p55 bra BB43_62;
bra.uni BB43_44;

BB43_44:
ld.shared.u8 %rs52, [%rd42];
st.global.u8 [%rd10], %rs52;

BB43_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot44[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b16 %rs<139>;
.reg .b32 %r<61>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot44;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r27, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r28, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd3, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd2, %rd12;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB44_2;

BB44_1:
mul.wide.s32 %rd13, %r51, 8;
add.s64 %rd14, %rd3, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd2, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB44_1;

BB44_2:
mov.u32 %r30, %nctaid.y;
mov.u32 %r31, %ctaid.z;
mov.u32 %r32, %ctaid.y;
mad.lo.s32 %r33, %r30, %r31, %r32;
mov.u32 %r34, %nctaid.x;
mov.u32 %r35, %ctaid.x;
mad.lo.s32 %r3, %r33, %r34, %r35;
setp.ge.u32	%p3, %r3, %r28;
@%p3 bra BB44_61;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r52, %r4, -1;
mov.u32 %r57, 0;
setp.lt.s32	%p4, %r52, 1;
mov.u32 %r55, %r3;
@%p4 bra BB44_6;

mul.wide.s32 %rd17, %r4, 4;
add.s64 %rd35, %rd2, %rd17;
mov.u32 %r57, 0;
mov.u32 %r56, %r3;

BB44_5:
ld.local.u32 %r38, [%rd35+4];
rem.u32 %r39, %r56, %r38;
ld.local.u32 %r40, [%rd35+104];
mad.lo.s32 %r57, %r40, %r39, %r57;
div.u32 %r56, %r56, %r38;
add.s64 %rd35, %rd35, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
mov.u32 %r54, %r56;
mov.u32 %r55, %r54;
@%p5 bra BB44_5;

BB44_6:
mov.u32 %r12, %r55;
ld.param.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd8, %rd18;
ld.param.u32 %r41, [%rd1+108];
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r14, %r42, %r12, %r57;
mul.lo.s32 %r15, %r3, %r41;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r27;
mov.u16 %rs137, %rs15;
@%p6 bra BB44_9;

mov.u32 %r58, %r16;
mov.u16 %rs138, %rs15;

BB44_8:
mov.u32 %r18, %r58;
add.s32 %r43, %r18, %r15;
cvt.u64.u32	%rd19, %r43;
add.s64 %rd20, %rd8, %rd19;
ld.global.u8 %rs16, [%rd20];
setp.ne.s16	%p7, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p8, %rs17, 0;
and.pred %p9, %p7, %p8;
selp.u16	%rs138, 1, 0, %p9;
add.s32 %r19, %r17, %r18;
setp.lt.u32	%p10, %r19, %r27;
mov.u32 %r58, %r19;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p10 bra BB44_8;

BB44_9:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p11, %r17, 0;
mov.u16 %rs130, %rs15;
@%p11 bra BB44_59;

cvt.u64.u32	%rd21, %r16;
mov.u64 %rd22, smemChar;
add.s64 %rd9, %rd22, %rd21;
setp.ge.u32	%p12, %r16, %r17;
@%p12 bra BB44_12;

st.shared.u8 [%rd9], %rs3;

BB44_12:
bar.sync 0;
mov.u32 %r20, WARP_SZ;
min.u32 %r21, %r17, %r20;
setp.ge.u32	%p13, %r20, %r17;
mov.u16 %rs133, %rs3;
@%p13 bra BB44_20;

mov.u32 %r44, %tid.x;
div.u32 %r45, %r44, %r20;
setp.ne.s32	%p14, %r45, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p14 bra BB44_20;

setp.lt.u32	%p15, %r44, %r17;
selp.b16	%rs134, %rs3, %rs15, %p15;
add.s32 %r59, %r20, %r44;
setp.ge.u32	%p16, %r59, %r17;
@%p16 bra BB44_19;

mov.u16 %rs135, %rs134;

BB44_16:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p17, %rs19, 0;
mov.u16 %rs136, 0;
@%p17 bra BB44_18;

cvt.u64.u32	%rd23, %r59;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u8 %rs20, [%rd25];
setp.ne.s16	%p18, %rs20, 0;
selp.u16	%rs136, 1, 0, %p18;

BB44_18:
mov.u16 %rs135, %rs136;
add.s32 %r59, %r59, %r20;
setp.lt.u32	%p19, %r59, %r17;
mov.u16 %rs134, %rs135;
@%p19 bra BB44_16;

BB44_19:
mov.u16 %rs133, %rs134;
cvt.u64.u32	%rd26, %r44;
add.s64 %rd28, %rd22, %rd26;
st.shared.u8 [%rd28], %rs133;

BB44_20:
mov.u16 %rs9, %rs133;
bar.sync 0;
mov.u32 %r48, %tid.x;
setp.ne.s32	%p20, %r48, 0;
mov.u16 %rs130, %rs9;
@%p20 bra BB44_59;

setp.eq.s32	%p21, %r21, 32;
@%p21 bra BB44_27;
bra.uni BB44_22;

BB44_27:
setp.eq.s16	%p26, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p26 bra BB44_59;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p27, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p27 bra BB44_59;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p28, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p28 bra BB44_59;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p29, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p29 bra BB44_59;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p30, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p30 bra BB44_59;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p31, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p31 bra BB44_59;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p32, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p32 bra BB44_59;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p33, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p33 bra BB44_59;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p34, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p34 bra BB44_59;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p35, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p35 bra BB44_59;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p36, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p36 bra BB44_59;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p37, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p37 bra BB44_59;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p38, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p38 bra BB44_59;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p39, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p39 bra BB44_59;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p40, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p40 bra BB44_59;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p41, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p41 bra BB44_59;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p42, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p42 bra BB44_59;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p43, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p43 bra BB44_59;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p44, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p44 bra BB44_59;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p45, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p45 bra BB44_59;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p46, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p46 bra BB44_59;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p47, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p47 bra BB44_59;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p48, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p48 bra BB44_59;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p49, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p49 bra BB44_59;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p50, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p50 bra BB44_59;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p51, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p51 bra BB44_59;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p52, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p52 bra BB44_59;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p53, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p53 bra BB44_59;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p54, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p54 bra BB44_59;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p55, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p55 bra BB44_59;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p56, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p56 bra BB44_59;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p57, %rs85, 0;
selp.u16	%rs130, 1, 0, %p57;
bra.uni BB44_59;

BB44_22:
add.s64 %rd36, %rd22, 1;
mov.u32 %r60, 1;
setp.lt.u32	%p22, %r21, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p22 bra BB44_59;

mov.u16 %rs131, %rs9;

BB44_24:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p23, %rs22, 0;
mov.u16 %rs132, 0;
@%p23 bra BB44_26;

ld.shared.u8 %rs23, [%rd36];
setp.ne.s16	%p24, %rs23, 0;
selp.u16	%rs132, 1, 0, %p24;

BB44_26:
mov.u16 %rs131, %rs132;
add.s64 %rd36, %rd36, 1;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p25, %r60, %r21;
mov.u16 %rs130, %rs131;
@%p25 bra BB44_24;

BB44_59:
mov.u32 %r50, %tid.x;
setp.ne.s32	%p58, %r50, 0;
@%p58 bra BB44_61;

ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd32, %rd33;
st.global.u8 [%rd34], %rs130;

BB44_61:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot45[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<8>;
.reg .b32 %r<53>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot45;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd2, %rd9;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB45_2;

BB45_1:
mul.wide.s32 %rd10, %r41, 8;
add.s64 %rd11, %rd3, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd2, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB45_1;

BB45_2:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
shl.b32 %r31, %r30, 9;
mov.u32 %r32, %tid.x;
add.s32 %r3, %r31, %r32;
setp.ge.u32	%p3, %r3, %r22;
@%p3 bra BB45_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r42, %r4, -1;
mov.u32 %r33, 0;
setp.lt.s32	%p4, %r42, 1;
mov.u32 %r45, %r3;
mov.u32 %r50, %r33;
@%p4 bra BB45_6;

mul.wide.s32 %rd14, %r4, 4;
add.s64 %rd22, %rd2, %rd14;
mov.u32 %r51, 0;
mov.u32 %r46, %r3;

BB45_5:
ld.local.u32 %r35, [%rd22+4];
rem.u32 %r36, %r46, %r35;
ld.local.u32 %r37, [%rd22+104];
mad.lo.s32 %r51, %r37, %r36, %r51;
div.u32 %r46, %r46, %r35;
add.s64 %rd22, %rd22, -4;
add.s32 %r42, %r42, -1;
setp.gt.s32	%p5, %r42, 0;
mov.u32 %r44, %r46;
mov.u32 %r45, %r44;
mov.u32 %r47, %r51;
mov.u32 %r50, %r47;
@%p5 bra BB45_5;

BB45_6:
mov.u32 %r13, %r50;
mov.u32 %r12, %r45;
ld.param.u64 %rd15, [%rd1];
cvta.to.global.u64 %rd8, %rd15;
ld.param.u32 %r39, [%rd1+108];
ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r14, %r40, %r12, %r13;
mul.lo.s32 %r52, %r3, %r39;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB45_9;

mov.u32 %r49, %r33;

BB45_8:
cvt.u64.u32	%rd16, %r52;
add.s64 %rd17, %rd8, %rd16;
ld.global.u8 %rs5, [%rd17];
setp.ne.s16	%p7, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p8, %rs6, 0;
and.pred %p9, %p7, %p8;
selp.u16	%rs7, 1, 0, %p9;
add.s32 %r52, %r52, %r20;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p10, %r49, %r21;
@%p10 bra BB45_8;

BB45_9:
ld.local.u64 %rd18, [%rd2];
cvta.to.global.u64 %rd19, %rd18;
cvt.u64.u32	%rd20, %r14;
add.s64 %rd21, %rd19, %rd20;
st.global.u8 [%rd21], %rs7;

BB45_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot46[224];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<138>;
.reg .b16 %rs<88>;
.reg .b32 %r<263>;
.reg .b64 %rd<117>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd116, __local_depot46;
cvta.local.u64 %SP, %rd116;
ld.param.u32 %r53, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd21, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd22, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd23, %SP, 8;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r250, 0;
mov.pred %p16, 0;
@%p16 bra BB46_2;

BB46_1:
mul.wide.s32 %rd24, %r250, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r250, %r250, 1;
setp.lt.u32	%p17, %r250, 27;
@%p17 bra BB46_1;

BB46_2:
ld.param.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd6, %rd28;
ld.param.u32 %r3, [%rd2+108];
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r4, %r58, %r59, %r60;
mov.u32 %r261, %tid.y;
ld.param.u32 %r6, [%rd1+208];
add.s32 %r251, %r6, -1;
mov.u32 %r256, 0;
setp.lt.s32	%p18, %r251, 1;
mov.u32 %r254, %r4;
@%p18 bra BB46_5;

mul.wide.s32 %rd29, %r6, 4;
add.s64 %rd115, %rd3, %rd29;
mov.u32 %r256, 0;
mov.u32 %r255, %r4;

BB46_4:
ld.local.u32 %r62, [%rd115+4];
rem.u32 %r63, %r255, %r62;
ld.local.u32 %r64, [%rd115+104];
mad.lo.s32 %r256, %r64, %r63, %r256;
div.u32 %r255, %r255, %r62;
add.s64 %rd115, %rd115, -4;
add.s32 %r251, %r251, -1;
setp.gt.s32	%p19, %r251, 0;
mov.u32 %r253, %r255;
mov.u32 %r254, %r253;
@%p19 bra BB46_4;

BB46_5:
mov.u32 %r14, %r254;
ld.local.u32 %r65, [%rd3+108];
mad.lo.s32 %r16, %r65, %r14, %r256;
mul.lo.s32 %r17, %r4, %r3;
mov.u32 %r66, %nctaid.y;
setp.eq.s32	%p20, %r66, 1;
mov.u32 %r18, %ntid.y;
@%p20 bra BB46_45;
bra.uni BB46_6;

BB46_45:
setp.lt.u32	%p100, %r4, %r55;
ld.local.u64 %rd17, [%rd3];
min.u32 %r43, %r54, %r18;
setp.lt.u32	%p101, %r261, %r54;
and.pred %p102, %p100, %p101;
mov.u16 %rs80, %rs18;
@!%p102 bra BB46_54;
bra.uni BB46_46;

BB46_46:
mov.u16 %rs81, %rs18;

BB46_47:
mad.lo.s32 %r45, %r18, 3, %r261;
setp.lt.u32	%p103, %r45, %r54;
add.s32 %r46, %r261, %r18;
shl.b32 %r211, %r18, 1;
add.s32 %r47, %r261, %r211;
mad.lo.s32 %r212, %r261, %r53, %r17;
cvt.u64.u32	%rd91, %r212;
add.s64 %rd18, %rd6, %rd91;
mad.lo.s32 %r213, %r46, %r53, %r17;
cvt.u64.u32	%rd92, %r213;
add.s64 %rd19, %rd6, %rd92;
mad.lo.s32 %r214, %r47, %r53, %r17;
cvt.u64.u32	%rd93, %r214;
add.s64 %rd20, %rd6, %rd93;
@%p103 bra BB46_52;
bra.uni BB46_48;

BB46_52:
and.b16 %rs60, %rs81, 255;
setp.ne.s16	%p115, %rs60, 0;
mad.lo.s32 %r215, %r45, %r53, %r17;
cvt.u64.u32	%rd94, %r215;
add.s64 %rd95, %rd6, %rd94;
ld.global.u8 %rs61, [%rd18];
setp.ne.s16	%p116, %rs61, 0;
and.pred %p117, %p116, %p115;
ld.global.u8 %rs62, [%rd19];
setp.ne.s16	%p118, %rs62, 0;
and.pred %p119, %p117, %p118;
ld.global.u8 %rs63, [%rd20];
setp.ne.s16	%p120, %rs63, 0;
and.pred %p121, %p119, %p120;
ld.global.u8 %rs64, [%rd95];
setp.ne.s16	%p122, %rs64, 0;
and.pred %p137, %p122, %p121;
bra.uni BB46_53;

BB46_48:
setp.lt.u32	%p104, %r47, %r54;
@%p104 bra BB46_51;
bra.uni BB46_49;

BB46_51:
and.b16 %rs56, %rs81, 255;
setp.ne.s16	%p109, %rs56, 0;
ld.global.u8 %rs57, [%rd18];
setp.ne.s16	%p110, %rs57, 0;
and.pred %p111, %p110, %p109;
ld.global.u8 %rs58, [%rd19];
setp.ne.s16	%p112, %rs58, 0;
and.pred %p113, %p111, %p112;
ld.global.u8 %rs59, [%rd20];
setp.ne.s16	%p114, %rs59, 0;
and.pred %p137, %p114, %p113;
bra.uni BB46_53;

BB46_49:
and.b16 %rs53, %rs81, 255;
setp.ne.s16	%p105, %rs53, 0;
ld.global.u8 %rs54, [%rd18];
setp.ne.s16	%p106, %rs54, 0;
and.pred %p137, %p106, %p105;
setp.ge.u32	%p107, %r46, %r54;
@%p107 bra BB46_53;

ld.global.u8 %rs55, [%rd19];
setp.ne.s16	%p108, %rs55, 0;
and.pred %p137, %p108, %p137;

BB46_53:
selp.u16	%rs81, 1, 0, %p137;
shl.b32 %r217, %r18, 2;
add.s32 %r261, %r261, %r217;
setp.lt.u32	%p123, %r261, %r54;
mov.u16 %rs80, %rs81;
@%p123 bra BB46_47;

BB46_54:
mov.u32 %r49, %tid.y;
mad.lo.s32 %r220, %r49, %r58, %r60;
cvt.u64.u32	%rd96, %r220;
mov.u64 %rd97, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd98, %rd97, %rd96;
st.shared.u8 [%rd98], %rs80;
clz.b32 %r221, %r43;
mov.u32 %r222, 31;
sub.s32 %r223, %r222, %r221;
mov.u32 %r224, 1;
shl.b32 %r225, %r224, %r223;
setp.eq.s32	%p124, %r43, %r225;
selp.u32	%r226, 1, 0, %p124;
shr.s32 %r262, %r225, %r226;
setp.lt.s32	%p125, %r262, 1;
@%p125 bra BB46_60;

BB46_55:
bar.sync 0;
add.s32 %r227, %r262, %r49;
setp.lt.u32	%p126, %r227, %r43;
setp.lt.u32	%p127, %r49, %r262;
and.pred %p128, %p127, %p126;
@!%p128 bra BB46_59;
bra.uni BB46_56;

BB46_56:
ld.shared.u8 %rs66, [%rd98];
setp.eq.s16	%p129, %rs66, 0;
mov.u16 %rs87, 0;
@%p129 bra BB46_58;

mul.lo.s32 %r233, %r262, %r58;
cvt.u64.u32	%rd102, %r233;
add.s64 %rd104, %rd102, %rd96;
add.s64 %rd106, %rd97, %rd104;
ld.shared.u8 %rs67, [%rd106];
setp.ne.s16	%p130, %rs67, 0;
selp.u16	%rs87, 1, 0, %p130;

BB46_58:
st.shared.u8 [%rd98], %rs87;

BB46_59:
shr.s32 %r262, %r262, 1;
setp.gt.s32	%p131, %r262, 0;
@%p131 bra BB46_55;

BB46_60:
mad.lo.s32 %r244, %r58, %r59, %r60;
setp.lt.u32	%p132, %r244, %r55;
setp.eq.s32	%p133, %r49, 0;
and.pred %p134, %p133, %p132;
@!%p134 bra BB46_62;
bra.uni BB46_61;

BB46_61:
ld.shared.u8 %rs68, [%rd98];
cvt.u64.u32	%rd113, %r16;
add.s64 %rd114, %rd17, %rd113;
st.u8 [%rd114], %rs68;
bra.uni BB46_62;

BB46_6:
mad.lo.s32 %r70, %r58, %r59, %r60;
setp.lt.u32	%p21, %r70, %r55;
mov.u32 %r71, %ctaid.y;
shl.b32 %r72, %r71, 8;
sub.s32 %r73, %r54, %r72;
mov.u32 %r74, 256;
min.u32 %r19, %r73, %r74;
mad.lo.s32 %r20, %r72, %r53, %r17;
min.u32 %r21, %r19, %r18;
setp.lt.u32	%p22, %r261, %r19;
and.pred %p23, %p21, %p22;
mov.u16 %rs85, %rs18;
@!%p23 bra BB46_15;
bra.uni BB46_7;

BB46_7:
mov.u32 %r257, %tid.y;
mov.u16 %rs86, %rs18;

BB46_8:
mad.lo.s32 %r24, %r18, 3, %r257;
setp.lt.u32	%p24, %r24, %r19;
add.s32 %r25, %r257, %r18;
shl.b32 %r76, %r18, 1;
add.s32 %r26, %r257, %r76;
mad.lo.s32 %r77, %r257, %r53, %r20;
cvt.u64.u32	%rd30, %r77;
add.s64 %rd10, %rd6, %rd30;
mad.lo.s32 %r78, %r25, %r53, %r20;
cvt.u64.u32	%rd31, %r78;
add.s64 %rd11, %rd6, %rd31;
mad.lo.s32 %r79, %r26, %r53, %r20;
cvt.u64.u32	%rd32, %r79;
add.s64 %rd12, %rd6, %rd32;
@%p24 bra BB46_13;
bra.uni BB46_9;

BB46_13:
and.b16 %rs26, %rs86, 255;
setp.ne.s16	%p36, %rs26, 0;
mad.lo.s32 %r80, %r24, %r53, %r20;
cvt.u64.u32	%rd33, %r80;
add.s64 %rd34, %rd6, %rd33;
ld.global.u8 %rs27, [%rd10];
setp.ne.s16	%p37, %rs27, 0;
and.pred %p38, %p37, %p36;
ld.global.u8 %rs28, [%rd11];
setp.ne.s16	%p39, %rs28, 0;
and.pred %p40, %p38, %p39;
ld.global.u8 %rs29, [%rd12];
setp.ne.s16	%p41, %rs29, 0;
and.pred %p42, %p40, %p41;
ld.global.u8 %rs30, [%rd34];
setp.ne.s16	%p43, %rs30, 0;
and.pred %p135, %p43, %p42;
bra.uni BB46_14;

BB46_9:
setp.lt.u32	%p25, %r26, %r19;
@%p25 bra BB46_12;
bra.uni BB46_10;

BB46_12:
and.b16 %rs22, %rs86, 255;
setp.ne.s16	%p30, %rs22, 0;
ld.global.u8 %rs23, [%rd10];
setp.ne.s16	%p31, %rs23, 0;
and.pred %p32, %p31, %p30;
ld.global.u8 %rs24, [%rd11];
setp.ne.s16	%p33, %rs24, 0;
and.pred %p34, %p32, %p33;
ld.global.u8 %rs25, [%rd12];
setp.ne.s16	%p35, %rs25, 0;
and.pred %p135, %p35, %p34;
bra.uni BB46_14;

BB46_10:
and.b16 %rs19, %rs86, 255;
setp.ne.s16	%p26, %rs19, 0;
ld.global.u8 %rs20, [%rd10];
setp.ne.s16	%p27, %rs20, 0;
and.pred %p135, %p27, %p26;
setp.ge.u32	%p28, %r25, %r19;
@%p28 bra BB46_14;

ld.global.u8 %rs21, [%rd11];
setp.ne.s16	%p29, %rs21, 0;
and.pred %p135, %p29, %p135;

BB46_14:
selp.u16	%rs86, 1, 0, %p135;
shl.b32 %r82, %r18, 2;
add.s32 %r257, %r257, %r82;
setp.lt.u32	%p44, %r257, %r19;
mov.u16 %rs75, %rs86;
mov.u16 %rs85, %rs75;
@%p44 bra BB46_8;

BB46_15:
mov.u16 %rs3, %rs85;
mov.u32 %r28, %tid.y;
mad.lo.s32 %r85, %r28, %r58, %r60;
cvt.u64.u32	%rd35, %r85;
mov.u64 %rd36, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd37, %rd36, %rd35;
st.shared.u8 [%rd37], %rs3;
clz.b32 %r86, %r21;
mov.u32 %r87, 31;
sub.s32 %r88, %r87, %r86;
mov.u32 %r89, 1;
shl.b32 %r90, %r89, %r88;
setp.eq.s32	%p45, %r21, %r90;
selp.u32	%r91, 1, 0, %p45;
shr.s32 %r258, %r90, %r91;
setp.lt.s32	%p46, %r258, 1;
@%p46 bra BB46_21;

BB46_16:
bar.sync 0;
add.s32 %r92, %r258, %r28;
setp.lt.u32	%p47, %r92, %r21;
setp.lt.u32	%p48, %r28, %r258;
and.pred %p49, %p48, %p47;
@!%p49 bra BB46_20;
bra.uni BB46_17;

BB46_17:
ld.shared.u8 %rs32, [%rd37];
setp.eq.s16	%p50, %rs32, 0;
mov.u16 %rs69, 0;
@%p50 bra BB46_19;

mul.lo.s32 %r98, %r258, %r58;
cvt.u64.u32	%rd41, %r98;
add.s64 %rd43, %rd41, %rd35;
add.s64 %rd45, %rd36, %rd43;
ld.shared.u8 %rs33, [%rd45];
setp.ne.s16	%p51, %rs33, 0;
selp.u16	%rs69, 1, 0, %p51;

BB46_19:
st.shared.u8 [%rd37], %rs69;

BB46_20:
shr.s32 %r258, %r258, 1;
setp.gt.s32	%p52, %r258, 0;
@%p52 bra BB46_16;

BB46_21:
setp.eq.s32	%p54, %r28, 0;
and.pred %p55, %p54, %p21;
@!%p55 bra BB46_23;
bra.uni BB46_22;

BB46_22:
mov.u32 %r111, %tid.y;
mad.lo.s32 %r114, %r111, %r58, %r60;
cvt.u64.u32	%rd49, %r114;
add.s64 %rd51, %rd36, %rd49;
ld.shared.u8 %rs34, [%rd51];
add.u64 %rd52, %SP, 1;
cvta.to.local.u64 %rd53, %rd52;
st.local.u8 [%rd53], %rs34;
ld.local.u8 %rs35, [%rd53];
add.u64 %rd54, %SP, 0;
cvta.to.local.u64 %rd55, %rd54;
st.local.u8 [%rd55], %rs35;
ld.local.u8 %rs36, [%rd55];
mad.lo.s32 %r118, %r71, %r55, %r70;
cvt.u64.u32	%rd56, %r118;
cvta.to.global.u64 %rd57, %rd21;
add.s64 %rd58, %rd57, %rd56;
st.volatile.global.u8 [%rd58], %rs36;

BB46_23:
membar.gl;
bar.sync 0;
or.b32 %r121, %r28, %r60;
setp.ne.s32	%p56, %r121, 0;
@%p56 bra BB46_25;

cvta.to.global.u64 %rd59, %rd22;
mul.wide.u32 %rd60, %r59, 4;
add.s64 %rd61, %rd59, %rd60;
atom.global.add.u32 %r123, [%rd61], 1;
add.s32 %r125, %r66, -1;
setp.eq.s32	%p57, %r123, %r125;
selp.u32	%r126, 1, 0, %p57;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r126;

BB46_25:
bar.sync 0;
ld.shared.u32 %r127, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p58, %r127, 0;
@%p58 bra BB46_62;

setp.ge.u32	%p59, %r28, %r66;
mov.u16 %rs84, %rs18;
@%p59 bra BB46_28;

mov.u32 %r130, %tid.y;
mad.lo.s32 %r135, %r130, %r55, %r70;
cvt.u64.u32	%rd62, %r135;
cvta.to.global.u64 %rd63, %rd21;
add.s64 %rd64, %rd63, %rd62;
ld.volatile.global.u8 %rs84, [%rd64];

BB46_28:
mov.u16 %rs82, %rs84;
setp.lt.u32	%p61, %r66, %r18;
sub.s32 %r142, %r66, %r18;
selp.b32	%r143, 0, %r142, %p61;
ld.local.u64 %rd13, [%rd3];
min.u32 %r32, %r66, %r18;
setp.lt.u32	%p62, %r28, %r143;
and.pred %p63, %p21, %p62;
@!%p63 bra BB46_37;
bra.uni BB46_29;

BB46_29:
mov.u32 %r259, %r28;
mov.u16 %rs83, %rs82;

BB46_30:
mov.u32 %r34, %r259;
mad.lo.s32 %r35, %r18, 3, %r34;
setp.lt.u32	%p65, %r35, %r143;
add.s32 %r36, %r34, %r18;
shl.b32 %r149, %r18, 1;
add.s32 %r37, %r34, %r149;
mad.lo.s32 %r154, %r18, %r55, %r70;
mad.lo.s32 %r155, %r34, %r55, %r154;
cvt.u64.u32	%rd65, %r155;
cvta.to.global.u64 %rd66, %rd21;
add.s64 %rd14, %rd66, %rd65;
mad.lo.s32 %r156, %r36, %r55, %r154;
cvt.u64.u32	%rd67, %r156;
add.s64 %rd15, %rd66, %rd67;
mad.lo.s32 %r157, %r37, %r55, %r154;
cvt.u64.u32	%rd68, %r157;
add.s64 %rd16, %rd66, %rd68;
@%p65 bra BB46_35;
bra.uni BB46_31;

BB46_35:
and.b16 %rs44, %rs83, 255;
setp.ne.s16	%p79, %rs44, 0;
mad.lo.s32 %r172, %r35, %r55, %r154;
cvt.u64.u32	%rd69, %r172;
add.s64 %rd71, %rd66, %rd69;
ld.volatile.global.u8 %rs45, [%rd14];
setp.ne.s16	%p80, %rs45, 0;
and.pred %p81, %p80, %p79;
ld.volatile.global.u8 %rs46, [%rd15];
setp.ne.s16	%p82, %rs46, 0;
and.pred %p83, %p81, %p82;
ld.volatile.global.u8 %rs47, [%rd16];
setp.ne.s16	%p84, %rs47, 0;
and.pred %p85, %p83, %p84;
ld.volatile.global.u8 %rs48, [%rd71];
setp.ne.s16	%p86, %rs48, 0;
and.pred %p136, %p86, %p85;
bra.uni BB46_36;

BB46_31:
setp.lt.u32	%p67, %r37, %r143;
@%p67 bra BB46_34;
bra.uni BB46_32;

BB46_34:
and.b16 %rs40, %rs83, 255;
setp.ne.s16	%p73, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd14];
setp.ne.s16	%p74, %rs41, 0;
and.pred %p75, %p74, %p73;
ld.volatile.global.u8 %rs42, [%rd15];
setp.ne.s16	%p76, %rs42, 0;
and.pred %p77, %p75, %p76;
ld.volatile.global.u8 %rs43, [%rd16];
setp.ne.s16	%p78, %rs43, 0;
and.pred %p136, %p78, %p77;
bra.uni BB46_36;

BB46_32:
and.b16 %rs37, %rs83, 255;
setp.ne.s16	%p68, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd14];
setp.ne.s16	%p70, %rs38, 0;
and.pred %p136, %p70, %p68;
setp.ge.u32	%p71, %r36, %r143;
@%p71 bra BB46_36;

ld.volatile.global.u8 %rs39, [%rd15];
setp.ne.s16	%p72, %rs39, 0;
and.pred %p136, %p72, %p136;

BB46_36:
selp.u16	%rs83, 1, 0, %p136;
shl.b32 %r174, %r18, 2;
add.s32 %r38, %r34, %r174;
setp.lt.u32	%p88, %r38, %r143;
mov.u32 %r259, %r38;
mov.u16 %rs82, %rs83;
@%p88 bra BB46_30;

BB46_37:
st.shared.u8 [%rd37], %rs82;
clz.b32 %r181, %r32;
sub.s32 %r183, %r87, %r181;
shl.b32 %r185, %r89, %r183;
setp.eq.s32	%p89, %r32, %r185;
selp.u32	%r186, 1, 0, %p89;
shr.s32 %r260, %r185, %r186;
setp.lt.s32	%p90, %r260, 1;
@%p90 bra BB46_43;

BB46_38:
bar.sync 0;
add.s32 %r187, %r260, %r28;
setp.lt.u32	%p91, %r187, %r32;
setp.lt.u32	%p92, %r28, %r260;
and.pred %p93, %p92, %p91;
@!%p93 bra BB46_42;
bra.uni BB46_39;

BB46_39:
ld.shared.u8 %rs50, [%rd37];
setp.eq.s16	%p94, %rs50, 0;
mov.u16 %rs70, 0;
@%p94 bra BB46_41;

mul.lo.s32 %r193, %r260, %r58;
cvt.u64.u32	%rd78, %r193;
add.s64 %rd80, %rd78, %rd35;
add.s64 %rd82, %rd36, %rd80;
ld.shared.u8 %rs51, [%rd82];
setp.ne.s16	%p95, %rs51, 0;
selp.u16	%rs70, 1, 0, %p95;

BB46_41:
st.shared.u8 [%rd37], %rs70;

BB46_42:
shr.s32 %r260, %r260, 1;
setp.gt.s32	%p96, %r260, 0;
@%p96 bra BB46_38;

BB46_43:
@!%p55 bra BB46_62;
bra.uni BB46_44;

BB46_44:
ld.shared.u8 %rs52, [%rd37];
cvt.u64.u32	%rd89, %r16;
add.s64 %rd90, %rd13, %rd89;
st.u8 [%rd90], %rs52;

BB46_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot47[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b16 %rs<139>;
.reg .b32 %r<61>;
.reg .b64 %rd<35>;


mov.u64 %rd34, __local_depot47;
cvta.local.u64 %SP, %rd34;
ld.param.u32 %r27, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r28, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd3, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd2, %rd13;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB47_2;

BB47_1:
mul.wide.s32 %rd14, %r51, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd2, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB47_1;

BB47_2:
mov.u32 %r30, %nctaid.y;
mov.u32 %r31, %ctaid.z;
mov.u32 %r32, %ctaid.y;
mad.lo.s32 %r33, %r30, %r31, %r32;
mov.u32 %r34, %nctaid.x;
mov.u32 %r35, %ctaid.x;
mad.lo.s32 %r3, %r33, %r34, %r35;
setp.ge.u32	%p3, %r3, %r28;
@%p3 bra BB47_61;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r52, %r4, -1;
mov.u32 %r57, 0;
setp.lt.s32	%p4, %r52, 1;
mov.u32 %r55, %r3;
@%p4 bra BB47_6;

mul.wide.s32 %rd18, %r4, 4;
add.s64 %rd32, %rd2, %rd18;
mov.u32 %r57, 0;
mov.u32 %r56, %r3;

BB47_5:
ld.local.u32 %r38, [%rd32+4];
rem.u32 %r39, %r56, %r38;
ld.local.u32 %r40, [%rd32+104];
mad.lo.s32 %r57, %r40, %r39, %r57;
div.u32 %r56, %r56, %r38;
add.s64 %rd32, %rd32, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
mov.u32 %r54, %r56;
mov.u32 %r55, %r54;
@%p5 bra BB47_5;

BB47_6:
mov.u32 %r12, %r55;
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r41, [%rd1+12];
ld.param.u32 %r42, [%rd1+108];
ld.param.u32 %r43, [%rd1+112];
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r14, %r44, %r12, %r57;
rem.u32 %r45, %r3, %r41;
mul.lo.s32 %r46, %r43, %r45;
div.u32 %r47, %r3, %r41;
mad.lo.s32 %r15, %r42, %r47, %r46;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r27;
mov.u16 %rs137, %rs15;
@%p6 bra BB47_9;

cvta.to.global.u64 %rd9, %rd8;
mov.u32 %r58, %r16;
mov.u16 %rs138, %rs15;

BB47_8:
mov.u32 %r18, %r58;
add.s32 %r48, %r15, %r18;
cvt.u64.u32	%rd19, %r48;
add.s64 %rd20, %rd9, %rd19;
ld.global.u8 %rs16, [%rd20];
setp.ne.s16	%p7, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p8, %rs17, 0;
and.pred %p9, %p7, %p8;
selp.u16	%rs138, 1, 0, %p9;
add.s32 %r19, %r17, %r18;
setp.lt.u32	%p10, %r19, %r27;
mov.u32 %r58, %r19;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p10 bra BB47_8;

BB47_9:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p11, %r17, 0;
mov.u16 %rs130, %rs15;
@%p11 bra BB47_59;

cvt.u64.u32	%rd21, %r16;
mov.u64 %rd22, smemChar;
add.s64 %rd10, %rd22, %rd21;
setp.ge.u32	%p12, %r16, %r17;
@%p12 bra BB47_12;

st.shared.u8 [%rd10], %rs3;

BB47_12:
bar.sync 0;
mov.u32 %r20, WARP_SZ;
min.u32 %r21, %r17, %r20;
setp.ge.u32	%p13, %r20, %r17;
mov.u16 %rs133, %rs3;
@%p13 bra BB47_20;

div.u32 %r49, %r16, %r20;
setp.ne.s32	%p14, %r49, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p14 bra BB47_20;

setp.lt.u32	%p15, %r16, %r17;
selp.b16	%rs134, %rs3, %rs15, %p15;
add.s32 %r59, %r20, %r16;
setp.ge.u32	%p16, %r59, %r17;
@%p16 bra BB47_19;

mov.u16 %rs135, %rs134;

BB47_16:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p17, %rs19, 0;
mov.u16 %rs136, 0;
@%p17 bra BB47_18;

cvt.u64.u32	%rd23, %r59;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u8 %rs20, [%rd25];
setp.ne.s16	%p18, %rs20, 0;
selp.u16	%rs136, 1, 0, %p18;

BB47_18:
mov.u16 %rs135, %rs136;
add.s32 %r59, %r59, %r20;
setp.lt.u32	%p19, %r59, %r17;
mov.u16 %rs134, %rs135;
@%p19 bra BB47_16;

BB47_19:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd10], %rs133;

BB47_20:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p20, %r16, 0;
mov.u16 %rs130, %rs9;
@%p20 bra BB47_59;

setp.eq.s32	%p21, %r21, 32;
@%p21 bra BB47_27;
bra.uni BB47_22;

BB47_27:
setp.eq.s16	%p26, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p26 bra BB47_59;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p27, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p27 bra BB47_59;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p28, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p28 bra BB47_59;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p29, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p29 bra BB47_59;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p30, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p30 bra BB47_59;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p31, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p31 bra BB47_59;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p32, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p32 bra BB47_59;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p33, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p33 bra BB47_59;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p34, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p34 bra BB47_59;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p35, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p35 bra BB47_59;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p36, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p36 bra BB47_59;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p37, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p37 bra BB47_59;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p38, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p38 bra BB47_59;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p39, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p39 bra BB47_59;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p40, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p40 bra BB47_59;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p41, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p41 bra BB47_59;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p42, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p42 bra BB47_59;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p43, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p43 bra BB47_59;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p44, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p44 bra BB47_59;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p45, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p45 bra BB47_59;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p46, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p46 bra BB47_59;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p47, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p47 bra BB47_59;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p48, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p48 bra BB47_59;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p49, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p49 bra BB47_59;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p50, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p50 bra BB47_59;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p51, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p51 bra BB47_59;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p52, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p52 bra BB47_59;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p53, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p53 bra BB47_59;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p54, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p54 bra BB47_59;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p55, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p55 bra BB47_59;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p56, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p56 bra BB47_59;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p57, %rs85, 0;
selp.u16	%rs130, 1, 0, %p57;
bra.uni BB47_59;

BB47_22:
add.s64 %rd33, %rd22, 1;
mov.u32 %r60, 1;
setp.lt.u32	%p22, %r21, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p22 bra BB47_59;

mov.u16 %rs131, %rs9;

BB47_24:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p23, %rs22, 0;
mov.u16 %rs132, 0;
@%p23 bra BB47_26;

ld.shared.u8 %rs23, [%rd33];
setp.ne.s16	%p24, %rs23, 0;
selp.u16	%rs132, 1, 0, %p24;

BB47_26:
mov.u16 %rs131, %rs132;
add.s64 %rd33, %rd33, 1;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p25, %r60, %r21;
mov.u16 %rs130, %rs131;
@%p25 bra BB47_24;

BB47_59:
setp.ne.s32	%p58, %r16, 0;
@%p58 bra BB47_61;

ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd29, %rd28;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd31, %rd29, %rd30;
st.global.u8 [%rd31], %rs130;

BB47_61:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot48[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<8>;
.reg .b32 %r<55>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot48;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd2, %rd10;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB48_2;

BB48_1:
mul.wide.s32 %rd11, %r46, 8;
add.s64 %rd12, %rd3, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd2, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB48_1;

BB48_2:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
shl.b32 %r31, %r30, 9;
mov.u32 %r32, %tid.x;
add.s32 %r3, %r31, %r32;
setp.ge.u32	%p3, %r3, %r22;
@%p3 bra BB48_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r47, %r4, -1;
mov.u32 %r52, 0;
setp.lt.s32	%p4, %r47, 1;
mov.u32 %r50, %r3;
@%p4 bra BB48_6;

mul.wide.s32 %rd15, %r4, 4;
add.s64 %rd22, %rd2, %rd15;
mov.u32 %r52, 0;
mov.u32 %r51, %r3;

BB48_5:
ld.local.u32 %r35, [%rd22+4];
rem.u32 %r36, %r51, %r35;
ld.local.u32 %r37, [%rd22+104];
mad.lo.s32 %r52, %r37, %r36, %r52;
div.u32 %r51, %r51, %r35;
add.s64 %rd22, %rd22, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
mov.u32 %r49, %r51;
mov.u32 %r50, %r49;
@%p5 bra BB48_5;

BB48_6:
mov.u32 %r12, %r50;
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r38, [%rd1+12];
ld.param.u32 %r39, [%rd1+108];
ld.param.u32 %r40, [%rd1+112];
ld.local.u32 %r41, [%rd2+108];
mad.lo.s32 %r14, %r41, %r12, %r52;
rem.u32 %r42, %r3, %r38;
mul.lo.s32 %r43, %r40, %r42;
div.u32 %r44, %r3, %r38;
mad.lo.s32 %r54, %r39, %r44, %r43;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB48_9;

cvta.to.global.u64 %rd9, %rd8;
mov.u32 %r53, 0;

BB48_8:
cvt.u64.u32	%rd16, %r54;
add.s64 %rd17, %rd9, %rd16;
ld.global.u8 %rs5, [%rd17];
setp.ne.s16	%p7, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p8, %rs6, 0;
and.pred %p9, %p7, %p8;
selp.u16	%rs7, 1, 0, %p9;
add.s32 %r54, %r54, %r20;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p10, %r53, %r21;
@%p10 bra BB48_8;

BB48_9:
ld.local.u64 %rd18, [%rd2];
cvta.to.global.u64 %rd19, %rd18;
cvt.u64.u32	%rd20, %r14;
add.s64 %rd21, %rd19, %rd20;
st.global.u8 [%rd21], %rs7;

BB48_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot49[224];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<138>;
.reg .b16 %rs<88>;
.reg .b32 %r<280>;
.reg .b64 %rd<117>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd116, __local_depot49;
cvta.local.u64 %SP, %rd116;
ld.param.u32 %r53, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd21, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd22, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd23, %SP, 8;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r268, 0;
mov.pred %p16, 0;
@%p16 bra BB49_2;

BB49_1:
mul.wide.s32 %rd24, %r268, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r268, %r268, 1;
setp.lt.u32	%p17, %r268, 27;
@%p17 bra BB49_1;

BB49_2:
ld.param.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd6, %rd28;
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r3, %r58, %r59, %r60;
mov.u32 %r278, %tid.y;
ld.param.u32 %r5, [%rd1+208];
add.s32 %r269, %r5, -1;
mov.u32 %r273, 0;
setp.lt.s32	%p18, %r269, 1;
mov.u32 %r271, %r3;
@%p18 bra BB49_5;

mul.wide.s32 %rd29, %r5, 4;
add.s64 %rd115, %rd3, %rd29;
mad.lo.s32 %r272, %r58, %r59, %r60;
mov.u32 %r273, 0;

BB49_4:
ld.local.u32 %r66, [%rd115+4];
rem.u32 %r67, %r272, %r66;
ld.local.u32 %r68, [%rd115+104];
mad.lo.s32 %r273, %r68, %r67, %r273;
div.u32 %r272, %r272, %r66;
add.s64 %rd115, %rd115, -4;
add.s32 %r269, %r269, -1;
setp.gt.s32	%p19, %r269, 0;
mov.u32 %r270, %r272;
mov.u32 %r271, %r270;
@%p19 bra BB49_4;

BB49_5:
mov.u32 %r14, %r271;
ld.param.u32 %r69, [%rd2+12];
ld.param.u32 %r70, [%rd2+108];
ld.param.u32 %r71, [%rd2+112];
ld.local.u32 %r72, [%rd3+108];
mad.lo.s32 %r16, %r72, %r14, %r273;
rem.u32 %r77, %r3, %r69;
mul.lo.s32 %r78, %r71, %r77;
div.u32 %r79, %r3, %r69;
mad.lo.s32 %r17, %r70, %r79, %r78;
mov.u32 %r80, %nctaid.y;
setp.eq.s32	%p20, %r80, 1;
mov.u32 %r18, %ntid.y;
@%p20 bra BB49_45;
bra.uni BB49_6;

BB49_45:
mad.lo.s32 %r227, %r58, %r59, %r60;
setp.lt.u32	%p100, %r227, %r55;
ld.local.u64 %rd17, [%rd3];
min.u32 %r43, %r54, %r18;
setp.lt.u32	%p101, %r278, %r54;
and.pred %p102, %p100, %p101;
mov.u16 %rs80, %rs18;
@!%p102 bra BB49_54;
bra.uni BB49_46;

BB49_46:
mov.u16 %rs81, %rs18;

BB49_47:
mad.lo.s32 %r45, %r18, 3, %r278;
setp.lt.u32	%p103, %r45, %r54;
add.s32 %r46, %r278, %r18;
shl.b32 %r229, %r18, 1;
add.s32 %r47, %r278, %r229;
mad.lo.s32 %r230, %r278, %r53, %r17;
cvt.u64.u32	%rd91, %r230;
add.s64 %rd18, %rd6, %rd91;
mad.lo.s32 %r231, %r46, %r53, %r17;
cvt.u64.u32	%rd92, %r231;
add.s64 %rd19, %rd6, %rd92;
mad.lo.s32 %r232, %r47, %r53, %r17;
cvt.u64.u32	%rd93, %r232;
add.s64 %rd20, %rd6, %rd93;
@%p103 bra BB49_52;
bra.uni BB49_48;

BB49_52:
and.b16 %rs60, %rs81, 255;
setp.ne.s16	%p115, %rs60, 0;
mad.lo.s32 %r233, %r45, %r53, %r17;
cvt.u64.u32	%rd94, %r233;
add.s64 %rd95, %rd6, %rd94;
ld.global.u8 %rs61, [%rd18];
setp.ne.s16	%p116, %rs61, 0;
and.pred %p117, %p116, %p115;
ld.global.u8 %rs62, [%rd19];
setp.ne.s16	%p118, %rs62, 0;
and.pred %p119, %p117, %p118;
ld.global.u8 %rs63, [%rd20];
setp.ne.s16	%p120, %rs63, 0;
and.pred %p121, %p119, %p120;
ld.global.u8 %rs64, [%rd95];
setp.ne.s16	%p122, %rs64, 0;
and.pred %p137, %p122, %p121;
bra.uni BB49_53;

BB49_48:
setp.lt.u32	%p104, %r47, %r54;
@%p104 bra BB49_51;
bra.uni BB49_49;

BB49_51:
and.b16 %rs56, %rs81, 255;
setp.ne.s16	%p109, %rs56, 0;
ld.global.u8 %rs57, [%rd18];
setp.ne.s16	%p110, %rs57, 0;
and.pred %p111, %p110, %p109;
ld.global.u8 %rs58, [%rd19];
setp.ne.s16	%p112, %rs58, 0;
and.pred %p113, %p111, %p112;
ld.global.u8 %rs59, [%rd20];
setp.ne.s16	%p114, %rs59, 0;
and.pred %p137, %p114, %p113;
bra.uni BB49_53;

BB49_49:
and.b16 %rs53, %rs81, 255;
setp.ne.s16	%p105, %rs53, 0;
ld.global.u8 %rs54, [%rd18];
setp.ne.s16	%p106, %rs54, 0;
and.pred %p137, %p106, %p105;
setp.ge.u32	%p107, %r46, %r54;
@%p107 bra BB49_53;

ld.global.u8 %rs55, [%rd19];
setp.ne.s16	%p108, %rs55, 0;
and.pred %p137, %p108, %p137;

BB49_53:
selp.u16	%rs81, 1, 0, %p137;
shl.b32 %r235, %r18, 2;
add.s32 %r278, %r278, %r235;
setp.lt.u32	%p123, %r278, %r54;
mov.u16 %rs80, %rs81;
@%p123 bra BB49_47;

BB49_54:
mov.u32 %r49, %tid.y;
mad.lo.s32 %r238, %r49, %r58, %r60;
cvt.u64.u32	%rd96, %r238;
mov.u64 %rd97, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd98, %rd97, %rd96;
st.shared.u8 [%rd98], %rs80;
clz.b32 %r239, %r43;
mov.u32 %r240, 31;
sub.s32 %r241, %r240, %r239;
mov.u32 %r242, 1;
shl.b32 %r243, %r242, %r241;
setp.eq.s32	%p124, %r43, %r243;
selp.u32	%r244, 1, 0, %p124;
shr.s32 %r279, %r243, %r244;
setp.lt.s32	%p125, %r279, 1;
@%p125 bra BB49_60;

BB49_55:
bar.sync 0;
add.s32 %r245, %r279, %r49;
setp.lt.u32	%p126, %r245, %r43;
setp.lt.u32	%p127, %r49, %r279;
and.pred %p128, %p127, %p126;
@!%p128 bra BB49_59;
bra.uni BB49_56;

BB49_56:
ld.shared.u8 %rs66, [%rd98];
setp.eq.s16	%p129, %rs66, 0;
mov.u16 %rs87, 0;
@%p129 bra BB49_58;

mul.lo.s32 %r251, %r279, %r58;
cvt.u64.u32	%rd102, %r251;
add.s64 %rd104, %rd102, %rd96;
add.s64 %rd106, %rd97, %rd104;
ld.shared.u8 %rs67, [%rd106];
setp.ne.s16	%p130, %rs67, 0;
selp.u16	%rs87, 1, 0, %p130;

BB49_58:
st.shared.u8 [%rd98], %rs87;

BB49_59:
shr.s32 %r279, %r279, 1;
setp.gt.s32	%p131, %r279, 0;
@%p131 bra BB49_55;

BB49_60:
setp.eq.s32	%p133, %r49, 0;
and.pred %p134, %p133, %p100;
@!%p134 bra BB49_62;
bra.uni BB49_61;

BB49_61:
ld.shared.u8 %rs68, [%rd98];
cvt.u64.u32	%rd113, %r16;
add.s64 %rd114, %rd17, %rd113;
st.u8 [%rd114], %rs68;
bra.uni BB49_62;

BB49_6:
mad.lo.s32 %r84, %r58, %r59, %r60;
setp.lt.u32	%p21, %r84, %r55;
mov.u32 %r85, %ctaid.y;
shl.b32 %r86, %r85, 8;
sub.s32 %r87, %r54, %r86;
mov.u32 %r88, 256;
min.u32 %r19, %r87, %r88;
mad.lo.s32 %r20, %r86, %r53, %r17;
min.u32 %r21, %r19, %r18;
setp.lt.u32	%p22, %r278, %r19;
and.pred %p23, %p21, %p22;
mov.u16 %rs85, %rs18;
@!%p23 bra BB49_15;
bra.uni BB49_7;

BB49_7:
mov.u32 %r274, %tid.y;
mov.u16 %rs86, %rs18;

BB49_8:
mad.lo.s32 %r24, %r18, 3, %r274;
setp.lt.u32	%p24, %r24, %r19;
add.s32 %r25, %r274, %r18;
shl.b32 %r90, %r18, 1;
add.s32 %r26, %r274, %r90;
mad.lo.s32 %r91, %r274, %r53, %r20;
cvt.u64.u32	%rd30, %r91;
add.s64 %rd10, %rd6, %rd30;
mad.lo.s32 %r92, %r25, %r53, %r20;
cvt.u64.u32	%rd31, %r92;
add.s64 %rd11, %rd6, %rd31;
mad.lo.s32 %r93, %r26, %r53, %r20;
cvt.u64.u32	%rd32, %r93;
add.s64 %rd12, %rd6, %rd32;
@%p24 bra BB49_13;
bra.uni BB49_9;

BB49_13:
and.b16 %rs26, %rs86, 255;
setp.ne.s16	%p36, %rs26, 0;
mad.lo.s32 %r94, %r24, %r53, %r20;
cvt.u64.u32	%rd33, %r94;
add.s64 %rd34, %rd6, %rd33;
ld.global.u8 %rs27, [%rd10];
setp.ne.s16	%p37, %rs27, 0;
and.pred %p38, %p37, %p36;
ld.global.u8 %rs28, [%rd11];
setp.ne.s16	%p39, %rs28, 0;
and.pred %p40, %p38, %p39;
ld.global.u8 %rs29, [%rd12];
setp.ne.s16	%p41, %rs29, 0;
and.pred %p42, %p40, %p41;
ld.global.u8 %rs30, [%rd34];
setp.ne.s16	%p43, %rs30, 0;
and.pred %p135, %p43, %p42;
bra.uni BB49_14;

BB49_9:
setp.lt.u32	%p25, %r26, %r19;
@%p25 bra BB49_12;
bra.uni BB49_10;

BB49_12:
and.b16 %rs22, %rs86, 255;
setp.ne.s16	%p30, %rs22, 0;
ld.global.u8 %rs23, [%rd10];
setp.ne.s16	%p31, %rs23, 0;
and.pred %p32, %p31, %p30;
ld.global.u8 %rs24, [%rd11];
setp.ne.s16	%p33, %rs24, 0;
and.pred %p34, %p32, %p33;
ld.global.u8 %rs25, [%rd12];
setp.ne.s16	%p35, %rs25, 0;
and.pred %p135, %p35, %p34;
bra.uni BB49_14;

BB49_10:
and.b16 %rs19, %rs86, 255;
setp.ne.s16	%p26, %rs19, 0;
ld.global.u8 %rs20, [%rd10];
setp.ne.s16	%p27, %rs20, 0;
and.pred %p135, %p27, %p26;
setp.ge.u32	%p28, %r25, %r19;
@%p28 bra BB49_14;

ld.global.u8 %rs21, [%rd11];
setp.ne.s16	%p29, %rs21, 0;
and.pred %p135, %p29, %p135;

BB49_14:
selp.u16	%rs86, 1, 0, %p135;
shl.b32 %r96, %r18, 2;
add.s32 %r274, %r274, %r96;
setp.lt.u32	%p44, %r274, %r19;
mov.u16 %rs75, %rs86;
mov.u16 %rs85, %rs75;
@%p44 bra BB49_8;

BB49_15:
mov.u16 %rs3, %rs85;
mov.u32 %r28, %tid.y;
mad.lo.s32 %r99, %r28, %r58, %r60;
cvt.u64.u32	%rd35, %r99;
mov.u64 %rd36, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd37, %rd36, %rd35;
st.shared.u8 [%rd37], %rs3;
clz.b32 %r100, %r21;
mov.u32 %r101, 31;
sub.s32 %r102, %r101, %r100;
mov.u32 %r103, 1;
shl.b32 %r104, %r103, %r102;
setp.eq.s32	%p45, %r21, %r104;
selp.u32	%r105, 1, 0, %p45;
shr.s32 %r275, %r104, %r105;
setp.lt.s32	%p46, %r275, 1;
@%p46 bra BB49_21;

BB49_16:
bar.sync 0;
add.s32 %r106, %r275, %r28;
setp.lt.u32	%p47, %r106, %r21;
setp.lt.u32	%p48, %r28, %r275;
and.pred %p49, %p48, %p47;
@!%p49 bra BB49_20;
bra.uni BB49_17;

BB49_17:
ld.shared.u8 %rs32, [%rd37];
setp.eq.s16	%p50, %rs32, 0;
mov.u16 %rs69, 0;
@%p50 bra BB49_19;

mul.lo.s32 %r112, %r275, %r58;
cvt.u64.u32	%rd41, %r112;
add.s64 %rd43, %rd41, %rd35;
add.s64 %rd45, %rd36, %rd43;
ld.shared.u8 %rs33, [%rd45];
setp.ne.s16	%p51, %rs33, 0;
selp.u16	%rs69, 1, 0, %p51;

BB49_19:
st.shared.u8 [%rd37], %rs69;

BB49_20:
shr.s32 %r275, %r275, 1;
setp.gt.s32	%p52, %r275, 0;
@%p52 bra BB49_16;

BB49_21:
setp.eq.s32	%p54, %r28, 0;
and.pred %p55, %p54, %p21;
@!%p55 bra BB49_23;
bra.uni BB49_22;

BB49_22:
mov.u32 %r125, %tid.y;
mad.lo.s32 %r128, %r125, %r58, %r60;
cvt.u64.u32	%rd49, %r128;
add.s64 %rd51, %rd36, %rd49;
ld.shared.u8 %rs34, [%rd51];
add.u64 %rd52, %SP, 1;
cvta.to.local.u64 %rd53, %rd52;
st.local.u8 [%rd53], %rs34;
ld.local.u8 %rs35, [%rd53];
add.u64 %rd54, %SP, 0;
cvta.to.local.u64 %rd55, %rd54;
st.local.u8 [%rd55], %rs35;
ld.local.u8 %rs36, [%rd55];
mad.lo.s32 %r132, %r85, %r55, %r84;
cvt.u64.u32	%rd56, %r132;
cvta.to.global.u64 %rd57, %rd21;
add.s64 %rd58, %rd57, %rd56;
st.volatile.global.u8 [%rd58], %rs36;

BB49_23:
membar.gl;
bar.sync 0;
or.b32 %r135, %r28, %r60;
setp.ne.s32	%p56, %r135, 0;
@%p56 bra BB49_25;

cvta.to.global.u64 %rd59, %rd22;
mul.wide.u32 %rd60, %r59, 4;
add.s64 %rd61, %rd59, %rd60;
atom.global.add.u32 %r137, [%rd61], 1;
add.s32 %r139, %r80, -1;
setp.eq.s32	%p57, %r137, %r139;
selp.u32	%r140, 1, 0, %p57;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r140;

BB49_25:
bar.sync 0;
ld.shared.u32 %r141, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p58, %r141, 0;
@%p58 bra BB49_62;

setp.ge.u32	%p59, %r28, %r80;
mov.u16 %rs84, %rs18;
@%p59 bra BB49_28;

mov.u32 %r144, %tid.y;
mad.lo.s32 %r149, %r144, %r55, %r84;
cvt.u64.u32	%rd62, %r149;
cvta.to.global.u64 %rd63, %rd21;
add.s64 %rd64, %rd63, %rd62;
ld.volatile.global.u8 %rs84, [%rd64];

BB49_28:
mov.u16 %rs82, %rs84;
setp.lt.u32	%p61, %r80, %r18;
sub.s32 %r156, %r80, %r18;
selp.b32	%r157, 0, %r156, %p61;
ld.local.u64 %rd13, [%rd3];
min.u32 %r32, %r80, %r18;
setp.lt.u32	%p62, %r28, %r157;
and.pred %p63, %p21, %p62;
@!%p63 bra BB49_37;
bra.uni BB49_29;

BB49_29:
mov.u32 %r276, %r28;
mov.u16 %rs83, %rs82;

BB49_30:
mov.u32 %r34, %r276;
mad.lo.s32 %r35, %r18, 3, %r34;
setp.lt.u32	%p65, %r35, %r157;
add.s32 %r36, %r34, %r18;
shl.b32 %r163, %r18, 1;
add.s32 %r37, %r34, %r163;
mad.lo.s32 %r168, %r18, %r55, %r84;
mad.lo.s32 %r169, %r34, %r55, %r168;
cvt.u64.u32	%rd65, %r169;
cvta.to.global.u64 %rd66, %rd21;
add.s64 %rd14, %rd66, %rd65;
mad.lo.s32 %r170, %r36, %r55, %r168;
cvt.u64.u32	%rd67, %r170;
add.s64 %rd15, %rd66, %rd67;
mad.lo.s32 %r171, %r37, %r55, %r168;
cvt.u64.u32	%rd68, %r171;
add.s64 %rd16, %rd66, %rd68;
@%p65 bra BB49_35;
bra.uni BB49_31;

BB49_35:
and.b16 %rs44, %rs83, 255;
setp.ne.s16	%p79, %rs44, 0;
mad.lo.s32 %r186, %r35, %r55, %r168;
cvt.u64.u32	%rd69, %r186;
add.s64 %rd71, %rd66, %rd69;
ld.volatile.global.u8 %rs45, [%rd14];
setp.ne.s16	%p80, %rs45, 0;
and.pred %p81, %p80, %p79;
ld.volatile.global.u8 %rs46, [%rd15];
setp.ne.s16	%p82, %rs46, 0;
and.pred %p83, %p81, %p82;
ld.volatile.global.u8 %rs47, [%rd16];
setp.ne.s16	%p84, %rs47, 0;
and.pred %p85, %p83, %p84;
ld.volatile.global.u8 %rs48, [%rd71];
setp.ne.s16	%p86, %rs48, 0;
and.pred %p136, %p86, %p85;
bra.uni BB49_36;

BB49_31:
setp.lt.u32	%p67, %r37, %r157;
@%p67 bra BB49_34;
bra.uni BB49_32;

BB49_34:
and.b16 %rs40, %rs83, 255;
setp.ne.s16	%p73, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd14];
setp.ne.s16	%p74, %rs41, 0;
and.pred %p75, %p74, %p73;
ld.volatile.global.u8 %rs42, [%rd15];
setp.ne.s16	%p76, %rs42, 0;
and.pred %p77, %p75, %p76;
ld.volatile.global.u8 %rs43, [%rd16];
setp.ne.s16	%p78, %rs43, 0;
and.pred %p136, %p78, %p77;
bra.uni BB49_36;

BB49_32:
and.b16 %rs37, %rs83, 255;
setp.ne.s16	%p68, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd14];
setp.ne.s16	%p70, %rs38, 0;
and.pred %p136, %p70, %p68;
setp.ge.u32	%p71, %r36, %r157;
@%p71 bra BB49_36;

ld.volatile.global.u8 %rs39, [%rd15];
setp.ne.s16	%p72, %rs39, 0;
and.pred %p136, %p72, %p136;

BB49_36:
selp.u16	%rs83, 1, 0, %p136;
shl.b32 %r188, %r18, 2;
add.s32 %r38, %r34, %r188;
setp.lt.u32	%p88, %r38, %r157;
mov.u32 %r276, %r38;
mov.u16 %rs82, %rs83;
@%p88 bra BB49_30;

BB49_37:
st.shared.u8 [%rd37], %rs82;
clz.b32 %r195, %r32;
sub.s32 %r197, %r101, %r195;
shl.b32 %r199, %r103, %r197;
setp.eq.s32	%p89, %r32, %r199;
selp.u32	%r200, 1, 0, %p89;
shr.s32 %r277, %r199, %r200;
setp.lt.s32	%p90, %r277, 1;
@%p90 bra BB49_43;

BB49_38:
bar.sync 0;
add.s32 %r201, %r277, %r28;
setp.lt.u32	%p91, %r201, %r32;
setp.lt.u32	%p92, %r28, %r277;
and.pred %p93, %p92, %p91;
@!%p93 bra BB49_42;
bra.uni BB49_39;

BB49_39:
ld.shared.u8 %rs50, [%rd37];
setp.eq.s16	%p94, %rs50, 0;
mov.u16 %rs70, 0;
@%p94 bra BB49_41;

mul.lo.s32 %r207, %r277, %r58;
cvt.u64.u32	%rd78, %r207;
add.s64 %rd80, %rd78, %rd35;
add.s64 %rd82, %rd36, %rd80;
ld.shared.u8 %rs51, [%rd82];
setp.ne.s16	%p95, %rs51, 0;
selp.u16	%rs70, 1, 0, %p95;

BB49_41:
st.shared.u8 [%rd37], %rs70;

BB49_42:
shr.s32 %r277, %r277, 1;
setp.gt.s32	%p96, %r277, 0;
@%p96 bra BB49_38;

BB49_43:
@!%p55 bra BB49_62;
bra.uni BB49_44;

BB49_44:
ld.shared.u8 %rs52, [%rd37];
cvt.u64.u32	%rd89, %r16;
add.s64 %rd90, %rd13, %rd89;
st.u8 [%rd90], %rs52;

BB49_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot50[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b16 %rs<139>;
.reg .b32 %r<92>;
.reg .b64 %rd<51>;


mov.u64 %rd50, __local_depot50;
cvta.local.u64 %SP, %rd50;
ld.param.u32 %r39, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r40, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd4, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r69, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd20, %r69, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p2, %r69, 27;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r70, 0;
@%p1 bra BB50_4;

BB50_3:
mul.wide.s32 %rd24, %r70, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p4, %r70, 27;
@%p4 bra BB50_3;

BB50_4:
mov.u32 %r43, %nctaid.y;
mov.u32 %r44, %ctaid.z;
mov.u32 %r45, %ctaid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
mov.u32 %r47, %nctaid.x;
mov.u32 %r48, %ctaid.x;
mad.lo.s32 %r5, %r46, %r47, %r48;
setp.ge.u32	%p5, %r5, %r40;
@%p5 bra BB50_66;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r71, %r6, -1;
mov.u32 %r49, 0;
setp.lt.s32	%p6, %r71, 1;
mov.u32 %r80, %r5;
mov.u32 %r87, %r49;
@%p6 bra BB50_8;

mul.wide.s32 %rd28, %r6, 4;
add.s64 %rd47, %rd2, %rd28;
mov.u32 %r88, 0;
mov.u32 %r81, %r5;

BB50_7:
ld.local.u32 %r51, [%rd47+4];
rem.u32 %r52, %r81, %r51;
ld.local.u32 %r53, [%rd47+104];
mad.lo.s32 %r88, %r53, %r52, %r88;
div.u32 %r81, %r81, %r51;
add.s64 %rd47, %rd47, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p7, %r71, 0;
mov.u32 %r76, %r81;
mov.u32 %r80, %r76;
mov.u32 %r82, %r88;
mov.u32 %r87, %r82;
@%p7 bra BB50_7;

BB50_8:
mov.u32 %r15, %r87;
mov.u32 %r14, %r80;
ld.local.u32 %r55, [%rd2+108];
mad.lo.s32 %r16, %r55, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r72, %r17, -1;
setp.lt.s32	%p8, %r72, 1;
mov.u32 %r78, %r5;
mov.u32 %r85, %r49;
@%p8 bra BB50_11;

mul.wide.s32 %rd29, %r17, 4;
add.s64 %rd48, %rd3, %rd29;
mov.u32 %r86, 0;
mov.u32 %r79, %r5;

BB50_10:
ld.local.u32 %r57, [%rd48+4];
rem.u32 %r58, %r79, %r57;
ld.local.u32 %r59, [%rd48+104];
mad.lo.s32 %r86, %r59, %r58, %r86;
div.u32 %r79, %r79, %r57;
add.s64 %rd48, %rd48, -4;
add.s32 %r72, %r72, -1;
setp.gt.s32	%p9, %r72, 0;
mov.u32 %r78, %r79;
mov.u32 %r85, %r86;
@%p9 bra BB50_10;

BB50_11:
ld.local.u32 %r60, [%rd3+108];
mad.lo.s32 %r27, %r60, %r78, %r85;
mov.u32 %r28, %tid.x;
mov.u32 %r29, %ntid.x;
setp.ge.u32	%p10, %r28, %r39;
mov.u16 %rs137, %rs15;
@%p10 bra BB50_14;

ld.local.u64 %rd30, [%rd3];
cvta.to.global.u64 %rd14, %rd30;
mov.u32 %r89, %r28;
mov.u16 %rs138, %rs15;

BB50_13:
mov.u32 %r30, %r89;
add.s32 %r61, %r27, %r30;
cvt.u64.u32	%rd31, %r61;
add.s64 %rd32, %rd14, %rd31;
ld.global.u8 %rs16, [%rd32];
setp.ne.s16	%p11, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p12, %rs17, 0;
and.pred %p13, %p11, %p12;
selp.u16	%rs138, 1, 0, %p13;
add.s32 %r31, %r29, %r30;
setp.lt.u32	%p14, %r31, %r39;
mov.u32 %r89, %r31;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p14 bra BB50_13;

BB50_14:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p15, %r29, 0;
mov.u16 %rs130, %rs15;
@%p15 bra BB50_64;

cvt.u64.u32	%rd33, %r28;
mov.u64 %rd34, smemChar;
add.s64 %rd15, %rd34, %rd33;
setp.ge.u32	%p16, %r28, %r29;
@%p16 bra BB50_17;

st.shared.u8 [%rd15], %rs3;

BB50_17:
bar.sync 0;
mov.u32 %r32, WARP_SZ;
min.u32 %r33, %r29, %r32;
setp.ge.u32	%p17, %r32, %r29;
mov.u16 %rs133, %rs3;
@%p17 bra BB50_25;

mov.u32 %r62, %tid.x;
div.u32 %r63, %r62, %r32;
setp.ne.s32	%p18, %r63, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p18 bra BB50_25;

setp.lt.u32	%p19, %r62, %r29;
selp.b16	%rs134, %rs3, %rs15, %p19;
add.s32 %r90, %r32, %r62;
setp.ge.u32	%p20, %r90, %r29;
@%p20 bra BB50_24;

mov.u16 %rs135, %rs134;

BB50_21:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p21, %rs19, 0;
mov.u16 %rs136, 0;
@%p21 bra BB50_23;

cvt.u64.u32	%rd35, %r90;
add.s64 %rd37, %rd34, %rd35;
ld.shared.u8 %rs20, [%rd37];
setp.ne.s16	%p22, %rs20, 0;
selp.u16	%rs136, 1, 0, %p22;

BB50_23:
mov.u16 %rs135, %rs136;
add.s32 %r90, %r90, %r32;
setp.lt.u32	%p23, %r90, %r29;
mov.u16 %rs134, %rs135;
@%p23 bra BB50_21;

BB50_24:
mov.u16 %rs133, %rs134;
cvt.u64.u32	%rd38, %r62;
add.s64 %rd40, %rd34, %rd38;
st.shared.u8 [%rd40], %rs133;

BB50_25:
mov.u16 %rs9, %rs133;
bar.sync 0;
mov.u32 %r66, %tid.x;
setp.ne.s32	%p24, %r66, 0;
mov.u16 %rs130, %rs9;
@%p24 bra BB50_64;

setp.eq.s32	%p25, %r33, 32;
@%p25 bra BB50_32;
bra.uni BB50_27;

BB50_32:
setp.eq.s16	%p30, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p30 bra BB50_64;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p31, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p31 bra BB50_64;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p32, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p32 bra BB50_64;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p33, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p33 bra BB50_64;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p34, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p34 bra BB50_64;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p35, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p35 bra BB50_64;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p36, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p36 bra BB50_64;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p37, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p37 bra BB50_64;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p38, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p38 bra BB50_64;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p39, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p39 bra BB50_64;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p40, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p40 bra BB50_64;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p41, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p41 bra BB50_64;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p42, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p42 bra BB50_64;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p43, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p43 bra BB50_64;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p44, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p44 bra BB50_64;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p45, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p45 bra BB50_64;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p46, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p46 bra BB50_64;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p47, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p47 bra BB50_64;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p48, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p48 bra BB50_64;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p49, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p49 bra BB50_64;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p50, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p50 bra BB50_64;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p51, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p51 bra BB50_64;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p52, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p52 bra BB50_64;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p53, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p53 bra BB50_64;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p54, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p54 bra BB50_64;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p55, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p55 bra BB50_64;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p56, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p56 bra BB50_64;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p57, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p57 bra BB50_64;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p58, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p58 bra BB50_64;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p59, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p59 bra BB50_64;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p60, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p60 bra BB50_64;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p61, %rs85, 0;
selp.u16	%rs130, 1, 0, %p61;
bra.uni BB50_64;

BB50_27:
add.s64 %rd49, %rd34, 1;
mov.u32 %r91, 1;
setp.lt.u32	%p26, %r33, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p26 bra BB50_64;

mov.u16 %rs131, %rs9;

BB50_29:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p27, %rs22, 0;
mov.u16 %rs132, 0;
@%p27 bra BB50_31;

ld.shared.u8 %rs23, [%rd49];
setp.ne.s16	%p28, %rs23, 0;
selp.u16	%rs132, 1, 0, %p28;

BB50_31:
mov.u16 %rs131, %rs132;
add.s64 %rd49, %rd49, 1;
add.s32 %r91, %r91, 1;
setp.lt.u32	%p29, %r91, %r33;
mov.u16 %rs130, %rs131;
@%p29 bra BB50_29;

BB50_64:
mov.u32 %r68, %tid.x;
setp.ne.s32	%p62, %r68, 0;
@%p62 bra BB50_66;

ld.local.u64 %rd43, [%rd2];
cvta.to.global.u64 %rd44, %rd43;
cvt.u64.u32	%rd45, %r16;
add.s64 %rd46, %rd44, %rd45;
st.global.u8 [%rd46], %rs130;

BB50_66:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot51[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<8>;
.reg .b32 %r<81>;
.reg .b64 %rd<37>;


mov.u64 %rd36, __local_depot51;
cvta.local.u64 %SP, %rd36;
ld.param.u32 %r32, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r33, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r34, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd15, %SP, 216;
cvta.to.local.u64 %rd2, %rd15;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd3, %rd16;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB51_2;

BB51_1:
mul.wide.s32 %rd17, %r59, 8;
add.s64 %rd18, %rd4, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB51_1;

BB51_2:
mov.u32 %r60, 0;
@%p1 bra BB51_4;

BB51_3:
mul.wide.s32 %rd21, %r60, 8;
add.s64 %rd22, %rd1, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd3, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p4, %r60, 27;
@%p4 bra BB51_3;

BB51_4:
mov.u32 %r37, %nctaid.y;
mov.u32 %r38, %ctaid.z;
mov.u32 %r39, %ctaid.y;
mad.lo.s32 %r40, %r37, %r38, %r39;
mov.u32 %r41, %nctaid.x;
mov.u32 %r42, %ctaid.x;
mad.lo.s32 %r43, %r40, %r41, %r42;
shl.b32 %r44, %r43, 9;
mov.u32 %r45, %tid.x;
add.s32 %r5, %r44, %r45;
setp.ge.u32	%p5, %r5, %r34;
@%p5 bra BB51_15;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r61, %r6, -1;
mov.u32 %r46, 0;
setp.lt.s32	%p6, %r61, 1;
mov.u32 %r70, %r5;
mov.u32 %r77, %r46;
@%p6 bra BB51_8;

mul.wide.s32 %rd25, %r6, 4;
add.s64 %rd34, %rd2, %rd25;
mov.u32 %r78, 0;
mov.u32 %r71, %r5;

BB51_7:
ld.local.u32 %r48, [%rd34+4];
rem.u32 %r49, %r71, %r48;
ld.local.u32 %r50, [%rd34+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r71, %r71, %r48;
add.s64 %rd34, %rd34, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p7, %r61, 0;
mov.u32 %r66, %r71;
mov.u32 %r70, %r66;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB51_7;

BB51_8:
mov.u32 %r15, %r77;
mov.u32 %r14, %r70;
ld.local.u32 %r52, [%rd2+108];
mad.lo.s32 %r16, %r52, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r62, %r17, -1;
setp.lt.s32	%p8, %r62, 1;
mov.u32 %r68, %r5;
mov.u32 %r75, %r46;
@%p8 bra BB51_11;

mul.wide.s32 %rd26, %r17, 4;
add.s64 %rd35, %rd3, %rd26;
mov.u32 %r76, 0;
mov.u32 %r69, %r5;

BB51_10:
ld.local.u32 %r54, [%rd35+4];
rem.u32 %r55, %r69, %r54;
ld.local.u32 %r56, [%rd35+104];
mad.lo.s32 %r76, %r56, %r55, %r76;
div.u32 %r69, %r69, %r54;
add.s64 %rd35, %rd35, -4;
add.s32 %r62, %r62, -1;
setp.gt.s32	%p9, %r62, 0;
mov.u32 %r68, %r69;
mov.u32 %r75, %r76;
@%p9 bra BB51_10;

BB51_11:
ld.local.u32 %r57, [%rd3+108];
mad.lo.s32 %r80, %r57, %r68, %r75;
setp.eq.s32	%p10, %r33, 0;
@%p10 bra BB51_14;

ld.local.u64 %rd27, [%rd3];
cvta.to.global.u64 %rd14, %rd27;
mov.u32 %r79, 0;

BB51_13:
cvt.u64.u32	%rd28, %r80;
add.s64 %rd29, %rd14, %rd28;
ld.global.u8 %rs5, [%rd29];
setp.ne.s16	%p11, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p12, %rs6, 0;
and.pred %p13, %p11, %p12;
selp.u16	%rs7, 1, 0, %p13;
add.s32 %r80, %r80, %r32;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p14, %r79, %r33;
@%p14 bra BB51_13;

BB51_14:
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
cvt.u64.u32	%rd32, %r16;
add.s64 %rd33, %rd31, %rd32;
st.global.u8 [%rd33], %rs7;

BB51_15:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot52[440];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<142>;
.reg .b16 %rs<88>;
.reg .b32 %r<298>;
.reg .b64 %rd<138>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd137, __local_depot52;
cvta.local.u64 %SP, %rd137;
ld.param.u32 %r64, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r65, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r66, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd26, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd27, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd28, %SP, 8;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 224;
cvta.to.local.u64 %rd4, %rd29;
mov.u32 %r272, 0;
mov.pred %p16, 0;
@%p16 bra BB52_2;

BB52_1:
mul.wide.s32 %rd30, %r272, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r272, %r272, 1;
setp.lt.u32	%p17, %r272, 27;
@%p17 bra BB52_1;

BB52_2:
mov.u32 %r273, 0;
@%p16 bra BB52_4;

BB52_3:
mul.wide.s32 %rd34, %r273, 8;
add.s64 %rd35, %rd2, %rd34;
ld.param.u64 %rd36, [%rd35];
add.s64 %rd37, %rd4, %rd34;
st.local.u64 [%rd37], %rd36;
add.s32 %r273, %r273, 1;
setp.lt.u32	%p19, %r273, 27;
@%p19 bra BB52_3;

BB52_4:
mov.u32 %r70, %ntid.x;
mov.u32 %r71, %ctaid.x;
mov.u32 %r72, %tid.x;
mad.lo.s32 %r5, %r70, %r71, %r72;
mov.u32 %r296, %tid.y;
ld.param.u32 %r7, [%rd1+208];
add.s32 %r274, %r7, -1;
mov.u32 %r69, 0;
setp.lt.s32	%p20, %r274, 1;
mov.u32 %r283, %r5;
mov.u32 %r290, %r69;
@%p20 bra BB52_7;

mul.wide.s32 %rd38, %r7, 4;
add.s64 %rd135, %rd3, %rd38;
mov.u32 %r291, 0;
mov.u32 %r284, %r5;

BB52_6:
ld.local.u32 %r74, [%rd135+4];
rem.u32 %r75, %r284, %r74;
ld.local.u32 %r76, [%rd135+104];
mad.lo.s32 %r291, %r76, %r75, %r291;
div.u32 %r284, %r284, %r74;
add.s64 %rd135, %rd135, -4;
add.s32 %r274, %r274, -1;
setp.gt.s32	%p21, %r274, 0;
mov.u32 %r279, %r284;
mov.u32 %r283, %r279;
mov.u32 %r285, %r291;
mov.u32 %r290, %r285;
@%p21 bra BB52_6;

BB52_7:
mov.u32 %r16, %r290;
mov.u32 %r15, %r283;
ld.local.u32 %r78, [%rd3+108];
mad.lo.s32 %r17, %r78, %r15, %r16;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r275, %r18, -1;
setp.lt.s32	%p22, %r275, 1;
mov.u32 %r281, %r5;
mov.u32 %r288, %r69;
@%p22 bra BB52_10;

mul.wide.s32 %rd39, %r18, 4;
add.s64 %rd136, %rd4, %rd39;
mov.u32 %r289, 0;
mov.u32 %r282, %r5;

BB52_9:
ld.local.u32 %r80, [%rd136+4];
rem.u32 %r81, %r282, %r80;
ld.local.u32 %r82, [%rd136+104];
mad.lo.s32 %r289, %r82, %r81, %r289;
div.u32 %r282, %r282, %r80;
add.s64 %rd136, %rd136, -4;
add.s32 %r275, %r275, -1;
setp.gt.s32	%p23, %r275, 0;
mov.u32 %r281, %r282;
mov.u32 %r288, %r289;
@%p23 bra BB52_9;

BB52_10:
ld.local.u32 %r83, [%rd4+108];
mad.lo.s32 %r28, %r83, %r281, %r288;
mov.u32 %r84, %nctaid.y;
setp.eq.s32	%p24, %r84, 1;
mov.u32 %r29, %ntid.y;
@%p24 bra BB52_50;
bra.uni BB52_11;

BB52_50:
setp.lt.u32	%p104, %r5, %r66;
ld.local.u64 %rd22, [%rd3];
ld.local.u64 %rd23, [%rd4];
min.u32 %r54, %r65, %r29;
setp.lt.u32	%p105, %r296, %r65;
and.pred %p106, %p104, %p105;
mov.u16 %rs80, %rs18;
@!%p106 bra BB52_59;
bra.uni BB52_51;

BB52_51:
mov.u16 %rs81, %rs18;

BB52_52:
mad.lo.s32 %r56, %r29, 3, %r296;
setp.lt.u32	%p107, %r56, %r65;
add.s32 %r57, %r296, %r29;
shl.b32 %r231, %r29, 1;
add.s32 %r58, %r296, %r231;
mad.lo.s32 %r232, %r57, %r64, %r28;
cvt.u64.u32	%rd106, %r232;
add.s64 %rd24, %rd23, %rd106;
mad.lo.s32 %r233, %r58, %r64, %r28;
cvt.u64.u32	%rd107, %r233;
add.s64 %rd25, %rd23, %rd107;
@%p107 bra BB52_57;
bra.uni BB52_53;

BB52_57:
and.b16 %rs60, %rs81, 255;
setp.ne.s16	%p119, %rs60, 0;
mad.lo.s32 %r236, %r296, %r64, %r28;
cvt.u64.u32	%rd112, %r236;
add.s64 %rd113, %rd23, %rd112;
mad.lo.s32 %r237, %r56, %r64, %r28;
cvt.u64.u32	%rd114, %r237;
add.s64 %rd115, %rd23, %rd114;
ld.u8 %rs61, [%rd113];
setp.ne.s16	%p120, %rs61, 0;
and.pred %p121, %p120, %p119;
ld.u8 %rs62, [%rd24];
setp.ne.s16	%p122, %rs62, 0;
and.pred %p123, %p121, %p122;
ld.u8 %rs63, [%rd25];
setp.ne.s16	%p124, %rs63, 0;
and.pred %p125, %p123, %p124;
ld.u8 %rs64, [%rd115];
setp.ne.s16	%p126, %rs64, 0;
and.pred %p141, %p126, %p125;
bra.uni BB52_58;

BB52_53:
setp.lt.u32	%p108, %r58, %r65;
@%p108 bra BB52_56;
bra.uni BB52_54;

BB52_56:
and.b16 %rs56, %rs81, 255;
setp.ne.s16	%p113, %rs56, 0;
mad.lo.s32 %r235, %r296, %r64, %r28;
cvt.u64.u32	%rd110, %r235;
add.s64 %rd111, %rd23, %rd110;
ld.u8 %rs57, [%rd111];
setp.ne.s16	%p114, %rs57, 0;
and.pred %p115, %p114, %p113;
ld.u8 %rs58, [%rd24];
setp.ne.s16	%p116, %rs58, 0;
and.pred %p117, %p115, %p116;
ld.u8 %rs59, [%rd25];
setp.ne.s16	%p118, %rs59, 0;
and.pred %p141, %p118, %p117;
bra.uni BB52_58;

BB52_54:
and.b16 %rs53, %rs81, 255;
setp.ne.s16	%p109, %rs53, 0;
mad.lo.s32 %r234, %r296, %r64, %r28;
cvt.u64.u32	%rd108, %r234;
add.s64 %rd109, %rd23, %rd108;
ld.u8 %rs54, [%rd109];
setp.ne.s16	%p110, %rs54, 0;
and.pred %p141, %p110, %p109;
setp.ge.u32	%p111, %r57, %r65;
@%p111 bra BB52_58;

ld.u8 %rs55, [%rd24];
setp.ne.s16	%p112, %rs55, 0;
and.pred %p141, %p112, %p141;

BB52_58:
selp.u16	%rs81, 1, 0, %p141;
shl.b32 %r239, %r29, 2;
add.s32 %r296, %r296, %r239;
setp.lt.u32	%p127, %r296, %r65;
mov.u16 %rs80, %rs81;
@%p127 bra BB52_52;

BB52_59:
mov.u32 %r60, %tid.y;
mad.lo.s32 %r242, %r60, %r70, %r72;
cvt.u64.u32	%rd116, %r242;
mov.u64 %rd117, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd118, %rd117, %rd116;
st.shared.u8 [%rd118], %rs80;
clz.b32 %r243, %r54;
mov.u32 %r244, 31;
sub.s32 %r245, %r244, %r243;
mov.u32 %r246, 1;
shl.b32 %r247, %r246, %r245;
setp.eq.s32	%p128, %r54, %r247;
selp.u32	%r248, 1, 0, %p128;
shr.s32 %r297, %r247, %r248;
setp.lt.s32	%p129, %r297, 1;
@%p129 bra BB52_65;

BB52_60:
bar.sync 0;
add.s32 %r249, %r297, %r60;
setp.lt.u32	%p130, %r249, %r54;
setp.lt.u32	%p131, %r60, %r297;
and.pred %p132, %p131, %p130;
@!%p132 bra BB52_64;
bra.uni BB52_61;

BB52_61:
ld.shared.u8 %rs66, [%rd118];
setp.eq.s16	%p133, %rs66, 0;
mov.u16 %rs87, 0;
@%p133 bra BB52_63;

mul.lo.s32 %r255, %r297, %r70;
cvt.u64.u32	%rd122, %r255;
add.s64 %rd124, %rd122, %rd116;
add.s64 %rd126, %rd117, %rd124;
ld.shared.u8 %rs67, [%rd126];
setp.ne.s16	%p134, %rs67, 0;
selp.u16	%rs87, 1, 0, %p134;

BB52_63:
st.shared.u8 [%rd118], %rs87;

BB52_64:
shr.s32 %r297, %r297, 1;
setp.gt.s32	%p135, %r297, 0;
@%p135 bra BB52_60;

BB52_65:
mad.lo.s32 %r266, %r70, %r71, %r72;
setp.lt.u32	%p136, %r266, %r66;
setp.eq.s32	%p137, %r60, 0;
and.pred %p138, %p137, %p136;
@!%p138 bra BB52_67;
bra.uni BB52_66;

BB52_66:
ld.shared.u8 %rs68, [%rd118];
cvt.u64.u32	%rd133, %r17;
add.s64 %rd134, %rd22, %rd133;
st.u8 [%rd134], %rs68;
bra.uni BB52_67;

BB52_11:
mad.lo.s32 %r88, %r70, %r71, %r72;
setp.lt.u32	%p25, %r88, %r66;
mov.u32 %r89, %ctaid.y;
shl.b32 %r90, %r89, 8;
sub.s32 %r91, %r65, %r90;
mov.u32 %r92, 256;
min.u32 %r30, %r91, %r92;
ld.local.u64 %rd15, [%rd4];
mad.lo.s32 %r31, %r90, %r64, %r28;
min.u32 %r32, %r30, %r29;
setp.lt.u32	%p26, %r296, %r30;
and.pred %p27, %p25, %p26;
mov.u16 %rs85, %rs18;
@!%p27 bra BB52_20;
bra.uni BB52_12;

BB52_12:
mov.u32 %r292, %tid.y;
mov.u16 %rs86, %rs18;

BB52_13:
mad.lo.s32 %r35, %r29, 3, %r292;
setp.lt.u32	%p28, %r35, %r30;
add.s32 %r36, %r292, %r29;
shl.b32 %r94, %r29, 1;
add.s32 %r37, %r292, %r94;
mad.lo.s32 %r95, %r36, %r64, %r31;
cvt.u64.u32	%rd40, %r95;
add.s64 %rd16, %rd15, %rd40;
mad.lo.s32 %r96, %r37, %r64, %r31;
cvt.u64.u32	%rd41, %r96;
add.s64 %rd17, %rd15, %rd41;
@%p28 bra BB52_18;
bra.uni BB52_14;

BB52_18:
and.b16 %rs26, %rs86, 255;
setp.ne.s16	%p40, %rs26, 0;
mad.lo.s32 %r99, %r292, %r64, %r31;
cvt.u64.u32	%rd46, %r99;
add.s64 %rd47, %rd15, %rd46;
mad.lo.s32 %r100, %r35, %r64, %r31;
cvt.u64.u32	%rd48, %r100;
add.s64 %rd49, %rd15, %rd48;
ld.u8 %rs27, [%rd47];
setp.ne.s16	%p41, %rs27, 0;
and.pred %p42, %p41, %p40;
ld.u8 %rs28, [%rd16];
setp.ne.s16	%p43, %rs28, 0;
and.pred %p44, %p42, %p43;
ld.u8 %rs29, [%rd17];
setp.ne.s16	%p45, %rs29, 0;
and.pred %p46, %p44, %p45;
ld.u8 %rs30, [%rd49];
setp.ne.s16	%p47, %rs30, 0;
and.pred %p139, %p47, %p46;
bra.uni BB52_19;

BB52_14:
setp.lt.u32	%p29, %r37, %r30;
@%p29 bra BB52_17;
bra.uni BB52_15;

BB52_17:
and.b16 %rs22, %rs86, 255;
setp.ne.s16	%p34, %rs22, 0;
mad.lo.s32 %r98, %r292, %r64, %r31;
cvt.u64.u32	%rd44, %r98;
add.s64 %rd45, %rd15, %rd44;
ld.u8 %rs23, [%rd45];
setp.ne.s16	%p35, %rs23, 0;
and.pred %p36, %p35, %p34;
ld.u8 %rs24, [%rd16];
setp.ne.s16	%p37, %rs24, 0;
and.pred %p38, %p36, %p37;
ld.u8 %rs25, [%rd17];
setp.ne.s16	%p39, %rs25, 0;
and.pred %p139, %p39, %p38;
bra.uni BB52_19;

BB52_15:
and.b16 %rs19, %rs86, 255;
setp.ne.s16	%p30, %rs19, 0;
mad.lo.s32 %r97, %r292, %r64, %r31;
cvt.u64.u32	%rd42, %r97;
add.s64 %rd43, %rd15, %rd42;
ld.u8 %rs20, [%rd43];
setp.ne.s16	%p31, %rs20, 0;
and.pred %p139, %p31, %p30;
setp.ge.u32	%p32, %r36, %r30;
@%p32 bra BB52_19;

ld.u8 %rs21, [%rd16];
setp.ne.s16	%p33, %rs21, 0;
and.pred %p139, %p33, %p139;

BB52_19:
selp.u16	%rs86, 1, 0, %p139;
shl.b32 %r102, %r29, 2;
add.s32 %r292, %r292, %r102;
setp.lt.u32	%p48, %r292, %r30;
mov.u16 %rs75, %rs86;
mov.u16 %rs85, %rs75;
@%p48 bra BB52_13;

BB52_20:
mov.u16 %rs3, %rs85;
mov.u32 %r39, %tid.y;
mad.lo.s32 %r105, %r39, %r70, %r72;
cvt.u64.u32	%rd50, %r105;
mov.u64 %rd51, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd52, %rd51, %rd50;
st.shared.u8 [%rd52], %rs3;
clz.b32 %r106, %r32;
mov.u32 %r107, 31;
sub.s32 %r108, %r107, %r106;
mov.u32 %r109, 1;
shl.b32 %r110, %r109, %r108;
setp.eq.s32	%p49, %r32, %r110;
selp.u32	%r111, 1, 0, %p49;
shr.s32 %r293, %r110, %r111;
setp.lt.s32	%p50, %r293, 1;
@%p50 bra BB52_26;

BB52_21:
bar.sync 0;
add.s32 %r112, %r293, %r39;
setp.lt.u32	%p51, %r112, %r32;
setp.lt.u32	%p52, %r39, %r293;
and.pred %p53, %p52, %p51;
@!%p53 bra BB52_25;
bra.uni BB52_22;

BB52_22:
ld.shared.u8 %rs32, [%rd52];
setp.eq.s16	%p54, %rs32, 0;
mov.u16 %rs69, 0;
@%p54 bra BB52_24;

mul.lo.s32 %r118, %r293, %r70;
cvt.u64.u32	%rd56, %r118;
add.s64 %rd58, %rd56, %rd50;
add.s64 %rd60, %rd51, %rd58;
ld.shared.u8 %rs33, [%rd60];
setp.ne.s16	%p55, %rs33, 0;
selp.u16	%rs69, 1, 0, %p55;

BB52_24:
st.shared.u8 [%rd52], %rs69;

BB52_25:
shr.s32 %r293, %r293, 1;
setp.gt.s32	%p56, %r293, 0;
@%p56 bra BB52_21;

BB52_26:
setp.eq.s32	%p58, %r39, 0;
and.pred %p59, %p58, %p25;
@!%p59 bra BB52_28;
bra.uni BB52_27;

BB52_27:
mov.u32 %r131, %tid.y;
mad.lo.s32 %r134, %r131, %r70, %r72;
cvt.u64.u32	%rd64, %r134;
add.s64 %rd66, %rd51, %rd64;
ld.shared.u8 %rs34, [%rd66];
add.u64 %rd67, %SP, 1;
cvta.to.local.u64 %rd68, %rd67;
st.local.u8 [%rd68], %rs34;
ld.local.u8 %rs35, [%rd68];
add.u64 %rd69, %SP, 0;
cvta.to.local.u64 %rd70, %rd69;
st.local.u8 [%rd70], %rs35;
ld.local.u8 %rs36, [%rd70];
mad.lo.s32 %r138, %r89, %r66, %r88;
cvt.u64.u32	%rd71, %r138;
cvta.to.global.u64 %rd72, %rd26;
add.s64 %rd73, %rd72, %rd71;
st.volatile.global.u8 [%rd73], %rs36;

BB52_28:
membar.gl;
bar.sync 0;
or.b32 %r141, %r39, %r72;
setp.ne.s32	%p60, %r141, 0;
@%p60 bra BB52_30;

cvta.to.global.u64 %rd74, %rd27;
mul.wide.u32 %rd75, %r71, 4;
add.s64 %rd76, %rd74, %rd75;
atom.global.add.u32 %r143, [%rd76], 1;
add.s32 %r145, %r84, -1;
setp.eq.s32	%p61, %r143, %r145;
selp.u32	%r146, 1, 0, %p61;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r146;

BB52_30:
bar.sync 0;
ld.shared.u32 %r147, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p62, %r147, 0;
@%p62 bra BB52_67;

setp.ge.u32	%p63, %r39, %r84;
mov.u16 %rs84, %rs18;
@%p63 bra BB52_33;

mov.u32 %r150, %tid.y;
mad.lo.s32 %r155, %r150, %r66, %r88;
cvt.u64.u32	%rd77, %r155;
cvta.to.global.u64 %rd78, %rd26;
add.s64 %rd79, %rd78, %rd77;
ld.volatile.global.u8 %rs84, [%rd79];

BB52_33:
mov.u16 %rs82, %rs84;
setp.lt.u32	%p65, %r84, %r29;
sub.s32 %r162, %r84, %r29;
selp.b32	%r163, 0, %r162, %p65;
ld.local.u64 %rd18, [%rd3];
min.u32 %r43, %r84, %r29;
setp.lt.u32	%p66, %r39, %r163;
and.pred %p67, %p25, %p66;
@!%p67 bra BB52_42;
bra.uni BB52_34;

BB52_34:
mov.u32 %r294, %r39;
mov.u16 %rs83, %rs82;

BB52_35:
mov.u32 %r45, %r294;
mad.lo.s32 %r46, %r29, 3, %r45;
setp.lt.u32	%p69, %r46, %r163;
add.s32 %r47, %r45, %r29;
shl.b32 %r169, %r29, 1;
add.s32 %r48, %r45, %r169;
mad.lo.s32 %r174, %r29, %r66, %r88;
mad.lo.s32 %r175, %r45, %r66, %r174;
cvt.u64.u32	%rd80, %r175;
cvta.to.global.u64 %rd81, %rd26;
add.s64 %rd19, %rd81, %rd80;
mad.lo.s32 %r176, %r47, %r66, %r174;
cvt.u64.u32	%rd82, %r176;
add.s64 %rd20, %rd81, %rd82;
mad.lo.s32 %r177, %r48, %r66, %r174;
cvt.u64.u32	%rd83, %r177;
add.s64 %rd21, %rd81, %rd83;
@%p69 bra BB52_40;
bra.uni BB52_36;

BB52_40:
and.b16 %rs44, %rs83, 255;
setp.ne.s16	%p83, %rs44, 0;
mad.lo.s32 %r192, %r46, %r66, %r174;
cvt.u64.u32	%rd84, %r192;
add.s64 %rd86, %rd81, %rd84;
ld.volatile.global.u8 %rs45, [%rd19];
setp.ne.s16	%p84, %rs45, 0;
and.pred %p85, %p84, %p83;
ld.volatile.global.u8 %rs46, [%rd20];
setp.ne.s16	%p86, %rs46, 0;
and.pred %p87, %p85, %p86;
ld.volatile.global.u8 %rs47, [%rd21];
setp.ne.s16	%p88, %rs47, 0;
and.pred %p89, %p87, %p88;
ld.volatile.global.u8 %rs48, [%rd86];
setp.ne.s16	%p90, %rs48, 0;
and.pred %p140, %p90, %p89;
bra.uni BB52_41;

BB52_36:
setp.lt.u32	%p71, %r48, %r163;
@%p71 bra BB52_39;
bra.uni BB52_37;

BB52_39:
and.b16 %rs40, %rs83, 255;
setp.ne.s16	%p77, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd19];
setp.ne.s16	%p78, %rs41, 0;
and.pred %p79, %p78, %p77;
ld.volatile.global.u8 %rs42, [%rd20];
setp.ne.s16	%p80, %rs42, 0;
and.pred %p81, %p79, %p80;
ld.volatile.global.u8 %rs43, [%rd21];
setp.ne.s16	%p82, %rs43, 0;
and.pred %p140, %p82, %p81;
bra.uni BB52_41;

BB52_37:
and.b16 %rs37, %rs83, 255;
setp.ne.s16	%p72, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd19];
setp.ne.s16	%p74, %rs38, 0;
and.pred %p140, %p74, %p72;
setp.ge.u32	%p75, %r47, %r163;
@%p75 bra BB52_41;

ld.volatile.global.u8 %rs39, [%rd20];
setp.ne.s16	%p76, %rs39, 0;
and.pred %p140, %p76, %p140;

BB52_41:
selp.u16	%rs83, 1, 0, %p140;
shl.b32 %r194, %r29, 2;
add.s32 %r49, %r45, %r194;
setp.lt.u32	%p92, %r49, %r163;
mov.u32 %r294, %r49;
mov.u16 %rs82, %rs83;
@%p92 bra BB52_35;

BB52_42:
st.shared.u8 [%rd52], %rs82;
clz.b32 %r201, %r43;
sub.s32 %r203, %r107, %r201;
shl.b32 %r205, %r109, %r203;
setp.eq.s32	%p93, %r43, %r205;
selp.u32	%r206, 1, 0, %p93;
shr.s32 %r295, %r205, %r206;
setp.lt.s32	%p94, %r295, 1;
@%p94 bra BB52_48;

BB52_43:
bar.sync 0;
add.s32 %r207, %r295, %r39;
setp.lt.u32	%p95, %r207, %r43;
setp.lt.u32	%p96, %r39, %r295;
and.pred %p97, %p96, %p95;
@!%p97 bra BB52_47;
bra.uni BB52_44;

BB52_44:
ld.shared.u8 %rs50, [%rd52];
setp.eq.s16	%p98, %rs50, 0;
mov.u16 %rs70, 0;
@%p98 bra BB52_46;

mul.lo.s32 %r213, %r295, %r70;
cvt.u64.u32	%rd93, %r213;
add.s64 %rd95, %rd93, %rd50;
add.s64 %rd97, %rd51, %rd95;
ld.shared.u8 %rs51, [%rd97];
setp.ne.s16	%p99, %rs51, 0;
selp.u16	%rs70, 1, 0, %p99;

BB52_46:
st.shared.u8 [%rd52], %rs70;

BB52_47:
shr.s32 %r295, %r295, 1;
setp.gt.s32	%p100, %r295, 0;
@%p100 bra BB52_43;

BB52_48:
@!%p59 bra BB52_67;
bra.uni BB52_49;

BB52_49:
ld.shared.u8 %rs52, [%rd52];
cvt.u64.u32	%rd104, %r17;
add.s64 %rd105, %rd18, %rd104;
st.u8 [%rd105], %rs52;

BB52_67:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<55>;
.reg .b16 %rs<139>;
.reg .b32 %r<28>;
.reg .b64 %rd<37>;


ld.param.u64 %rd13, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u64 %rd14, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
cvt.u64.u32	%rd3, %r16;
setp.ge.u64	%p1, %rd3, %rd14;
@%p1 bra BB53_56;

mov.u32 %r17, %tid.x;
cvt.u64.u32	%rd15, %r17;
mov.u32 %r1, %ntid.x;
setp.ge.u64	%p2, %rd15, %rd13;
mov.u16 %rs137, %rs15;
@%p2 bra BB53_4;

ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd4, %rd16;
ld.param.u64 %rd17, [%rd2+208];
mul.lo.s64 %rd5, %rd3, %rd17;
cvt.u64.u32	%rd6, %r1;
mov.u64 %rd35, %rd15;
mov.u16 %rs138, %rs15;

BB53_3:
mov.u64 %rd8, %rd35;
add.s64 %rd18, %rd8, %rd5;
add.s64 %rd19, %rd4, %rd18;
ld.global.u8 %rs16, [%rd19];
setp.ne.s16	%p3, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p4, %rs17, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs138, 1, 0, %p5;
add.s64 %rd9, %rd6, %rd8;
setp.lt.u64	%p6, %rd9, %rd13;
mov.u64 %rd35, %rd9;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p6 bra BB53_3;

BB53_4:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p7, %r1, 0;
mov.u16 %rs130, %rs15;
@%p7 bra BB53_54;

mov.u64 %rd21, smemChar;
add.s64 %rd10, %rd21, %rd15;
setp.ge.u32	%p8, %r17, %r1;
@%p8 bra BB53_7;

st.shared.u8 [%rd10], %rs3;

BB53_7:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p9, %r2, %r1;
mov.u16 %rs133, %rs3;
@%p9 bra BB53_15;

div.u32 %r21, %r17, %r2;
setp.ne.s32	%p10, %r21, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p10 bra BB53_15;

setp.lt.u32	%p11, %r17, %r1;
selp.b16	%rs134, %rs3, %rs15, %p11;
add.s32 %r26, %r2, %r17;
setp.ge.u32	%p12, %r26, %r1;
@%p12 bra BB53_14;

mov.u16 %rs135, %rs134;

BB53_11:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p13, %rs19, 0;
mov.u16 %rs136, 0;
@%p13 bra BB53_13;

cvt.u64.u32	%rd22, %r26;
add.s64 %rd24, %rd21, %rd22;
ld.shared.u8 %rs20, [%rd24];
setp.ne.s16	%p14, %rs20, 0;
selp.u16	%rs136, 1, 0, %p14;

BB53_13:
mov.u16 %rs135, %rs136;
add.s32 %r26, %r26, %r2;
setp.lt.u32	%p15, %r26, %r1;
mov.u16 %rs134, %rs135;
@%p15 bra BB53_11;

BB53_14:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd10], %rs133;

BB53_15:
mov.u16 %rs9, %rs133;
bar.sync 0;
setp.ne.s32	%p16, %r17, 0;
mov.u16 %rs130, %rs9;
@%p16 bra BB53_54;

setp.eq.s32	%p17, %r3, 32;
@%p17 bra BB53_22;
bra.uni BB53_17;

BB53_22:
setp.eq.s16	%p22, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p22 bra BB53_54;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p23, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p23 bra BB53_54;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p24, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p24 bra BB53_54;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p25, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p25 bra BB53_54;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p26, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p26 bra BB53_54;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p27, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p27 bra BB53_54;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p28, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p28 bra BB53_54;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p29, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p29 bra BB53_54;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p30, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p30 bra BB53_54;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p31, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p31 bra BB53_54;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p32, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p32 bra BB53_54;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p33, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p33 bra BB53_54;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p34, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p34 bra BB53_54;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p35, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p35 bra BB53_54;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p36, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p36 bra BB53_54;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p37, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p37 bra BB53_54;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p38, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p38 bra BB53_54;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p39, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p39 bra BB53_54;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p40, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p40 bra BB53_54;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p41, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p41 bra BB53_54;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p42, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p42 bra BB53_54;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p43, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p43 bra BB53_54;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p44, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p44 bra BB53_54;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p45, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p45 bra BB53_54;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p46, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p46 bra BB53_54;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p47, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p47 bra BB53_54;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p48, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p48 bra BB53_54;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p49, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p49 bra BB53_54;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p50, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p50 bra BB53_54;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p51, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p51 bra BB53_54;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p52, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p52 bra BB53_54;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p53, %rs85, 0;
selp.u16	%rs130, 1, 0, %p53;
bra.uni BB53_54;

BB53_17:
add.s64 %rd36, %rd21, 1;
mov.u32 %r27, 1;
setp.lt.u32	%p18, %r3, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p18 bra BB53_54;

mov.u16 %rs131, %rs9;

BB53_19:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p19, %rs22, 0;
mov.u16 %rs132, 0;
@%p19 bra BB53_21;

ld.shared.u8 %rs23, [%rd36];
setp.ne.s16	%p20, %rs23, 0;
selp.u16	%rs132, 1, 0, %p20;

BB53_21:
mov.u16 %rs131, %rs132;
add.s64 %rd36, %rd36, 1;
add.s32 %r27, %r27, 1;
setp.lt.u32	%p21, %r27, %r3;
mov.u16 %rs130, %rs131;
@%p21 bra BB53_19;

BB53_54:
setp.ne.s32	%p54, %r17, 0;
@%p54 bra BB53_56;

ld.param.u64 %rd30, [%rd1];
cvta.to.global.u64 %rd31, %rd30;
ld.param.u64 %rd32, [%rd1+208];
mul.lo.s64 %rd33, %rd3, %rd32;
add.s64 %rd34, %rd31, %rd33;
st.global.u8 [%rd34], %rs130;

BB53_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<7>;
.reg .b16 %rs<8>;
.reg .b32 %r<11>;
.reg .b64 %rd<29>;


ld.param.u64 %rd9, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u64 %rd10, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u64 %rd11, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r1, %nctaid.y;
mov.u32 %r2, %ctaid.z;
mov.u32 %r3, %ctaid.y;
mad.lo.s32 %r7, %r1, %r2, %r3;
mov.u32 %r4, %nctaid.x;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r8, %r7, %r4, %r5;
mul.wide.u32 %rd12, %r8, 512;
mov.u32 %r6, %tid.x;
cvt.u64.u32	%rd13, %r6;
add.s64 %rd3, %rd12, %rd13;
setp.ge.u64	%p1, %rd3, %rd11;
@%p1 bra BB54_5;

setp.eq.s64	%p2, %rd10, 0;
@%p2 bra BB54_4;

ld.param.u64 %rd15, [%rd2];
cvta.to.global.u64 %rd16, %rd15;
ld.param.u64 %rd17, [%rd2+208];
mad.lo.s32 %r10, %r4, %r7, %r5;
mul.wide.u32 %rd18, %r10, 512;
add.s64 %rd20, %rd18, %rd13;
mul.lo.s64 %rd21, %rd17, %rd20;
add.s64 %rd27, %rd16, %rd21;
mov.u64 %rd28, 0;

BB54_3:
ld.global.u8 %rs5, [%rd27];
setp.ne.s16	%p3, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p4, %rs6, 0;
and.pred %p5, %p3, %p4;
selp.u16	%rs7, 1, 0, %p5;
add.s64 %rd27, %rd27, %rd9;
add.s64 %rd28, %rd28, 1;
setp.lt.u64	%p6, %rd28, %rd10;
@%p6 bra BB54_3;

BB54_4:
ld.param.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
ld.param.u64 %rd24, [%rd1+208];
mul.lo.s64 %rd25, %rd3, %rd24;
add.s64 %rd26, %rd23, %rd25;
st.global.u8 [%rd26], %rs7;

BB54_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot55[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<127>;
.reg .b16 %rs<91>;
.reg .b32 %r<180>;
.reg .b64 %rd<185>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd184, __local_depot55;
cvta.local.u64 %SP, %rd184;
ld.param.u64 %rd38, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u64 %rd39, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u64 %rd40, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd41, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd42, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd43, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd44, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd45, [%rd43];
cvta.to.global.u64 %rd46, %rd45;
ld.param.u64 %rd47, [%rd44];
cvta.to.global.u64 %rd1, %rd47;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r20, %r17, %r18, %r19;
cvt.u64.u32	%rd2, %r20;
mov.u32 %r1, %tid.y;
ld.param.u64 %rd48, [%rd43+208];
mul.lo.s64 %rd49, %rd2, %rd48;
ld.param.u64 %rd50, [%rd44+208];
mul.lo.s64 %rd3, %rd2, %rd50;
mov.u32 %r21, %nctaid.y;
setp.eq.s32	%p16, %r21, 1;
mov.u32 %r2, %ntid.y;
add.s64 %rd4, %rd46, %rd49;
@%p16 bra BB55_42;
bra.uni BB55_1;

BB55_42:
cvt.u64.u32	%rd151, %r2;
min.u64 %rd152, %rd39, %rd151;
cvt.u32.u64	%r13, %rd152;
setp.ge.u64	%p90, %rd2, %rd40;
mov.u16 %rs83, %rs18;
@%p90 bra BB55_52;

cvt.u64.u32	%rd183, %r1;
setp.ge.u64	%p91, %rd183, %rd39;
mov.u16 %rs83, %rs18;
@%p91 bra BB55_52;

mul.lo.s32 %r141, %r2, 3;
cvt.u64.u32	%rd27, %r141;
shl.b32 %r142, %r2, 1;
cvt.u64.u32	%rd28, %r142;
shl.b32 %r143, %r2, 2;
cvt.u64.u32	%rd29, %r143;
mov.u16 %rs84, %rs18;

BB55_45:
add.s64 %rd31, %rd183, %rd27;
setp.lt.u64	%p92, %rd31, %rd39;
add.s64 %rd32, %rd183, %rd151;
mul.lo.s64 %rd154, %rd183, %rd38;
add.s64 %rd155, %rd154, %rd3;
add.s64 %rd33, %rd1, %rd155;
mul.lo.s64 %rd156, %rd32, %rd38;
add.s64 %rd157, %rd156, %rd3;
add.s64 %rd34, %rd1, %rd157;
add.s64 %rd35, %rd183, %rd28;
mul.lo.s64 %rd158, %rd35, %rd38;
add.s64 %rd159, %rd158, %rd3;
add.s64 %rd36, %rd1, %rd159;
@%p92 bra BB55_50;
bra.uni BB55_46;

BB55_50:
and.b16 %rs60, %rs84, 255;
setp.ne.s16	%p104, %rs60, 0;
mul.lo.s64 %rd160, %rd31, %rd38;
add.s64 %rd161, %rd160, %rd3;
add.s64 %rd162, %rd1, %rd161;
ld.global.u8 %rs61, [%rd33];
setp.ne.s16	%p105, %rs61, 0;
and.pred %p106, %p105, %p104;
ld.global.u8 %rs62, [%rd34];
setp.ne.s16	%p107, %rs62, 0;
and.pred %p108, %p106, %p107;
ld.global.u8 %rs63, [%rd36];
setp.ne.s16	%p109, %rs63, 0;
and.pred %p110, %p108, %p109;
ld.global.u8 %rs64, [%rd162];
setp.ne.s16	%p111, %rs64, 0;
and.pred %p126, %p111, %p110;
bra.uni BB55_51;

BB55_46:
setp.lt.u64	%p93, %rd35, %rd39;
@%p93 bra BB55_49;
bra.uni BB55_47;

BB55_49:
and.b16 %rs56, %rs84, 255;
setp.ne.s16	%p98, %rs56, 0;
ld.global.u8 %rs57, [%rd33];
setp.ne.s16	%p99, %rs57, 0;
and.pred %p100, %p99, %p98;
ld.global.u8 %rs58, [%rd34];
setp.ne.s16	%p101, %rs58, 0;
and.pred %p102, %p100, %p101;
ld.global.u8 %rs59, [%rd36];
setp.ne.s16	%p103, %rs59, 0;
and.pred %p126, %p103, %p102;
bra.uni BB55_51;

BB55_47:
and.b16 %rs53, %rs84, 255;
setp.ne.s16	%p94, %rs53, 0;
ld.global.u8 %rs54, [%rd33];
setp.ne.s16	%p95, %rs54, 0;
and.pred %p126, %p95, %p94;
setp.ge.u64	%p96, %rd32, %rd39;
@%p96 bra BB55_51;

ld.global.u8 %rs55, [%rd34];
setp.ne.s16	%p97, %rs55, 0;
and.pred %p126, %p97, %p126;

BB55_51:
selp.u16	%rs84, 1, 0, %p126;
add.s64 %rd183, %rd183, %rd29;
setp.lt.u64	%p112, %rd183, %rd39;
mov.u16 %rs83, %rs84;
@%p112 bra BB55_45;

BB55_52:
mad.lo.s32 %r148, %r1, %r17, %r19;
cvt.u64.u32	%rd163, %r148;
mov.u64 %rd164, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd165, %rd164, %rd163;
st.shared.u8 [%rd165], %rs83;
clz.b32 %r149, %r13;
mov.u32 %r150, 31;
sub.s32 %r151, %r150, %r149;
mov.u32 %r152, 1;
shl.b32 %r153, %r152, %r151;
setp.eq.s32	%p113, %r13, %r153;
selp.u32	%r154, 1, 0, %p113;
shr.s32 %r179, %r153, %r154;
setp.lt.s32	%p114, %r179, 1;
@%p114 bra BB55_58;

BB55_53:
bar.sync 0;
add.s32 %r155, %r179, %r1;
setp.lt.u32	%p115, %r155, %r13;
setp.lt.u32	%p116, %r1, %r179;
and.pred %p117, %p116, %p115;
@!%p117 bra BB55_57;
bra.uni BB55_54;

BB55_54:
ld.shared.u8 %rs66, [%rd165];
setp.eq.s16	%p118, %rs66, 0;
mov.u16 %rs90, 0;
@%p118 bra BB55_56;

mul.lo.s32 %r161, %r179, %r17;
cvt.u64.u32	%rd169, %r161;
add.s64 %rd171, %rd169, %rd163;
add.s64 %rd173, %rd164, %rd171;
ld.shared.u8 %rs67, [%rd173];
setp.ne.s16	%p119, %rs67, 0;
selp.u16	%rs90, 1, 0, %p119;

BB55_56:
st.shared.u8 [%rd165], %rs90;

BB55_57:
shr.s32 %r179, %r179, 1;
setp.gt.s32	%p120, %r179, 0;
@%p120 bra BB55_53;

BB55_58:
setp.lt.u64	%p121, %rd2, %rd40;
setp.eq.s32	%p122, %r1, 0;
and.pred %p123, %p122, %p121;
@!%p123 bra BB55_60;
bra.uni BB55_59;

BB55_59:
ld.shared.u8 %rs68, [%rd165];
st.global.u8 [%rd4], %rs68;
bra.uni BB55_60;

BB55_1:
mov.u32 %r26, %ctaid.y;
shl.b32 %r27, %r26, 8;
cvt.u64.u32	%rd52, %r27;
sub.s64 %rd53, %rd39, %rd52;
mov.u64 %rd54, 256;
min.u64 %rd5, %rd53, %rd54;
mul.lo.s64 %rd55, %rd52, %rd38;
add.s64 %rd6, %rd55, %rd3;
cvt.u64.u32	%rd56, %r2;
min.u64 %rd57, %rd5, %rd56;
cvt.u32.u64	%r3, %rd57;
setp.ge.u64	%p17, %rd2, %rd40;
mov.u16 %rs88, %rs18;
@%p17 bra BB55_11;

cvt.u64.u32	%rd181, %r1;
setp.ge.u64	%p18, %rd181, %rd5;
mov.u16 %rs71, %rs18;
mov.u16 %rs88, %rs71;
@%p18 bra BB55_11;

mov.u16 %rs89, %rs18;

BB55_4:
mul.lo.s32 %r32, %r2, 3;
cvt.u64.u32	%rd59, %r32;
add.s64 %rd9, %rd181, %rd59;
setp.lt.u64	%p19, %rd9, %rd5;
add.s64 %rd10, %rd181, %rd56;
shl.b32 %r33, %r2, 1;
cvt.u64.u32	%rd61, %r33;
add.s64 %rd11, %rd181, %rd61;
mul.lo.s64 %rd62, %rd181, %rd38;
add.s64 %rd63, %rd62, %rd6;
add.s64 %rd12, %rd1, %rd63;
mul.lo.s64 %rd64, %rd10, %rd38;
add.s64 %rd65, %rd64, %rd6;
add.s64 %rd13, %rd1, %rd65;
mul.lo.s64 %rd66, %rd11, %rd38;
add.s64 %rd67, %rd66, %rd6;
add.s64 %rd14, %rd1, %rd67;
@%p19 bra BB55_9;
bra.uni BB55_5;

BB55_9:
and.b16 %rs26, %rs89, 255;
setp.ne.s16	%p31, %rs26, 0;
mul.lo.s64 %rd68, %rd9, %rd38;
add.s64 %rd69, %rd68, %rd6;
add.s64 %rd70, %rd1, %rd69;
ld.global.u8 %rs27, [%rd12];
setp.ne.s16	%p32, %rs27, 0;
and.pred %p33, %p32, %p31;
ld.global.u8 %rs28, [%rd13];
setp.ne.s16	%p34, %rs28, 0;
and.pred %p35, %p33, %p34;
ld.global.u8 %rs29, [%rd14];
setp.ne.s16	%p36, %rs29, 0;
and.pred %p37, %p35, %p36;
ld.global.u8 %rs30, [%rd70];
setp.ne.s16	%p38, %rs30, 0;
and.pred %p124, %p38, %p37;
bra.uni BB55_10;

BB55_5:
setp.lt.u64	%p20, %rd11, %rd5;
@%p20 bra BB55_8;
bra.uni BB55_6;

BB55_8:
and.b16 %rs22, %rs89, 255;
setp.ne.s16	%p25, %rs22, 0;
ld.global.u8 %rs23, [%rd12];
setp.ne.s16	%p26, %rs23, 0;
and.pred %p27, %p26, %p25;
ld.global.u8 %rs24, [%rd13];
setp.ne.s16	%p28, %rs24, 0;
and.pred %p29, %p27, %p28;
ld.global.u8 %rs25, [%rd14];
setp.ne.s16	%p30, %rs25, 0;
and.pred %p124, %p30, %p29;
bra.uni BB55_10;

BB55_6:
and.b16 %rs19, %rs89, 255;
setp.ne.s16	%p21, %rs19, 0;
ld.global.u8 %rs20, [%rd12];
setp.ne.s16	%p22, %rs20, 0;
and.pred %p124, %p22, %p21;
setp.ge.u64	%p23, %rd10, %rd5;
@%p23 bra BB55_10;

ld.global.u8 %rs21, [%rd13];
setp.ne.s16	%p24, %rs21, 0;
and.pred %p124, %p24, %p124;

BB55_10:
selp.u16	%rs89, 1, 0, %p124;
shl.b32 %r35, %r2, 2;
cvt.u64.u32	%rd71, %r35;
add.s64 %rd181, %rd181, %rd71;
setp.lt.u64	%p39, %rd181, %rd5;
mov.u16 %rs77, %rs89;
mov.u16 %rs88, %rs77;
@%p39 bra BB55_4;

BB55_11:
mov.u16 %rs3, %rs88;
mad.lo.s32 %r38, %r1, %r17, %r19;
cvt.u64.u32	%rd72, %r38;
mov.u64 %rd73, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd74, %rd73, %rd72;
st.shared.u8 [%rd74], %rs3;
clz.b32 %r39, %r3;
mov.u32 %r40, 31;
sub.s32 %r41, %r40, %r39;
mov.u32 %r42, 1;
shl.b32 %r43, %r42, %r41;
setp.eq.s32	%p40, %r3, %r43;
selp.u32	%r44, 1, 0, %p40;
shr.s32 %r177, %r43, %r44;
setp.lt.s32	%p41, %r177, 1;
@%p41 bra BB55_17;

BB55_12:
bar.sync 0;
add.s32 %r45, %r177, %r1;
setp.lt.u32	%p42, %r45, %r3;
setp.lt.u32	%p43, %r1, %r177;
and.pred %p44, %p43, %p42;
@!%p44 bra BB55_16;
bra.uni BB55_13;

BB55_13:
ld.shared.u8 %rs32, [%rd74];
setp.eq.s16	%p45, %rs32, 0;
mov.u16 %rs69, 0;
@%p45 bra BB55_15;

mul.lo.s32 %r51, %r177, %r17;
cvt.u64.u32	%rd78, %r51;
add.s64 %rd80, %rd78, %rd72;
add.s64 %rd82, %rd73, %rd80;
ld.shared.u8 %rs33, [%rd82];
setp.ne.s16	%p46, %rs33, 0;
selp.u16	%rs69, 1, 0, %p46;

BB55_15:
st.shared.u8 [%rd74], %rs69;

BB55_16:
shr.s32 %r177, %r177, 1;
setp.gt.s32	%p47, %r177, 0;
@%p47 bra BB55_12;

BB55_17:
setp.lt.u64	%p48, %rd2, %rd40;
setp.eq.s32	%p49, %r1, 0;
and.pred %p50, %p49, %p48;
@!%p50 bra BB55_19;
bra.uni BB55_18;

BB55_18:
ld.shared.u8 %rs34, [%rd74];
add.u64 %rd90, %SP, 1;
cvta.to.local.u64 %rd91, %rd90;
st.local.u8 [%rd91], %rs34;
ld.local.u8 %rs35, [%rd91];
add.u64 %rd92, %SP, 0;
cvta.to.local.u64 %rd93, %rd92;
st.local.u8 [%rd93], %rs35;
ld.local.u8 %rs36, [%rd93];
cvt.u64.u32	%rd94, %r26;
mul.lo.s64 %rd95, %rd94, %rd40;
add.s64 %rd97, %rd95, %rd2;
cvta.to.global.u64 %rd98, %rd41;
add.s64 %rd99, %rd98, %rd97;
st.volatile.global.u8 [%rd99], %rs36;

BB55_19:
membar.gl;
bar.sync 0;
or.b32 %r73, %r1, %r19;
setp.ne.s32	%p51, %r73, 0;
@%p51 bra BB55_21;

cvta.to.global.u64 %rd100, %rd42;
mul.wide.u32 %rd101, %r18, 4;
add.s64 %rd102, %rd100, %rd101;
atom.global.add.u32 %r75, [%rd102], 1;
add.s32 %r77, %r21, -1;
setp.eq.s32	%p52, %r75, %r77;
selp.u32	%r78, 1, 0, %p52;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r78;

BB55_21:
bar.sync 0;
ld.shared.u32 %r79, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p53, %r79, 0;
@%p53 bra BB55_60;

setp.ge.u32	%p54, %r1, %r21;
mov.u16 %rs87, %rs18;
@%p54 bra BB55_24;

cvt.u64.u32	%rd103, %r1;
mul.lo.s64 %rd104, %rd103, %rd40;
add.s64 %rd106, %rd104, %rd2;
cvta.to.global.u64 %rd107, %rd41;
add.s64 %rd108, %rd107, %rd106;
ld.volatile.global.u8 %rs87, [%rd108];

BB55_24:
mov.u16 %rs7, %rs87;
setp.lt.u32	%p55, %r21, %r2;
sub.s32 %r93, %r21, %r2;
cvt.u64.u32	%rd110, %r93;
selp.b64	%rd16, 0, %rd110, %p55;
min.u32 %r8, %r21, %r2;
mov.u16 %rs85, %rs7;
@%p17 bra BB55_34;

cvt.u64.u32	%rd182, %r1;
setp.ge.u64	%p57, %rd182, %rd16;
mov.u16 %rs79, %rs7;
mov.u16 %rs85, %rs79;
@%p57 bra BB55_34;

mov.u16 %rs86, %rs7;

BB55_27:
mul.lo.s32 %r96, %r2, 3;
cvt.u64.u32	%rd111, %r96;
add.s64 %rd19, %rd182, %rd111;
setp.lt.u64	%p58, %rd19, %rd16;
add.s64 %rd20, %rd182, %rd56;
shl.b32 %r97, %r2, 1;
cvt.u64.u32	%rd113, %r97;
add.s64 %rd21, %rd182, %rd113;
mul.lo.s64 %rd114, %rd56, %rd40;
add.s64 %rd116, %rd114, %rd2;
mul.lo.s64 %rd117, %rd182, %rd40;
add.s64 %rd118, %rd117, %rd116;
cvta.to.global.u64 %rd119, %rd41;
add.s64 %rd22, %rd119, %rd118;
mul.lo.s64 %rd120, %rd20, %rd40;
add.s64 %rd121, %rd120, %rd116;
add.s64 %rd23, %rd119, %rd121;
mul.lo.s64 %rd122, %rd21, %rd40;
add.s64 %rd123, %rd122, %rd116;
add.s64 %rd24, %rd119, %rd123;
@%p58 bra BB55_32;
bra.uni BB55_28;

BB55_32:
and.b16 %rs44, %rs86, 255;
setp.ne.s16	%p70, %rs44, 0;
mul.lo.s64 %rd128, %rd19, %rd40;
add.s64 %rd129, %rd128, %rd116;
add.s64 %rd131, %rd119, %rd129;
ld.volatile.global.u8 %rs45, [%rd22];
setp.ne.s16	%p71, %rs45, 0;
and.pred %p72, %p71, %p70;
ld.volatile.global.u8 %rs46, [%rd23];
setp.ne.s16	%p73, %rs46, 0;
and.pred %p74, %p72, %p73;
ld.volatile.global.u8 %rs47, [%rd24];
setp.ne.s16	%p75, %rs47, 0;
and.pred %p76, %p74, %p75;
ld.volatile.global.u8 %rs48, [%rd131];
setp.ne.s16	%p77, %rs48, 0;
and.pred %p125, %p77, %p76;
bra.uni BB55_33;

BB55_28:
setp.lt.u64	%p59, %rd21, %rd16;
@%p59 bra BB55_31;
bra.uni BB55_29;

BB55_31:
and.b16 %rs40, %rs86, 255;
setp.ne.s16	%p64, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd22];
setp.ne.s16	%p65, %rs41, 0;
and.pred %p66, %p65, %p64;
ld.volatile.global.u8 %rs42, [%rd23];
setp.ne.s16	%p67, %rs42, 0;
and.pred %p68, %p66, %p67;
ld.volatile.global.u8 %rs43, [%rd24];
setp.ne.s16	%p69, %rs43, 0;
and.pred %p125, %p69, %p68;
bra.uni BB55_33;

BB55_29:
and.b16 %rs37, %rs86, 255;
setp.ne.s16	%p60, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd22];
setp.ne.s16	%p61, %rs38, 0;
and.pred %p125, %p61, %p60;
setp.ge.u64	%p62, %rd20, %rd16;
@%p62 bra BB55_33;

ld.volatile.global.u8 %rs39, [%rd23];
setp.ne.s16	%p63, %rs39, 0;
and.pred %p125, %p63, %p125;

BB55_33:
selp.u16	%rs86, 1, 0, %p125;
shl.b32 %r108, %r2, 2;
cvt.u64.u32	%rd132, %r108;
add.s64 %rd182, %rd182, %rd132;
setp.lt.u64	%p78, %rd182, %rd16;
mov.u16 %rs85, %rs86;
@%p78 bra BB55_27;

BB55_34:
st.shared.u8 [%rd74], %rs85;
clz.b32 %r112, %r8;
sub.s32 %r114, %r40, %r112;
shl.b32 %r116, %r42, %r114;
setp.eq.s32	%p79, %r8, %r116;
selp.u32	%r117, 1, 0, %p79;
shr.s32 %r178, %r116, %r117;
setp.lt.s32	%p80, %r178, 1;
@%p80 bra BB55_40;

BB55_35:
bar.sync 0;
add.s32 %r118, %r178, %r1;
setp.lt.u32	%p81, %r118, %r8;
setp.lt.u32	%p82, %r1, %r178;
and.pred %p83, %p82, %p81;
@!%p83 bra BB55_39;
bra.uni BB55_36;

BB55_36:
ld.shared.u8 %rs50, [%rd74];
setp.eq.s16	%p84, %rs50, 0;
mov.u16 %rs70, 0;
@%p84 bra BB55_38;

mul.lo.s32 %r124, %r178, %r17;
cvt.u64.u32	%rd139, %r124;
add.s64 %rd141, %rd139, %rd72;
add.s64 %rd143, %rd73, %rd141;
ld.shared.u8 %rs51, [%rd143];
setp.ne.s16	%p85, %rs51, 0;
selp.u16	%rs70, 1, 0, %p85;

BB55_38:
st.shared.u8 [%rd74], %rs70;

BB55_39:
shr.s32 %r178, %r178, 1;
setp.gt.s32	%p86, %r178, 0;
@%p86 bra BB55_35;

BB55_40:
@!%p50 bra BB55_60;
bra.uni BB55_41;

BB55_41:
ld.shared.u8 %rs52, [%rd74];
st.global.u8 [%rd4], %rs52;

BB55_60:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot56[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<65>;
.reg .b16 %rs<139>;
.reg .b32 %r<62>;
.reg .b64 %rd<121>;


mov.u64 %rd120, __local_depot56;
cvta.local.u64 %SP, %rd120;
ld.param.u64 %rd53, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u64 %rd54, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd4, _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd55, %SP, 0;
cvta.to.local.u64 %rd2, %rd55;
add.u64 %rd56, %SP, 416;
cvta.to.local.u64 %rd3, %rd56;
mov.u32 %r56, 0;
mov.pred %p1, 0;
@%p1 bra BB56_2;

BB56_1:
mul.wide.s32 %rd57, %r56, 8;
add.s64 %rd58, %rd4, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd2, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p2, %r56, 52;
@%p2 bra BB56_1;

BB56_2:
mov.u32 %r57, 0;
@%p1 bra BB56_4;

BB56_3:
mul.wide.s32 %rd61, %r57, 8;
add.s64 %rd62, %rd1, %rd61;
ld.param.u64 %rd63, [%rd62];
add.s64 %rd64, %rd3, %rd61;
st.local.u64 [%rd64], %rd63;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p4, %r57, 52;
@%p4 bra BB56_3;

BB56_4:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
cvt.u64.u32	%rd8, %r30;
setp.ge.u64	%p5, %rd8, %rd54;
@%p5 bra BB56_72;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r58, %r5, -1;
mov.u64 %rd65, 0;
setp.lt.s32	%p6, %r58, 1;
mov.u64 %rd108, %rd8;
mov.u64 %rd116, %rd65;
@%p6 bra BB56_11;

mul.wide.s32 %rd67, %r5, 8;
add.s64 %rd95, %rd2, %rd67;
mov.u64 %rd117, 0;
mov.u64 %rd109, %rd8;

BB56_7:
ld.local.u64 %rd14, [%rd95];
or.b64 %rd68, %rd109, %rd14;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p7, %rd69, 0;
@%p7 bra BB56_9;
bra.uni BB56_8;

BB56_9:
cvt.u32.u64	%r31, %rd14;
cvt.u32.u64	%r32, %rd109;
div.u32 %r33, %r32, %r31;
rem.u32 %r34, %r32, %r31;
cvt.u64.u32	%rd110, %r33;
cvt.u64.u32	%rd96, %r34;
bra.uni BB56_10;

BB56_8:
div.u64 %rd110, %rd109, %rd14;
rem.u64 %rd96, %rd109, %rd14;

BB56_10:
mov.u64 %rd109, %rd110;
ld.local.u64 %rd70, [%rd95+200];
mul.lo.s64 %rd71, %rd70, %rd96;
add.s64 %rd117, %rd71, %rd117;
add.s64 %rd95, %rd95, -8;
add.s32 %r58, %r58, -1;
setp.gt.s32	%p8, %r58, 0;
mov.u64 %rd102, %rd109;
mov.u64 %rd108, %rd102;
mov.u64 %rd111, %rd117;
mov.u64 %rd116, %rd111;
@%p8 bra BB56_7;

BB56_11:
mov.u64 %rd24, %rd116;
mov.u64 %rd23, %rd108;
ld.local.u64 %rd73, [%rd2+208];
mul.lo.s64 %rd74, %rd73, %rd23;
add.s64 %rd25, %rd74, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r59, %r9, -1;
setp.lt.s32	%p9, %r59, 1;
mov.u64 %rd105, %rd8;
mov.u64 %rd114, %rd65;
@%p9 bra BB56_17;

mul.wide.s32 %rd76, %r9, 8;
add.s64 %rd97, %rd3, %rd76;
cvt.u64.u32	%rd106, %r30;
mov.u64 %rd115, 0;

BB56_13:
ld.local.u64 %rd33, [%rd97];
or.b64 %rd77, %rd106, %rd33;
and.b64 %rd78, %rd77, -4294967296;
setp.eq.s64	%p10, %rd78, 0;
@%p10 bra BB56_15;
bra.uni BB56_14;

BB56_15:
cvt.u32.u64	%r49, %rd33;
cvt.u32.u64	%r50, %rd106;
div.u32 %r51, %r50, %r49;
rem.u32 %r52, %r50, %r49;
cvt.u64.u32	%rd107, %r51;
cvt.u64.u32	%rd98, %r52;
bra.uni BB56_16;

BB56_14:
div.u64 %rd107, %rd106, %rd33;
rem.u64 %rd98, %rd106, %rd33;

BB56_16:
mov.u64 %rd106, %rd107;
ld.local.u64 %rd79, [%rd97+200];
mul.lo.s64 %rd80, %rd79, %rd98;
add.s64 %rd115, %rd80, %rd115;
add.s64 %rd97, %rd97, -8;
add.s32 %r59, %r59, -1;
setp.gt.s32	%p11, %r59, 0;
mov.u64 %rd105, %rd106;
mov.u64 %rd114, %rd115;
@%p11 bra BB56_13;

BB56_17:
ld.local.u64 %rd81, [%rd3+208];
mul.lo.s64 %rd82, %rd81, %rd105;
add.s64 %rd44, %rd82, %rd114;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd45, %r13;
mov.u32 %r14, %ntid.x;
setp.ge.u64	%p12, %rd45, %rd53;
mov.u16 %rs137, %rs15;
@%p12 bra BB56_20;

ld.local.u64 %rd83, [%rd3];
cvta.to.global.u64 %rd46, %rd83;
cvt.u64.u32	%rd47, %r14;
mov.u64 %rd118, %rd45;
mov.u16 %rs138, %rs15;

BB56_19:
mov.u64 %rd48, %rd118;
add.s64 %rd84, %rd44, %rd48;
add.s64 %rd85, %rd46, %rd84;
ld.global.u8 %rs16, [%rd85];
setp.ne.s16	%p13, %rs16, 0;
and.b16 %rs17, %rs138, 255;
setp.ne.s16	%p14, %rs17, 0;
and.pred %p15, %p13, %p14;
selp.u16	%rs138, 1, 0, %p15;
add.s64 %rd49, %rd47, %rd48;
setp.lt.u64	%p16, %rd49, %rd53;
mov.u64 %rd118, %rd49;
mov.u16 %rs88, %rs138;
mov.u16 %rs137, %rs88;
@%p16 bra BB56_19;

BB56_20:
mov.u16 %rs89, %rs137;
mov.u16 %rs3, %rs89;
setp.eq.s32	%p17, %r14, 0;
mov.u16 %rs130, %rs15;
@%p17 bra BB56_70;

mov.u64 %rd86, smemChar;
add.s64 %rd50, %rd86, %rd45;
setp.ge.u32	%p18, %r13, %r14;
@%p18 bra BB56_23;

st.shared.u8 [%rd50], %rs3;

BB56_23:
bar.sync 0;
mov.u32 %r15, WARP_SZ;
min.u32 %r16, %r14, %r15;
setp.ge.u32	%p19, %r15, %r14;
mov.u16 %rs133, %rs3;
@%p19 bra BB56_31;

div.u32 %r53, %r13, %r15;
setp.ne.s32	%p20, %r53, 0;
mov.u16 %rs90, %rs3;
mov.u16 %rs133, %rs90;
@%p20 bra BB56_31;

setp.lt.u32	%p21, %r13, %r14;
selp.b16	%rs134, %rs3, %rs15, %p21;
add.s32 %r60, %r15, %r13;
setp.ge.u32	%p22, %r60, %r14;
@%p22 bra BB56_30;

mov.u16 %rs135, %rs134;

BB56_27:
mov.u16 %rs5, %rs135;
and.b16 %rs19, %rs5, 255;
setp.eq.s16	%p23, %rs19, 0;
mov.u16 %rs136, 0;
@%p23 bra BB56_29;

cvt.u64.u32	%rd87, %r60;
add.s64 %rd89, %rd86, %rd87;
ld.shared.u8 %rs20, [%rd89];
setp.ne.s16	%p24, %rs20, 0;
selp.u16	%rs136, 1, 0, %p24;

BB56_29:
mov.u16 %rs135, %rs136;
add.s32 %r60, %r60, %r15;
setp.lt.u32	%p25, %r60, %r14;
mov.u16 %rs134, %rs135;
@%p25 bra BB56_27;

BB56_30:
mov.u16 %rs133, %rs134;
st.shared.u8 [%rd50], %rs133;

BB56_31:
mov.u16 %rs9, %rs133;
bar.sync 0;
cvt.u32.u64	%r54, %rd45;
setp.ne.s32	%p26, %r54, 0;
mov.u16 %rs130, %rs9;
@%p26 bra BB56_70;

setp.eq.s32	%p27, %r16, 32;
@%p27 bra BB56_38;
bra.uni BB56_33;

BB56_38:
setp.eq.s16	%p32, %rs9, 0;
mov.u16 %rs24, 0;
mov.u16 %rs130, %rs24;
@%p32 bra BB56_70;

ld.shared.u8 %rs26, [smemChar+1];
setp.eq.s16	%p33, %rs26, 0;
mov.u16 %rs100, %rs24;
mov.u16 %rs130, %rs100;
@%p33 bra BB56_70;

ld.shared.u8 %rs28, [smemChar+2];
setp.eq.s16	%p34, %rs28, 0;
mov.u16 %rs101, %rs24;
mov.u16 %rs130, %rs101;
@%p34 bra BB56_70;

ld.shared.u8 %rs30, [smemChar+3];
setp.eq.s16	%p35, %rs30, 0;
mov.u16 %rs102, %rs24;
mov.u16 %rs130, %rs102;
@%p35 bra BB56_70;

ld.shared.u8 %rs32, [smemChar+4];
setp.eq.s16	%p36, %rs32, 0;
mov.u16 %rs103, %rs24;
mov.u16 %rs130, %rs103;
@%p36 bra BB56_70;

ld.shared.u8 %rs34, [smemChar+5];
setp.eq.s16	%p37, %rs34, 0;
mov.u16 %rs104, %rs24;
mov.u16 %rs130, %rs104;
@%p37 bra BB56_70;

ld.shared.u8 %rs36, [smemChar+6];
setp.eq.s16	%p38, %rs36, 0;
mov.u16 %rs105, %rs24;
mov.u16 %rs130, %rs105;
@%p38 bra BB56_70;

ld.shared.u8 %rs38, [smemChar+7];
setp.eq.s16	%p39, %rs38, 0;
mov.u16 %rs106, %rs24;
mov.u16 %rs130, %rs106;
@%p39 bra BB56_70;

ld.shared.u8 %rs40, [smemChar+8];
setp.eq.s16	%p40, %rs40, 0;
mov.u16 %rs107, %rs24;
mov.u16 %rs130, %rs107;
@%p40 bra BB56_70;

ld.shared.u8 %rs42, [smemChar+9];
setp.eq.s16	%p41, %rs42, 0;
mov.u16 %rs108, %rs24;
mov.u16 %rs130, %rs108;
@%p41 bra BB56_70;

ld.shared.u8 %rs44, [smemChar+10];
setp.eq.s16	%p42, %rs44, 0;
mov.u16 %rs109, %rs24;
mov.u16 %rs130, %rs109;
@%p42 bra BB56_70;

ld.shared.u8 %rs46, [smemChar+11];
setp.eq.s16	%p43, %rs46, 0;
mov.u16 %rs110, %rs24;
mov.u16 %rs130, %rs110;
@%p43 bra BB56_70;

ld.shared.u8 %rs48, [smemChar+12];
setp.eq.s16	%p44, %rs48, 0;
mov.u16 %rs111, %rs24;
mov.u16 %rs130, %rs111;
@%p44 bra BB56_70;

ld.shared.u8 %rs50, [smemChar+13];
setp.eq.s16	%p45, %rs50, 0;
mov.u16 %rs112, %rs24;
mov.u16 %rs130, %rs112;
@%p45 bra BB56_70;

ld.shared.u8 %rs52, [smemChar+14];
setp.eq.s16	%p46, %rs52, 0;
mov.u16 %rs113, %rs24;
mov.u16 %rs130, %rs113;
@%p46 bra BB56_70;

ld.shared.u8 %rs54, [smemChar+15];
setp.eq.s16	%p47, %rs54, 0;
mov.u16 %rs114, %rs24;
mov.u16 %rs130, %rs114;
@%p47 bra BB56_70;

ld.shared.u8 %rs56, [smemChar+16];
setp.eq.s16	%p48, %rs56, 0;
mov.u16 %rs115, %rs24;
mov.u16 %rs130, %rs115;
@%p48 bra BB56_70;

ld.shared.u8 %rs58, [smemChar+17];
setp.eq.s16	%p49, %rs58, 0;
mov.u16 %rs116, %rs24;
mov.u16 %rs130, %rs116;
@%p49 bra BB56_70;

ld.shared.u8 %rs60, [smemChar+18];
setp.eq.s16	%p50, %rs60, 0;
mov.u16 %rs117, %rs24;
mov.u16 %rs130, %rs117;
@%p50 bra BB56_70;

ld.shared.u8 %rs62, [smemChar+19];
setp.eq.s16	%p51, %rs62, 0;
mov.u16 %rs118, %rs24;
mov.u16 %rs130, %rs118;
@%p51 bra BB56_70;

ld.shared.u8 %rs64, [smemChar+20];
setp.eq.s16	%p52, %rs64, 0;
mov.u16 %rs119, %rs24;
mov.u16 %rs130, %rs119;
@%p52 bra BB56_70;

ld.shared.u8 %rs66, [smemChar+21];
setp.eq.s16	%p53, %rs66, 0;
mov.u16 %rs120, %rs24;
mov.u16 %rs130, %rs120;
@%p53 bra BB56_70;

ld.shared.u8 %rs68, [smemChar+22];
setp.eq.s16	%p54, %rs68, 0;
mov.u16 %rs121, %rs24;
mov.u16 %rs130, %rs121;
@%p54 bra BB56_70;

ld.shared.u8 %rs70, [smemChar+23];
setp.eq.s16	%p55, %rs70, 0;
mov.u16 %rs122, %rs24;
mov.u16 %rs130, %rs122;
@%p55 bra BB56_70;

ld.shared.u8 %rs72, [smemChar+24];
setp.eq.s16	%p56, %rs72, 0;
mov.u16 %rs123, %rs24;
mov.u16 %rs130, %rs123;
@%p56 bra BB56_70;

ld.shared.u8 %rs74, [smemChar+25];
setp.eq.s16	%p57, %rs74, 0;
mov.u16 %rs124, %rs24;
mov.u16 %rs130, %rs124;
@%p57 bra BB56_70;

ld.shared.u8 %rs76, [smemChar+26];
setp.eq.s16	%p58, %rs76, 0;
mov.u16 %rs125, %rs24;
mov.u16 %rs130, %rs125;
@%p58 bra BB56_70;

ld.shared.u8 %rs78, [smemChar+27];
setp.eq.s16	%p59, %rs78, 0;
mov.u16 %rs126, %rs24;
mov.u16 %rs130, %rs126;
@%p59 bra BB56_70;

ld.shared.u8 %rs80, [smemChar+28];
setp.eq.s16	%p60, %rs80, 0;
mov.u16 %rs127, %rs24;
mov.u16 %rs130, %rs127;
@%p60 bra BB56_70;

ld.shared.u8 %rs82, [smemChar+29];
setp.eq.s16	%p61, %rs82, 0;
mov.u16 %rs128, %rs24;
mov.u16 %rs130, %rs128;
@%p61 bra BB56_70;

ld.shared.u8 %rs84, [smemChar+30];
setp.eq.s16	%p62, %rs84, 0;
mov.u16 %rs130, %rs24;
@%p62 bra BB56_70;

ld.shared.u8 %rs85, [smemChar+31];
setp.ne.s16	%p63, %rs85, 0;
selp.u16	%rs130, 1, 0, %p63;
bra.uni BB56_70;

BB56_33:
add.s64 %rd119, %rd86, 1;
mov.u32 %r61, 1;
setp.lt.u32	%p28, %r16, 2;
mov.u16 %rs97, %rs9;
mov.u16 %rs130, %rs97;
@%p28 bra BB56_70;

mov.u16 %rs131, %rs9;

BB56_35:
mov.u16 %rs10, %rs131;
and.b16 %rs22, %rs10, 255;
setp.eq.s16	%p29, %rs22, 0;
mov.u16 %rs132, 0;
@%p29 bra BB56_37;

ld.shared.u8 %rs23, [%rd119];
setp.ne.s16	%p30, %rs23, 0;
selp.u16	%rs132, 1, 0, %p30;

BB56_37:
mov.u16 %rs131, %rs132;
add.s64 %rd119, %rd119, 1;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p31, %r61, %r16;
mov.u16 %rs130, %rs131;
@%p31 bra BB56_35;

BB56_70:
setp.ne.s32	%p64, %r13, 0;
@%p64 bra BB56_72;

ld.local.u64 %rd92, [%rd2];
cvta.to.global.u64 %rd93, %rd92;
add.s64 %rd94, %rd93, %rd25;
st.global.u8 [%rd94], %rs130;

BB56_72:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot57[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<8>;
.reg .b32 %r<51>;
.reg .b64 %rd<119>;


mov.u64 %rd118, __local_depot57;
cvta.local.u64 %SP, %rd118;
ld.param.u64 %rd49, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u64 %rd50, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u64 %rd51, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs7, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd52, %SP, 416;
cvta.to.local.u64 %rd2, %rd52;
add.u64 %rd53, %SP, 0;
cvta.to.local.u64 %rd3, %rd53;
mov.u32 %r47, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd54, %r47, 8;
add.s64 %rd55, %rd4, %rd54;
ld.param.u64 %rd56, [%rd55];
add.s64 %rd57, %rd2, %rd54;
st.local.u64 [%rd57], %rd56;
add.s32 %r47, %r47, 1;
setp.lt.u32	%p2, %r47, 52;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r48, 0;
@%p1 bra BB57_4;

BB57_3:
mul.wide.s32 %rd58, %r48, 8;
add.s64 %rd59, %rd1, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd3, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p4, %r48, 52;
@%p4 bra BB57_3;

BB57_4:
mov.u32 %r15, %nctaid.y;
mov.u32 %r16, %ctaid.z;
mov.u32 %r17, %ctaid.y;
mad.lo.s32 %r18, %r15, %r16, %r17;
mov.u32 %r19, %nctaid.x;
mov.u32 %r20, %ctaid.x;
mad.lo.s32 %r21, %r18, %r19, %r20;
mul.wide.u32 %rd62, %r21, 512;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd63, %r22;
add.s64 %rd8, %rd62, %rd63;
setp.ge.u64	%p5, %rd8, %rd51;
@%p5 bra BB57_21;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r49, %r5, -1;
mov.u64 %rd64, 0;
setp.lt.s32	%p6, %r49, 1;
mov.u64 %rd106, %rd8;
mov.u64 %rd114, %rd64;
@%p6 bra BB57_11;

mul.wide.s32 %rd66, %r5, 8;
add.s64 %rd93, %rd2, %rd66;
mov.u64 %rd115, 0;
mov.u64 %rd107, %rd8;

BB57_7:
ld.local.u64 %rd14, [%rd93];
or.b64 %rd67, %rd107, %rd14;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB57_9;
bra.uni BB57_8;

BB57_9:
cvt.u32.u64	%r23, %rd14;
cvt.u32.u64	%r24, %rd107;
div.u32 %r25, %r24, %r23;
rem.u32 %r26, %r24, %r23;
cvt.u64.u32	%rd108, %r25;
cvt.u64.u32	%rd94, %r26;
bra.uni BB57_10;

BB57_8:
div.u64 %rd108, %rd107, %rd14;
rem.u64 %rd94, %rd107, %rd14;

BB57_10:
mov.u64 %rd107, %rd108;
ld.local.u64 %rd69, [%rd93+200];
mul.lo.s64 %rd70, %rd69, %rd94;
add.s64 %rd115, %rd70, %rd115;
add.s64 %rd93, %rd93, -8;
add.s32 %r49, %r49, -1;
setp.gt.s32	%p8, %r49, 0;
mov.u64 %rd100, %rd107;
mov.u64 %rd106, %rd100;
mov.u64 %rd109, %rd115;
mov.u64 %rd114, %rd109;
@%p8 bra BB57_7;

BB57_11:
mov.u64 %rd24, %rd114;
mov.u64 %rd23, %rd106;
ld.local.u64 %rd72, [%rd2+208];
mul.lo.s64 %rd73, %rd72, %rd23;
add.s64 %rd25, %rd73, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r50, %r9, -1;
setp.lt.s32	%p9, %r50, 1;
mov.u64 %rd103, %rd8;
mov.u64 %rd112, %rd64;
@%p9 bra BB57_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd95, %rd3, %rd77;
add.s64 %rd104, %rd62, %rd63;
mov.u64 %rd113, 0;

BB57_13:
ld.local.u64 %rd33, [%rd95];
or.b64 %rd80, %rd104, %rd33;
and.b64 %rd81, %rd80, -4294967296;
setp.eq.s64	%p10, %rd81, 0;
@%p10 bra BB57_15;
bra.uni BB57_14;

BB57_15:
cvt.u32.u64	%r43, %rd33;
cvt.u32.u64	%r44, %rd104;
div.u32 %r45, %r44, %r43;
rem.u32 %r46, %r44, %r43;
cvt.u64.u32	%rd105, %r45;
cvt.u64.u32	%rd96, %r46;
bra.uni BB57_16;

BB57_14:
div.u64 %rd105, %rd104, %rd33;
rem.u64 %rd96, %rd104, %rd33;

BB57_16:
mov.u64 %rd104, %rd105;
ld.local.u64 %rd82, [%rd95+200];
mul.lo.s64 %rd83, %rd82, %rd96;
add.s64 %rd113, %rd83, %rd113;
add.s64 %rd95, %rd95, -8;
add.s32 %r50, %r50, -1;
setp.gt.s32	%p11, %r50, 0;
mov.u64 %rd103, %rd104;
mov.u64 %rd112, %rd113;
@%p11 bra BB57_13;

BB57_17:
setp.eq.s64	%p12, %rd50, 0;
@%p12 bra BB57_20;

ld.local.u64 %rd85, [%rd3+208];
ld.local.u64 %rd86, [%rd3];
cvta.to.global.u64 %rd87, %rd86;
mul.lo.s64 %rd88, %rd103, %rd85;
add.s64 %rd89, %rd112, %rd88;
add.s64 %rd116, %rd87, %rd89;
mov.u64 %rd117, 0;

BB57_19:
ld.global.u8 %rs5, [%rd116];
setp.ne.s16	%p13, %rs5, 0;
and.b16 %rs6, %rs7, 255;
setp.ne.s16	%p14, %rs6, 0;
and.pred %p15, %p13, %p14;
selp.u16	%rs7, 1, 0, %p15;
add.s64 %rd116, %rd116, %rd49;
add.s64 %rd117, %rd117, 1;
setp.lt.u64	%p16, %rd117, %rd50;
@%p16 bra BB57_19;

BB57_20:
ld.local.u64 %rd90, [%rd2];
cvta.to.global.u64 %rd91, %rd90;
add.s64 %rd92, %rd91, %rd25;
st.global.u8 [%rd92], %rs7;

BB57_21:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot58[840];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<91>;
.reg .b32 %r<232>;
.reg .b64 %rd<286>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd285, __local_depot58;
cvta.local.u64 %SP, %rd285;
ld.param.u64 %rd82, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u64 %rd83, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u64 %rd84, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd85, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd86, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs18, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd87, %SP, 8;
cvta.to.local.u64 %rd3, %rd87;
add.u64 %rd88, %SP, 424;
cvta.to.local.u64 %rd4, %rd88;
mov.u32 %r225, 0;
mov.pred %p16, 0;
@%p16 bra BB58_2;

BB58_1:
mul.wide.s32 %rd89, %r225, 8;
add.s64 %rd90, %rd1, %rd89;
ld.param.u64 %rd91, [%rd90];
add.s64 %rd92, %rd3, %rd89;
st.local.u64 [%rd92], %rd91;
add.s32 %r225, %r225, 1;
setp.lt.u32	%p17, %r225, 52;
@%p17 bra BB58_1;

BB58_2:
mov.u32 %r226, 0;
@%p16 bra BB58_4;

BB58_3:
mul.wide.s32 %rd93, %r226, 8;
add.s64 %rd94, %rd2, %rd93;
ld.param.u64 %rd95, [%rd94];
add.s64 %rd96, %rd4, %rd93;
st.local.u64 [%rd96], %rd95;
add.s32 %r226, %r226, 1;
setp.lt.u32	%p19, %r226, 52;
@%p19 bra BB58_3;

BB58_4:
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r34, %r31, %r32, %r33;
cvt.u64.u32	%rd9, %r34;
ld.param.u32 %r5, [%rd1+408];
add.s32 %r227, %r5, -1;
mov.u64 %rd97, 0;
setp.lt.s32	%p20, %r227, 1;
mov.u64 %rd272, %rd9;
mov.u64 %rd280, %rd97;
@%p20 bra BB58_10;

mul.wide.s32 %rd99, %r5, 8;
add.s64 %rd260, %rd3, %rd99;
cvt.u64.u32	%rd273, %r34;
mov.u64 %rd281, 0;

BB58_6:
ld.local.u64 %rd15, [%rd260];
or.b64 %rd100, %rd273, %rd15;
and.b64 %rd101, %rd100, -4294967296;
setp.eq.s64	%p21, %rd101, 0;
@%p21 bra BB58_8;
bra.uni BB58_7;

BB58_8:
cvt.u32.u64	%r40, %rd15;
cvt.u32.u64	%r41, %rd273;
div.u32 %r42, %r41, %r40;
rem.u32 %r43, %r41, %r40;
cvt.u64.u32	%rd274, %r42;
cvt.u64.u32	%rd261, %r43;
bra.uni BB58_9;

BB58_7:
div.u64 %rd274, %rd273, %rd15;
rem.u64 %rd261, %rd273, %rd15;

BB58_9:
mov.u64 %rd273, %rd274;
ld.local.u64 %rd102, [%rd260+200];
mul.lo.s64 %rd103, %rd102, %rd261;
add.s64 %rd281, %rd103, %rd281;
add.s64 %rd260, %rd260, -8;
add.s32 %r227, %r227, -1;
setp.gt.s32	%p22, %r227, 0;
mov.u64 %rd265, %rd273;
mov.u64 %rd272, %rd265;
mov.u64 %rd275, %rd281;
mov.u64 %rd280, %rd275;
@%p22 bra BB58_6;

BB58_10:
mov.u64 %rd25, %rd280;
mov.u64 %rd24, %rd272;
ld.local.u64 %rd105, [%rd3+208];
mul.lo.s64 %rd106, %rd105, %rd24;
add.s64 %rd26, %rd106, %rd25;
ld.local.u32 %r9, [%rd4+408];
add.s32 %r228, %r9, -1;
setp.lt.s32	%p23, %r228, 1;
mov.u64 %rd269, %rd9;
mov.u64 %rd278, %rd97;
@%p23 bra BB58_16;

mul.wide.s32 %rd108, %r9, 8;
add.s64 %rd262, %rd4, %rd108;
cvt.u64.u32	%rd270, %r34;
mov.u64 %rd279, 0;

BB58_12:
ld.local.u64 %rd33, [%rd262];
or.b64 %rd109, %rd270, %rd33;
and.b64 %rd110, %rd109, -4294967296;
setp.eq.s64	%p24, %rd110, 0;
@%p24 bra BB58_14;
bra.uni BB58_13;

BB58_14:
cvt.u32.u64	%r52, %rd33;
cvt.u32.u64	%r53, %rd270;
div.u32 %r54, %r53, %r52;
rem.u32 %r55, %r53, %r52;
cvt.u64.u32	%rd271, %r54;
cvt.u64.u32	%rd263, %r55;
bra.uni BB58_15;

BB58_13:
div.u64 %rd271, %rd270, %rd33;
rem.u64 %rd263, %rd270, %rd33;

BB58_15:
mov.u64 %rd270, %rd271;
ld.local.u64 %rd111, [%rd262+200];
mul.lo.s64 %rd112, %rd111, %rd263;
add.s64 %rd279, %rd112, %rd279;
add.s64 %rd262, %rd262, -8;
add.s32 %r228, %r228, -1;
setp.gt.s32	%p25, %r228, 0;
mov.u64 %rd269, %rd270;
mov.u64 %rd278, %rd279;
@%p25 bra BB58_12;

BB58_16:
ld.local.u64 %rd113, [%rd4+208];
mul.lo.s64 %rd114, %rd113, %rd269;
add.s64 %rd44, %rd114, %rd278;
mov.u32 %r56, %nctaid.y;
setp.eq.s32	%p26, %r56, 1;
mov.u32 %r13, %ntid.y;
cvt.u64.u32	%rd45, %r13;
@%p26 bra BB58_58;
bra.uni BB58_17;

BB58_58:
cvt.u64.u32	%rd230, %r34;
ld.local.u64 %rd68, [%rd3];
ld.local.u64 %rd69, [%rd4];
min.u64 %rd231, %rd83, %rd45;
cvt.u32.u64	%r24, %rd231;
setp.ge.u64	%p104, %rd230, %rd84;
mov.u16 %rs83, %rs18;
@%p104 bra BB58_68;

mov.u32 %r189, %tid.y;
cvt.u64.u32	%rd284, %r189;
setp.ge.u64	%p105, %rd284, %rd83;
mov.u16 %rs83, %rs18;
@%p105 bra BB58_68;

mul.lo.s32 %r190, %r13, 3;
cvt.u64.u32	%rd71, %r190;
shl.b32 %r191, %r13, 1;
cvt.u64.u32	%rd72, %r191;
shl.b32 %r192, %r13, 2;
cvt.u64.u32	%rd73, %r192;
mov.u16 %rs84, %rs18;

BB58_61:
add.s64 %rd75, %rd284, %rd71;
setp.lt.u64	%p106, %rd75, %rd83;
mul.lo.s64 %rd232, %rd284, %rd82;
add.s64 %rd233, %rd232, %rd44;
add.s64 %rd76, %rd69, %rd233;
add.s64 %rd77, %rd284, %rd45;
mul.lo.s64 %rd234, %rd77, %rd82;
add.s64 %rd235, %rd234, %rd44;
add.s64 %rd78, %rd69, %rd235;
add.s64 %rd79, %rd284, %rd72;
mul.lo.s64 %rd236, %rd79, %rd82;
add.s64 %rd237, %rd236, %rd44;
add.s64 %rd80, %rd69, %rd237;
@%p106 bra BB58_66;
bra.uni BB58_62;

BB58_66:
and.b16 %rs60, %rs84, 255;
setp.ne.s16	%p118, %rs60, 0;
mul.lo.s64 %rd238, %rd75, %rd82;
add.s64 %rd239, %rd238, %rd44;
add.s64 %rd240, %rd69, %rd239;
ld.u8 %rs61, [%rd76];
setp.ne.s16	%p119, %rs61, 0;
and.pred %p120, %p119, %p118;
ld.u8 %rs62, [%rd78];
setp.ne.s16	%p121, %rs62, 0;
and.pred %p122, %p120, %p121;
ld.u8 %rs63, [%rd80];
setp.ne.s16	%p123, %rs63, 0;
and.pred %p124, %p122, %p123;
ld.u8 %rs64, [%rd240];
setp.ne.s16	%p125, %rs64, 0;
and.pred %p140, %p125, %p124;
bra.uni BB58_67;

BB58_62:
setp.lt.u64	%p107, %rd79, %rd83;
@%p107 bra BB58_65;
bra.uni BB58_63;

BB58_65:
and.b16 %rs56, %rs84, 255;
setp.ne.s16	%p112, %rs56, 0;
ld.u8 %rs57, [%rd76];
setp.ne.s16	%p113, %rs57, 0;
and.pred %p114, %p113, %p112;
ld.u8 %rs58, [%rd78];
setp.ne.s16	%p115, %rs58, 0;
and.pred %p116, %p114, %p115;
ld.u8 %rs59, [%rd80];
setp.ne.s16	%p117, %rs59, 0;
and.pred %p140, %p117, %p116;
bra.uni BB58_67;

BB58_63:
and.b16 %rs53, %rs84, 255;
setp.ne.s16	%p108, %rs53, 0;
ld.u8 %rs54, [%rd76];
setp.ne.s16	%p109, %rs54, 0;
and.pred %p140, %p109, %p108;
setp.ge.u64	%p110, %rd77, %rd83;
@%p110 bra BB58_67;

ld.u8 %rs55, [%rd78];
setp.ne.s16	%p111, %rs55, 0;
and.pred %p140, %p111, %p140;

BB58_67:
selp.u16	%rs84, 1, 0, %p140;
add.s64 %rd284, %rd284, %rd73;
setp.lt.u64	%p126, %rd284, %rd83;
mov.u16 %rs83, %rs84;
@%p126 bra BB58_61;

BB58_68:
mov.u32 %r25, %tid.y;
mad.lo.s32 %r195, %r25, %r31, %r33;
cvt.u64.u32	%rd241, %r195;
mov.u64 %rd242, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd243, %rd242, %rd241;
st.shared.u8 [%rd243], %rs83;
clz.b32 %r196, %r24;
mov.u32 %r197, 31;
sub.s32 %r198, %r197, %r196;
mov.u32 %r199, 1;
shl.b32 %r200, %r199, %r198;
setp.eq.s32	%p127, %r24, %r200;
selp.u32	%r201, 1, 0, %p127;
shr.s32 %r231, %r200, %r201;
setp.lt.s32	%p128, %r231, 1;
@%p128 bra BB58_74;

BB58_69:
bar.sync 0;
add.s32 %r202, %r231, %r25;
setp.lt.u32	%p129, %r202, %r24;
setp.lt.u32	%p130, %r25, %r231;
and.pred %p131, %p130, %p129;
@!%p131 bra BB58_73;
bra.uni BB58_70;

BB58_70:
ld.shared.u8 %rs66, [%rd243];
setp.eq.s16	%p132, %rs66, 0;
mov.u16 %rs90, 0;
@%p132 bra BB58_72;

mul.lo.s32 %r208, %r231, %r31;
cvt.u64.u32	%rd247, %r208;
add.s64 %rd249, %rd247, %rd241;
add.s64 %rd251, %rd242, %rd249;
ld.shared.u8 %rs67, [%rd251];
setp.ne.s16	%p133, %rs67, 0;
selp.u16	%rs90, 1, 0, %p133;

BB58_72:
st.shared.u8 [%rd243], %rs90;

BB58_73:
shr.s32 %r231, %r231, 1;
setp.gt.s32	%p134, %r231, 0;
@%p134 bra BB58_69;

BB58_74:
setp.lt.u64	%p135, %rd230, %rd84;
setp.eq.s32	%p136, %r25, 0;
and.pred %p137, %p136, %p135;
@!%p137 bra BB58_76;
bra.uni BB58_75;

BB58_75:
ld.shared.u8 %rs68, [%rd243];
add.s64 %rd259, %rd68, %rd26;
st.u8 [%rd259], %rs68;
bra.uni BB58_76;

BB58_17:
cvt.u64.u32	%rd115, %r34;
mov.u32 %r61, %ctaid.y;
shl.b32 %r62, %r61, 8;
cvt.u64.u32	%rd116, %r62;
sub.s64 %rd117, %rd83, %rd116;
mov.u64 %rd118, 256;
min.u64 %rd46, %rd117, %rd118;
ld.local.u64 %rd47, [%rd4];
mul.lo.s64 %rd119, %rd116, %rd82;
add.s64 %rd48, %rd119, %rd44;
min.u64 %rd120, %rd46, %rd45;
cvt.u32.u64	%r14, %rd120;
setp.ge.u64	%p27, %rd115, %rd84;
mov.u16 %rs88, %rs18;
@%p27 bra BB58_27;

mov.u32 %r63, %tid.y;
cvt.u64.u32	%rd282, %r63;
setp.ge.u64	%p28, %rd282, %rd46;
mov.u16 %rs71, %rs18;
mov.u16 %rs88, %rs71;
@%p28 bra BB58_27;

mov.u16 %rs89, %rs18;

BB58_20:
mul.lo.s32 %r66, %r13, 3;
cvt.u64.u32	%rd122, %r66;
add.s64 %rd51, %rd282, %rd122;
setp.lt.u64	%p29, %rd51, %rd46;
add.s64 %rd52, %rd282, %rd45;
shl.b32 %r67, %r13, 1;
cvt.u64.u32	%rd124, %r67;
add.s64 %rd53, %rd282, %rd124;
mul.lo.s64 %rd125, %rd52, %rd82;
add.s64 %rd126, %rd125, %rd48;
add.s64 %rd54, %rd47, %rd126;
mul.lo.s64 %rd127, %rd53, %rd82;
add.s64 %rd128, %rd127, %rd48;
add.s64 %rd55, %rd47, %rd128;
@%p29 bra BB58_25;
bra.uni BB58_21;

BB58_25:
and.b16 %rs26, %rs89, 255;
setp.ne.s16	%p41, %rs26, 0;
mul.lo.s64 %rd135, %rd282, %rd82;
add.s64 %rd136, %rd135, %rd48;
add.s64 %rd137, %rd47, %rd136;
mul.lo.s64 %rd138, %rd51, %rd82;
add.s64 %rd139, %rd138, %rd48;
add.s64 %rd140, %rd47, %rd139;
ld.u8 %rs27, [%rd137];
setp.ne.s16	%p42, %rs27, 0;
and.pred %p43, %p42, %p41;
ld.u8 %rs28, [%rd54];
setp.ne.s16	%p44, %rs28, 0;
and.pred %p45, %p43, %p44;
ld.u8 %rs29, [%rd55];
setp.ne.s16	%p46, %rs29, 0;
and.pred %p47, %p45, %p46;
ld.u8 %rs30, [%rd140];
setp.ne.s16	%p48, %rs30, 0;
and.pred %p138, %p48, %p47;
bra.uni BB58_26;

BB58_21:
setp.lt.u64	%p30, %rd53, %rd46;
@%p30 bra BB58_24;
bra.uni BB58_22;

BB58_24:
and.b16 %rs22, %rs89, 255;
setp.ne.s16	%p35, %rs22, 0;
mul.lo.s64 %rd132, %rd282, %rd82;
add.s64 %rd133, %rd132, %rd48;
add.s64 %rd134, %rd47, %rd133;
ld.u8 %rs23, [%rd134];
setp.ne.s16	%p36, %rs23, 0;
and.pred %p37, %p36, %p35;
ld.u8 %rs24, [%rd54];
setp.ne.s16	%p38, %rs24, 0;
and.pred %p39, %p37, %p38;
ld.u8 %rs25, [%rd55];
setp.ne.s16	%p40, %rs25, 0;
and.pred %p138, %p40, %p39;
bra.uni BB58_26;

BB58_22:
and.b16 %rs19, %rs89, 255;
setp.ne.s16	%p31, %rs19, 0;
mul.lo.s64 %rd129, %rd282, %rd82;
add.s64 %rd130, %rd129, %rd48;
add.s64 %rd131, %rd47, %rd130;
ld.u8 %rs20, [%rd131];
setp.ne.s16	%p32, %rs20, 0;
and.pred %p138, %p32, %p31;
setp.ge.u64	%p33, %rd52, %rd46;
@%p33 bra BB58_26;

ld.u8 %rs21, [%rd54];
setp.ne.s16	%p34, %rs21, 0;
and.pred %p138, %p34, %p138;

BB58_26:
selp.u16	%rs89, 1, 0, %p138;
shl.b32 %r69, %r13, 2;
cvt.u64.u32	%rd141, %r69;
add.s64 %rd282, %rd282, %rd141;
setp.lt.u64	%p49, %rd282, %rd46;
mov.u16 %rs77, %rs89;
mov.u16 %rs88, %rs77;
@%p49 bra BB58_20;

BB58_27:
mov.u16 %rs3, %rs88;
mov.u32 %r15, %tid.y;
mad.lo.s32 %r72, %r15, %r31, %r33;
cvt.u64.u32	%rd142, %r72;
mov.u64 %rd143, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd144, %rd143, %rd142;
st.shared.u8 [%rd144], %rs3;
clz.b32 %r73, %r14;
mov.u32 %r74, 31;
sub.s32 %r75, %r74, %r73;
mov.u32 %r76, 1;
shl.b32 %r77, %r76, %r75;
setp.eq.s32	%p50, %r14, %r77;
selp.u32	%r78, 1, 0, %p50;
shr.s32 %r229, %r77, %r78;
setp.lt.s32	%p51, %r229, 1;
@%p51 bra BB58_33;

BB58_28:
bar.sync 0;
add.s32 %r79, %r229, %r15;
setp.lt.u32	%p52, %r79, %r14;
setp.lt.u32	%p53, %r15, %r229;
and.pred %p54, %p53, %p52;
@!%p54 bra BB58_32;
bra.uni BB58_29;

BB58_29:
ld.shared.u8 %rs32, [%rd144];
setp.eq.s16	%p55, %rs32, 0;
mov.u16 %rs69, 0;
@%p55 bra BB58_31;

mul.lo.s32 %r85, %r229, %r31;
cvt.u64.u32	%rd148, %r85;
add.s64 %rd150, %rd148, %rd142;
add.s64 %rd152, %rd143, %rd150;
ld.shared.u8 %rs33, [%rd152];
setp.ne.s16	%p56, %rs33, 0;
selp.u16	%rs69, 1, 0, %p56;

BB58_31:
st.shared.u8 [%rd144], %rs69;

BB58_32:
shr.s32 %r229, %r229, 1;
setp.gt.s32	%p57, %r229, 0;
@%p57 bra BB58_28;

BB58_33:
setp.lt.u64	%p58, %rd115, %rd84;
setp.eq.s32	%p59, %r15, 0;
and.pred %p60, %p59, %p58;
@!%p60 bra BB58_35;
bra.uni BB58_34;

BB58_34:
ld.shared.u8 %rs34, [%rd144];
add.u64 %rd160, %SP, 1;
cvta.to.local.u64 %rd161, %rd160;
st.local.u8 [%rd161], %rs34;
ld.local.u8 %rs35, [%rd161];
add.u64 %rd162, %SP, 0;
cvta.to.local.u64 %rd163, %rd162;
st.local.u8 [%rd163], %rs35;
ld.local.u8 %rs36, [%rd163];
cvt.u64.u32	%rd164, %r61;
mul.lo.s64 %rd165, %rd164, %rd84;
add.s64 %rd167, %rd165, %rd115;
cvta.to.global.u64 %rd168, %rd85;
add.s64 %rd169, %rd168, %rd167;
st.volatile.global.u8 [%rd169], %rs36;

BB58_35:
membar.gl;
bar.sync 0;
or.b32 %r107, %r15, %r33;
setp.ne.s32	%p61, %r107, 0;
@%p61 bra BB58_37;

cvta.to.global.u64 %rd170, %rd86;
mul.wide.u32 %rd171, %r32, 4;
add.s64 %rd172, %rd170, %rd171;
atom.global.add.u32 %r109, [%rd172], 1;
add.s32 %r111, %r56, -1;
setp.eq.s32	%p62, %r109, %r111;
selp.u32	%r112, 1, 0, %p62;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r112;

BB58_37:
bar.sync 0;
ld.shared.u32 %r113, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAllS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p63, %r113, 0;
@%p63 bra BB58_76;

setp.ge.u32	%p64, %r15, %r56;
mov.u16 %rs87, %rs18;
@%p64 bra BB58_40;

cvt.u64.u32	%rd173, %r15;
mul.lo.s64 %rd174, %rd173, %rd84;
add.s64 %rd176, %rd174, %rd115;
cvta.to.global.u64 %rd177, %rd85;
add.s64 %rd178, %rd177, %rd176;
ld.volatile.global.u8 %rs87, [%rd178];

BB58_40:
mov.u16 %rs7, %rs87;
setp.lt.u32	%p65, %r56, %r13;
sub.s32 %r127, %r56, %r13;
cvt.u64.u32	%rd180, %r127;
selp.b64	%rd57, 0, %rd180, %p65;
ld.local.u64 %rd58, [%rd3];
min.u32 %r19, %r56, %r13;
mov.u16 %rs85, %rs7;
@%p27 bra BB58_50;

cvt.u64.u32	%rd283, %r15;
setp.ge.u64	%p67, %rd283, %rd57;
mov.u16 %rs79, %rs7;
mov.u16 %rs85, %rs79;
@%p67 bra BB58_50;

mov.u16 %rs86, %rs7;

BB58_43:
mul.lo.s32 %r130, %r13, 3;
cvt.u64.u32	%rd181, %r130;
add.s64 %rd61, %rd283, %rd181;
setp.lt.u64	%p69, %rd61, %rd57;
add.s64 %rd62, %rd283, %rd45;
shl.b32 %r133, %r13, 1;
cvt.u64.u32	%rd185, %r133;
add.s64 %rd63, %rd283, %rd185;
mul.lo.s64 %rd186, %rd45, %rd84;
add.s64 %rd188, %rd186, %rd115;
mul.lo.s64 %rd189, %rd283, %rd84;
add.s64 %rd190, %rd189, %rd188;
cvta.to.global.u64 %rd191, %rd85;
add.s64 %rd64, %rd191, %rd190;
mul.lo.s64 %rd192, %rd62, %rd84;
add.s64 %rd193, %rd192, %rd188;
add.s64 %rd65, %rd191, %rd193;
mul.lo.s64 %rd194, %rd63, %rd84;
add.s64 %rd195, %rd194, %rd188;
add.s64 %rd66, %rd191, %rd195;
@%p69 bra BB58_48;
bra.uni BB58_44;

BB58_48:
and.b16 %rs44, %rs86, 255;
setp.ne.s16	%p83, %rs44, 0;
mul.lo.s64 %rd204, %rd61, %rd84;
add.s64 %rd205, %rd204, %rd188;
add.s64 %rd207, %rd191, %rd205;
ld.volatile.global.u8 %rs45, [%rd64];
setp.ne.s16	%p84, %rs45, 0;
and.pred %p85, %p84, %p83;
ld.volatile.global.u8 %rs46, [%rd65];
setp.ne.s16	%p86, %rs46, 0;
and.pred %p87, %p85, %p86;
ld.volatile.global.u8 %rs47, [%rd66];
setp.ne.s16	%p88, %rs47, 0;
and.pred %p89, %p87, %p88;
ld.volatile.global.u8 %rs48, [%rd207];
setp.ne.s16	%p90, %rs48, 0;
and.pred %p139, %p90, %p89;
bra.uni BB58_49;

BB58_44:
setp.lt.u64	%p71, %rd63, %rd57;
@%p71 bra BB58_47;
bra.uni BB58_45;

BB58_47:
and.b16 %rs40, %rs86, 255;
setp.ne.s16	%p77, %rs40, 0;
ld.volatile.global.u8 %rs41, [%rd64];
setp.ne.s16	%p78, %rs41, 0;
and.pred %p79, %p78, %p77;
ld.volatile.global.u8 %rs42, [%rd65];
setp.ne.s16	%p80, %rs42, 0;
and.pred %p81, %p79, %p80;
ld.volatile.global.u8 %rs43, [%rd66];
setp.ne.s16	%p82, %rs43, 0;
and.pred %p139, %p82, %p81;
bra.uni BB58_49;

BB58_45:
and.b16 %rs37, %rs86, 255;
setp.ne.s16	%p72, %rs37, 0;
ld.volatile.global.u8 %rs38, [%rd64];
setp.ne.s16	%p74, %rs38, 0;
and.pred %p139, %p74, %p72;
setp.ge.u64	%p75, %rd62, %rd57;
@%p75 bra BB58_49;

ld.volatile.global.u8 %rs39, [%rd65];
setp.ne.s16	%p76, %rs39, 0;
and.pred %p139, %p76, %p139;

BB58_49:
selp.u16	%rs86, 1, 0, %p139;
shl.b32 %r150, %r13, 2;
cvt.u64.u32	%rd208, %r150;
add.s64 %rd283, %rd283, %rd208;
setp.lt.u64	%p92, %rd283, %rd57;
mov.u16 %rs85, %rs86;
@%p92 bra BB58_43;

BB58_50:
st.shared.u8 [%rd144], %rs85;
clz.b32 %r156, %r19;
sub.s32 %r158, %r74, %r156;
shl.b32 %r160, %r76, %r158;
setp.eq.s32	%p93, %r19, %r160;
selp.u32	%r161, 1, 0, %p93;
shr.s32 %r230, %r160, %r161;
setp.lt.s32	%p94, %r230, 1;
@%p94 bra BB58_56;

BB58_51:
bar.sync 0;
add.s32 %r162, %r230, %r15;
setp.lt.u32	%p95, %r162, %r19;
setp.lt.u32	%p96, %r15, %r230;
and.pred %p97, %p96, %p95;
@!%p97 bra BB58_55;
bra.uni BB58_52;

BB58_52:
ld.shared.u8 %rs50, [%rd144];
setp.eq.s16	%p98, %rs50, 0;
mov.u16 %rs70, 0;
@%p98 bra BB58_54;

mul.lo.s32 %r168, %r230, %r31;
cvt.u64.u32	%rd217, %r168;
add.s64 %rd219, %rd217, %rd142;
add.s64 %rd221, %rd143, %rd219;
ld.shared.u8 %rs51, [%rd221];
setp.ne.s16	%p99, %rs51, 0;
selp.u16	%rs70, 1, 0, %p99;

BB58_54:
st.shared.u8 [%rd144], %rs70;

BB58_55:
shr.s32 %r230, %r230, 1;
setp.gt.s32	%p100, %r230, 0;
@%p100 bra BB58_51;

BB58_56:
@!%p60 bra BB58_76;
bra.uni BB58_57;

BB58_57:
ld.shared.u8 %rs52, [%rd144];
add.s64 %rd229, %rd58, %rd26;
st.u8 [%rd229], %rs52;

BB58_76:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<53>;
.reg .b16 %rs<140>;
.reg .b32 %r<36>;
.reg .b64 %rd<25>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB59_56;

ld.param.u64 %rd7, [%rd2];
cvta.to.global.u64 %rd3, %rd7;
ld.param.u32 %r22, [%rd2+108];
mul.lo.s32 %r2, %r1, %r22;
mov.u32 %r3, %tid.x;
mov.u32 %r4, %ntid.x;
setp.ge.u32	%p2, %r3, %r14;
mov.u16 %rs138, %rs15;
@%p2 bra BB59_4;

mov.u32 %r33, %r3;
mov.u16 %rs139, %rs15;

BB59_3:
mov.u32 %r5, %r33;
add.s32 %r23, %r5, %r2;
cvt.u64.u32	%rd8, %r23;
add.s64 %rd9, %rd3, %rd8;
ld.global.u8 %rs16, [%rd9];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p3, %rs18, 0;
selp.u16	%rs139, 1, 0, %p3;
add.s32 %r6, %r4, %r5;
setp.lt.u32	%p4, %r6, %r14;
mov.u32 %r33, %r6;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p4 bra BB59_3;

BB59_4:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p5, %r4, 0;
mov.u16 %rs131, %rs15;
@%p5 bra BB59_54;

cvt.u64.u32	%rd10, %r3;
mov.u64 %rd11, smemChar;
add.s64 %rd4, %rd11, %rd10;
setp.ge.u32	%p6, %r3, %r4;
@%p6 bra BB59_7;

st.shared.u8 [%rd4], %rs3;

BB59_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r4, %r7;
setp.ge.u32	%p7, %r7, %r4;
mov.u16 %rs134, %rs3;
@%p7 bra BB59_15;

mov.u32 %r24, %tid.x;
div.u32 %r25, %r24, %r7;
setp.ne.s32	%p8, %r25, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p8 bra BB59_15;

setp.lt.u32	%p9, %r24, %r4;
selp.b16	%rs135, %rs3, %rs15, %p9;
add.s32 %r34, %r7, %r24;
setp.ge.u32	%p10, %r34, %r4;
@%p10 bra BB59_14;

mov.u16 %rs136, %rs135;

BB59_11:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p11, %rs20, 0;
@%p11 bra BB59_13;

cvt.u64.u32	%rd12, %r34;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs21, [%rd14];
setp.ne.s16	%p12, %rs21, 0;
selp.u16	%rs137, 1, 0, %p12;

BB59_13:
mov.u16 %rs136, %rs137;
add.s32 %r34, %r34, %r7;
setp.lt.u32	%p13, %r34, %r4;
mov.u16 %rs135, %rs136;
@%p13 bra BB59_11;

BB59_14:
mov.u16 %rs134, %rs135;
cvt.u64.u32	%rd15, %r24;
add.s64 %rd17, %rd11, %rd15;
st.shared.u8 [%rd17], %rs134;

BB59_15:
mov.u16 %rs9, %rs134;
bar.sync 0;
mov.u32 %r28, %tid.x;
setp.ne.s32	%p14, %r28, 0;
mov.u16 %rs131, %rs9;
@%p14 bra BB59_54;

setp.eq.s32	%p15, %r8, 32;
@%p15 bra BB59_22;
bra.uni BB59_17;

BB59_22:
mov.u16 %rs25, 1;
setp.ne.s16	%p20, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p20 bra BB59_54;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p21, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p21 bra BB59_54;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p22, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p22 bra BB59_54;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p23, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p23 bra BB59_54;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p24, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p24 bra BB59_54;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p25, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p25 bra BB59_54;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p26, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p26 bra BB59_54;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p27, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p27 bra BB59_54;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p28, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p28 bra BB59_54;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p29, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p29 bra BB59_54;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p30, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p30 bra BB59_54;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p31, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p31 bra BB59_54;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p32, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p32 bra BB59_54;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p33, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p33 bra BB59_54;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p34, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p34 bra BB59_54;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p35, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p35 bra BB59_54;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p36, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p36 bra BB59_54;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p37, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p37 bra BB59_54;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p38, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p38 bra BB59_54;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p39, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p39 bra BB59_54;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p40, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p40 bra BB59_54;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p41, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p41 bra BB59_54;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p42, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p42 bra BB59_54;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p43, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p43 bra BB59_54;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p44, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p44 bra BB59_54;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p45, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p45 bra BB59_54;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p46, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p46 bra BB59_54;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p47, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p47 bra BB59_54;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p48, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p48 bra BB59_54;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p49, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p49 bra BB59_54;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p50, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p50 bra BB59_54;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p51, %rs86, 0;
selp.u16	%rs131, 1, 0, %p51;
bra.uni BB59_54;

BB59_17:
add.s64 %rd24, %rd11, 1;
mov.u32 %r35, 1;
setp.lt.u32	%p16, %r8, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p16 bra BB59_54;

mov.u16 %rs132, %rs9;

BB59_19:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p17, %rs23, 0;
@%p17 bra BB59_21;

ld.shared.u8 %rs24, [%rd24];
setp.ne.s16	%p18, %rs24, 0;
selp.u16	%rs133, 1, 0, %p18;

BB59_21:
mov.u16 %rs132, %rs133;
add.s64 %rd24, %rd24, 1;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p19, %r35, %r8;
mov.u16 %rs131, %rs132;
@%p19 bra BB59_19;

BB59_54:
mov.u32 %r30, %tid.x;
setp.ne.s32	%p52, %r30, 0;
@%p52 bra BB59_56;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
ld.param.u32 %r31, [%rd1+108];
mul.lo.s32 %r32, %r1, %r31;
cvt.u64.u32	%rd22, %r32;
add.s64 %rd23, %rd21, %rd22;
st.global.u8 [%rd23], %rs131;

BB59_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .b32 %r<25>;
.reg .b64 %rd<11>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB60_4;

ld.param.u64 %rd4, [%rd2];
cvta.to.global.u64 %rd3, %rd4;
ld.param.u32 %r20, [%rd2+108];
mul.lo.s32 %r24, %r1, %r20;
setp.eq.s32	%p2, %r8, 0;
mov.u32 %r23, 0;
@%p2 bra BB60_3;

BB60_2:
cvt.u64.u32	%rd5, %r24;
add.s64 %rd6, %rd3, %rd5;
ld.global.u8 %rs5, [%rd6];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p3, %rs7, 0;
selp.u16	%rs8, 1, 0, %p3;
add.s32 %r24, %r24, %r7;
add.s32 %r23, %r23, 1;
setp.lt.u32	%p4, %r23, %r8;
@%p4 bra BB60_2;

BB60_3:
ld.param.u64 %rd7, [%rd1];
cvta.to.global.u64 %rd8, %rd7;
ld.param.u32 %r21, [%rd1+108];
mul.lo.s32 %r22, %r1, %r21;
cvt.u64.u32	%rd9, %r22;
add.s64 %rd10, %rd8, %rd9;
st.global.u8 [%rd10], %rs8;

BB60_4:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot61[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<64>;
.reg .b16 %rs<115>;
.reg .b32 %r<220>;
.reg .b64 %rd<102>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd101, __local_depot61;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r40, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd12, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd13, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd14, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd15, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd16, [%rd14];
cvta.to.global.u64 %rd17, %rd16;
ld.param.u64 %rd18, [%rd15];
cvta.to.global.u64 %rd1, %rd18;
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r1, %r43, %r44, %r45;
mov.u32 %r218, %tid.y;
ld.param.u32 %r46, [%rd14+108];
mul.lo.s32 %r47, %r1, %r46;
ld.param.u32 %r48, [%rd15+108];
mul.lo.s32 %r3, %r1, %r48;
mov.u32 %r49, %nctaid.y;
setp.eq.s32	%p1, %r49, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd19, %r47;
add.s64 %rd2, %rd17, %rd19;
@%p1 bra BB61_40;
bra.uni BB61_1;

BB61_40:
setp.lt.u32	%p45, %r1, %r42;
min.u32 %r30, %r41, %r4;
setp.lt.u32	%p46, %r218, %r41;
and.pred %p47, %p45, %p46;
mov.u16 %rs107, %rs33;
@!%p47 bra BB61_49;
bra.uni BB61_41;

BB61_41:
mov.u16 %rs108, %rs33;

BB61_42:
mad.lo.s32 %r32, %r4, 3, %r218;
setp.lt.u32	%p48, %r32, %r41;
add.s32 %r33, %r218, %r4;
shl.b32 %r175, %r4, 1;
add.s32 %r34, %r218, %r175;
mad.lo.s32 %r176, %r218, %r40, %r3;
cvt.u64.u32	%rd79, %r176;
add.s64 %rd9, %rd1, %rd79;
mad.lo.s32 %r177, %r33, %r40, %r3;
cvt.u64.u32	%rd80, %r177;
add.s64 %rd10, %rd1, %rd80;
mad.lo.s32 %r178, %r34, %r40, %r3;
cvt.u64.u32	%rd81, %r178;
add.s64 %rd11, %rd1, %rd81;
@%p48 bra BB61_47;
bra.uni BB61_43;

BB61_47:
ld.global.u8 %rs81, [%rd9];
mad.lo.s32 %r179, %r32, %r40, %r3;
cvt.u64.u32	%rd82, %r179;
add.s64 %rd83, %rd1, %rd82;
or.b16 %rs82, %rs81, %rs108;
ld.global.u8 %rs83, [%rd10];
or.b16 %rs84, %rs82, %rs83;
ld.global.u8 %rs85, [%rd11];
or.b16 %rs86, %rs84, %rs85;
ld.global.u8 %rs87, [%rd83];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB61_48;

BB61_43:
setp.lt.u32	%p49, %r34, %r41;
@%p49 bra BB61_46;
bra.uni BB61_44;

BB61_46:
ld.global.u8 %rs76, [%rd9];
or.b16 %rs77, %rs76, %rs108;
ld.global.u8 %rs78, [%rd10];
or.b16 %rs79, %rs77, %rs78;
ld.global.u8 %rs80, [%rd11];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB61_48;

BB61_44:
ld.global.u8 %rs74, [%rd9];
or.b16 %rs97, %rs74, %rs108;
setp.ge.u32	%p50, %r33, %r41;
@%p50 bra BB61_48;

ld.global.u8 %rs75, [%rd10];
or.b16 %rs97, %rs97, %rs75;

BB61_48:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p51, %rs88, 0;
selp.u16	%rs108, 1, 0, %p51;
shl.b32 %r181, %r4, 2;
add.s32 %r218, %r218, %r181;
setp.lt.u32	%p52, %r218, %r41;
mov.u16 %rs107, %rs108;
@%p52 bra BB61_42;

BB61_49:
mov.u32 %r36, %tid.y;
mad.lo.s32 %r184, %r36, %r43, %r45;
cvt.u64.u32	%rd84, %r184;
mov.u64 %rd85, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd86, %rd85, %rd84;
st.shared.u8 [%rd86], %rs107;
clz.b32 %r185, %r30;
mov.u32 %r186, 31;
sub.s32 %r187, %r186, %r185;
mov.u32 %r188, 1;
shl.b32 %r189, %r188, %r187;
setp.eq.s32	%p53, %r30, %r189;
selp.u32	%r190, 1, 0, %p53;
shr.s32 %r219, %r189, %r190;
setp.lt.s32	%p54, %r219, 1;
@%p54 bra BB61_55;

BB61_50:
bar.sync 0;
add.s32 %r191, %r219, %r36;
setp.lt.u32	%p55, %r191, %r30;
setp.lt.u32	%p56, %r36, %r219;
and.pred %p57, %p56, %p55;
@!%p57 bra BB61_54;
bra.uni BB61_51;

BB61_51:
ld.shared.u8 %rs90, [%rd86];
mov.u16 %rs114, 1;
setp.ne.s16	%p58, %rs90, 0;
@%p58 bra BB61_53;

mul.lo.s32 %r197, %r219, %r43;
cvt.u64.u32	%rd90, %r197;
add.s64 %rd92, %rd90, %rd84;
add.s64 %rd94, %rd85, %rd92;
ld.shared.u8 %rs91, [%rd94];
setp.ne.s16	%p59, %rs91, 0;
selp.u16	%rs114, 1, 0, %p59;

BB61_53:
st.shared.u8 [%rd86], %rs114;

BB61_54:
shr.s32 %r219, %r219, 1;
setp.gt.s32	%p60, %r219, 0;
@%p60 bra BB61_50;

BB61_55:
setp.eq.s32	%p62, %r36, 0;
and.pred %p63, %p62, %p45;
@!%p63 bra BB61_57;
bra.uni BB61_56;

BB61_56:
ld.shared.u8 %rs92, [%rd86];
st.global.u8 [%rd2], %rs92;
bra.uni BB61_57;

BB61_1:
setp.lt.u32	%p2, %r1, %r42;
mov.u32 %r50, %ctaid.y;
shl.b32 %r51, %r50, 8;
sub.s32 %r52, %r41, %r51;
mov.u32 %r53, 256;
min.u32 %r5, %r52, %r53;
mad.lo.s32 %r6, %r51, %r40, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p3, %r218, %r5;
and.pred %p4, %p2, %p3;
mov.u16 %rs112, %rs33;
@!%p4 bra BB61_10;
bra.uni BB61_2;

BB61_2:
mov.u32 %r214, %tid.y;
mov.u16 %rs113, %rs33;

BB61_3:
mad.lo.s32 %r10, %r4, 3, %r214;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r214, %r4;
shl.b32 %r55, %r4, 1;
add.s32 %r12, %r214, %r55;
mad.lo.s32 %r56, %r214, %r40, %r6;
cvt.u64.u32	%rd20, %r56;
add.s64 %rd3, %rd1, %rd20;
mad.lo.s32 %r57, %r11, %r40, %r6;
cvt.u64.u32	%rd21, %r57;
add.s64 %rd4, %rd1, %rd21;
mad.lo.s32 %r58, %r12, %r40, %r6;
cvt.u64.u32	%rd22, %r58;
add.s64 %rd5, %rd1, %rd22;
@%p5 bra BB61_8;
bra.uni BB61_4;

BB61_8:
ld.global.u8 %rs41, [%rd3];
mad.lo.s32 %r59, %r10, %r40, %r6;
cvt.u64.u32	%rd23, %r59;
add.s64 %rd24, %rd1, %rd23;
or.b16 %rs42, %rs41, %rs113;
ld.global.u8 %rs43, [%rd4];
or.b16 %rs44, %rs42, %rs43;
ld.global.u8 %rs45, [%rd5];
or.b16 %rs46, %rs44, %rs45;
ld.global.u8 %rs47, [%rd24];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB61_9;

BB61_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB61_7;
bra.uni BB61_5;

BB61_7:
ld.global.u8 %rs36, [%rd3];
or.b16 %rs37, %rs36, %rs113;
ld.global.u8 %rs38, [%rd4];
or.b16 %rs39, %rs37, %rs38;
ld.global.u8 %rs40, [%rd5];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB61_9;

BB61_5:
ld.global.u8 %rs34, [%rd3];
or.b16 %rs93, %rs34, %rs113;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB61_9;

ld.global.u8 %rs35, [%rd4];
or.b16 %rs93, %rs93, %rs35;

BB61_9:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p8, %rs48, 0;
selp.u16	%rs113, 1, 0, %p8;
shl.b32 %r61, %r4, 2;
add.s32 %r214, %r214, %r61;
setp.lt.u32	%p9, %r214, %r5;
mov.u16 %rs102, %rs113;
mov.u16 %rs112, %rs102;
@%p9 bra BB61_3;

BB61_10:
mov.u16 %rs8, %rs112;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r64, %r14, %r43, %r45;
cvt.u64.u32	%rd25, %r64;
mov.u64 %rd26, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd27, %rd26, %rd25;
st.shared.u8 [%rd27], %rs8;
clz.b32 %r65, %r7;
mov.u32 %r66, 31;
sub.s32 %r67, %r66, %r65;
mov.u32 %r68, 1;
shl.b32 %r69, %r68, %r67;
setp.eq.s32	%p10, %r7, %r69;
selp.u32	%r70, 1, 0, %p10;
shr.s32 %r215, %r69, %r70;
setp.lt.s32	%p11, %r215, 1;
@%p11 bra BB61_16;

BB61_11:
bar.sync 0;
add.s32 %r71, %r215, %r14;
setp.lt.u32	%p12, %r71, %r7;
setp.lt.u32	%p13, %r14, %r215;
and.pred %p14, %p13, %p12;
@!%p14 bra BB61_15;
bra.uni BB61_12;

BB61_12:
ld.shared.u8 %rs50, [%rd27];
mov.u16 %rs94, 1;
setp.ne.s16	%p15, %rs50, 0;
@%p15 bra BB61_14;

mul.lo.s32 %r77, %r215, %r43;
cvt.u64.u32	%rd31, %r77;
add.s64 %rd33, %rd31, %rd25;
add.s64 %rd35, %rd26, %rd33;
ld.shared.u8 %rs51, [%rd35];
setp.ne.s16	%p16, %rs51, 0;
selp.u16	%rs94, 1, 0, %p16;

BB61_14:
st.shared.u8 [%rd27], %rs94;

BB61_15:
shr.s32 %r215, %r215, 1;
setp.gt.s32	%p17, %r215, 0;
@%p17 bra BB61_11;

BB61_16:
setp.eq.s32	%p19, %r14, 0;
and.pred %p20, %p19, %p2;
@!%p20 bra BB61_18;
bra.uni BB61_17;

BB61_17:
mov.u32 %r90, %tid.y;
mad.lo.s32 %r93, %r90, %r43, %r45;
cvt.u64.u32	%rd39, %r93;
add.s64 %rd41, %rd26, %rd39;
ld.shared.u8 %rs52, [%rd41];
add.u64 %rd42, %SP, 1;
cvta.to.local.u64 %rd43, %rd42;
st.local.u8 [%rd43], %rs52;
ld.local.u8 %rs53, [%rd43];
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd45, %rd44;
st.local.u8 [%rd45], %rs53;
ld.local.u8 %rs54, [%rd45];
mad.lo.s32 %r97, %r50, %r42, %r1;
cvt.u64.u32	%rd46, %r97;
cvta.to.global.u64 %rd47, %rd12;
add.s64 %rd48, %rd47, %rd46;
st.volatile.global.u8 [%rd48], %rs54;

BB61_18:
membar.gl;
bar.sync 0;
or.b32 %r100, %r14, %r45;
setp.ne.s32	%p21, %r100, 0;
@%p21 bra BB61_20;

cvta.to.global.u64 %rd49, %rd13;
mul.wide.u32 %rd50, %r44, 4;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.u32 %r102, [%rd51], 1;
add.s32 %r104, %r49, -1;
setp.eq.s32	%p22, %r102, %r104;
selp.u32	%r105, 1, 0, %p22;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r105;

BB61_20:
bar.sync 0;
ld.shared.u32 %r106, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p23, %r106, 0;
@%p23 bra BB61_57;

setp.ge.u32	%p24, %r14, %r49;
mov.u16 %rs111, %rs33;
@%p24 bra BB61_23;

mov.u32 %r109, %tid.y;
mad.lo.s32 %r114, %r109, %r42, %r1;
cvt.u64.u32	%rd52, %r114;
cvta.to.global.u64 %rd53, %rd12;
add.s64 %rd54, %rd53, %rd52;
ld.volatile.global.u8 %rs111, [%rd54];

BB61_23:
mov.u16 %rs109, %rs111;
setp.lt.u32	%p26, %r49, %r4;
sub.s32 %r121, %r49, %r4;
selp.b32	%r18, 0, %r121, %p26;
min.u32 %r19, %r49, %r4;
setp.lt.u32	%p27, %r14, %r18;
and.pred %p28, %p2, %p27;
@!%p28 bra BB61_32;
bra.uni BB61_24;

BB61_24:
mov.u32 %r216, %r14;
mov.u16 %rs110, %rs109;

BB61_25:
mov.u32 %r21, %r216;
mad.lo.s32 %r22, %r4, 3, %r21;
setp.lt.u32	%p29, %r22, %r18;
add.s32 %r23, %r21, %r4;
shl.b32 %r124, %r4, 1;
add.s32 %r24, %r21, %r124;
mad.lo.s32 %r129, %r4, %r42, %r1;
mad.lo.s32 %r130, %r21, %r42, %r129;
cvt.u64.u32	%rd55, %r130;
cvta.to.global.u64 %rd56, %rd12;
add.s64 %rd6, %rd56, %rd55;
mad.lo.s32 %r131, %r23, %r42, %r129;
cvt.u64.u32	%rd57, %r131;
add.s64 %rd7, %rd56, %rd57;
mad.lo.s32 %r132, %r24, %r42, %r129;
cvt.u64.u32	%rd58, %r132;
add.s64 %rd8, %rd56, %rd58;
@%p29 bra BB61_30;
bra.uni BB61_26;

BB61_30:
ld.volatile.global.u8 %rs62, [%rd6];
mad.lo.s32 %r139, %r22, %r42, %r129;
cvt.u64.u32	%rd59, %r139;
add.s64 %rd61, %rd56, %rd59;
or.b16 %rs63, %rs62, %rs110;
ld.volatile.global.u8 %rs64, [%rd7];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd8];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd61];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB61_31;

BB61_26:
setp.lt.u32	%p30, %r24, %r18;
@%p30 bra BB61_29;
bra.uni BB61_27;

BB61_29:
ld.volatile.global.u8 %rs57, [%rd6];
or.b16 %rs58, %rs57, %rs110;
ld.volatile.global.u8 %rs59, [%rd7];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd8];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB61_31;

BB61_27:
ld.volatile.global.u8 %rs55, [%rd6];
or.b16 %rs95, %rs55, %rs110;
setp.ge.u32	%p31, %r23, %r18;
@%p31 bra BB61_31;

ld.volatile.global.u8 %rs56, [%rd7];
or.b16 %rs95, %rs95, %rs56;

BB61_31:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p32, %rs69, 0;
selp.u16	%rs110, 1, 0, %p32;
shl.b32 %r141, %r4, 2;
add.s32 %r25, %r21, %r141;
setp.lt.u32	%p33, %r25, %r18;
mov.u32 %r216, %r25;
mov.u16 %rs109, %rs110;
@%p33 bra BB61_25;

BB61_32:
st.shared.u8 [%rd27], %rs109;
clz.b32 %r145, %r19;
sub.s32 %r147, %r66, %r145;
shl.b32 %r149, %r68, %r147;
setp.eq.s32	%p34, %r19, %r149;
selp.u32	%r150, 1, 0, %p34;
shr.s32 %r217, %r149, %r150;
setp.lt.s32	%p35, %r217, 1;
@%p35 bra BB61_38;

BB61_33:
bar.sync 0;
add.s32 %r151, %r217, %r14;
setp.lt.u32	%p36, %r151, %r19;
setp.lt.u32	%p37, %r14, %r217;
and.pred %p38, %p37, %p36;
@!%p38 bra BB61_37;
bra.uni BB61_34;

BB61_34:
ld.shared.u8 %rs71, [%rd27];
mov.u16 %rs96, 1;
setp.ne.s16	%p39, %rs71, 0;
@%p39 bra BB61_36;

mul.lo.s32 %r157, %r217, %r43;
cvt.u64.u32	%rd68, %r157;
add.s64 %rd70, %rd68, %rd25;
add.s64 %rd72, %rd26, %rd70;
ld.shared.u8 %rs72, [%rd72];
setp.ne.s16	%p40, %rs72, 0;
selp.u16	%rs96, 1, 0, %p40;

BB61_36:
st.shared.u8 [%rd27], %rs96;

BB61_37:
shr.s32 %r217, %r217, 1;
setp.gt.s32	%p41, %r217, 0;
@%p41 bra BB61_33;

BB61_38:
@!%p20 bra BB61_57;
bra.uni BB61_39;

BB61_39:
ld.shared.u8 %rs73, [%rd27];
st.global.u8 [%rd2], %rs73;

BB61_57:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<53>;
.reg .b16 %rs<140>;
.reg .b32 %r<41>;
.reg .b64 %rd<25>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB62_56;

mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p2, %r2, %r14;
mov.u16 %rs138, %rs15;
@%p2 bra BB62_4;

ld.param.u64 %rd7, [%rd2];
ld.param.u32 %r22, [%rd2+12];
ld.param.u32 %r23, [%rd2+112];
rem.u32 %r24, %r1, %r22;
mul.lo.s32 %r25, %r23, %r24;
div.u32 %r26, %r1, %r22;
ld.param.u32 %r27, [%rd2+108];
mad.lo.s32 %r4, %r27, %r26, %r25;
cvta.to.global.u64 %rd3, %rd7;
mov.u32 %r38, %r2;
mov.u16 %rs139, %rs15;

BB62_3:
mov.u32 %r5, %r38;
add.s32 %r28, %r4, %r5;
cvt.u64.u32	%rd8, %r28;
add.s64 %rd9, %rd3, %rd8;
ld.global.u8 %rs16, [%rd9];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p3, %rs18, 0;
selp.u16	%rs139, 1, 0, %p3;
add.s32 %r6, %r3, %r5;
setp.lt.u32	%p4, %r6, %r14;
mov.u32 %r38, %r6;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p4 bra BB62_3;

BB62_4:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p5, %r3, 0;
mov.u16 %rs131, %rs15;
@%p5 bra BB62_54;

cvt.u64.u32	%rd10, %r2;
mov.u64 %rd11, smemChar;
add.s64 %rd4, %rd11, %rd10;
setp.ge.u32	%p6, %r2, %r3;
@%p6 bra BB62_7;

st.shared.u8 [%rd4], %rs3;

BB62_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r3, %r7;
setp.ge.u32	%p7, %r7, %r3;
mov.u16 %rs134, %rs3;
@%p7 bra BB62_15;

mov.u32 %r29, %tid.x;
div.u32 %r30, %r29, %r7;
setp.ne.s32	%p8, %r30, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p8 bra BB62_15;

setp.lt.u32	%p9, %r29, %r3;
selp.b16	%rs135, %rs3, %rs15, %p9;
add.s32 %r39, %r7, %r29;
setp.ge.u32	%p10, %r39, %r3;
@%p10 bra BB62_14;

mov.u16 %rs136, %rs135;

BB62_11:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p11, %rs20, 0;
@%p11 bra BB62_13;

cvt.u64.u32	%rd12, %r39;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs21, [%rd14];
setp.ne.s16	%p12, %rs21, 0;
selp.u16	%rs137, 1, 0, %p12;

BB62_13:
mov.u16 %rs136, %rs137;
add.s32 %r39, %r39, %r7;
setp.lt.u32	%p13, %r39, %r3;
mov.u16 %rs135, %rs136;
@%p13 bra BB62_11;

BB62_14:
mov.u16 %rs134, %rs135;
cvt.u64.u32	%rd15, %r29;
add.s64 %rd17, %rd11, %rd15;
st.shared.u8 [%rd17], %rs134;

BB62_15:
mov.u16 %rs9, %rs134;
bar.sync 0;
mov.u32 %r33, %tid.x;
setp.ne.s32	%p14, %r33, 0;
mov.u16 %rs131, %rs9;
@%p14 bra BB62_54;

setp.eq.s32	%p15, %r8, 32;
@%p15 bra BB62_22;
bra.uni BB62_17;

BB62_22:
mov.u16 %rs25, 1;
setp.ne.s16	%p20, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p20 bra BB62_54;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p21, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p21 bra BB62_54;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p22, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p22 bra BB62_54;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p23, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p23 bra BB62_54;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p24, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p24 bra BB62_54;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p25, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p25 bra BB62_54;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p26, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p26 bra BB62_54;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p27, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p27 bra BB62_54;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p28, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p28 bra BB62_54;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p29, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p29 bra BB62_54;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p30, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p30 bra BB62_54;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p31, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p31 bra BB62_54;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p32, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p32 bra BB62_54;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p33, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p33 bra BB62_54;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p34, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p34 bra BB62_54;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p35, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p35 bra BB62_54;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p36, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p36 bra BB62_54;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p37, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p37 bra BB62_54;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p38, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p38 bra BB62_54;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p39, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p39 bra BB62_54;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p40, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p40 bra BB62_54;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p41, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p41 bra BB62_54;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p42, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p42 bra BB62_54;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p43, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p43 bra BB62_54;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p44, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p44 bra BB62_54;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p45, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p45 bra BB62_54;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p46, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p46 bra BB62_54;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p47, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p47 bra BB62_54;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p48, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p48 bra BB62_54;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p49, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p49 bra BB62_54;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p50, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p50 bra BB62_54;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p51, %rs86, 0;
selp.u16	%rs131, 1, 0, %p51;
bra.uni BB62_54;

BB62_17:
add.s64 %rd24, %rd11, 1;
mov.u32 %r40, 1;
setp.lt.u32	%p16, %r8, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p16 bra BB62_54;

mov.u16 %rs132, %rs9;

BB62_19:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p17, %rs23, 0;
@%p17 bra BB62_21;

ld.shared.u8 %rs24, [%rd24];
setp.ne.s16	%p18, %rs24, 0;
selp.u16	%rs133, 1, 0, %p18;

BB62_21:
mov.u16 %rs132, %rs133;
add.s64 %rd24, %rd24, 1;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p19, %r40, %r8;
mov.u16 %rs131, %rs132;
@%p19 bra BB62_19;

BB62_54:
mov.u32 %r35, %tid.x;
setp.ne.s32	%p52, %r35, 0;
@%p52 bra BB62_56;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
ld.param.u32 %r36, [%rd1+108];
mul.lo.s32 %r37, %r1, %r36;
cvt.u64.u32	%rd22, %r37;
add.s64 %rd23, %rd21, %rd22;
st.global.u8 [%rd23], %rs131;

BB62_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .b32 %r<30>;
.reg .b64 %rd<11>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB63_5;

setp.eq.s32	%p2, %r8, 0;
@%p2 bra BB63_4;

ld.param.u64 %rd4, [%rd2];
ld.param.u32 %r20, [%rd2+12];
ld.param.u32 %r21, [%rd2+112];
rem.u32 %r22, %r1, %r20;
mul.lo.s32 %r23, %r21, %r22;
div.u32 %r24, %r1, %r20;
ld.param.u32 %r25, [%rd2+108];
mad.lo.s32 %r29, %r25, %r24, %r23;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r28, 0;

BB63_3:
cvt.u64.u32	%rd5, %r29;
add.s64 %rd6, %rd3, %rd5;
ld.global.u8 %rs5, [%rd6];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p3, %rs7, 0;
selp.u16	%rs8, 1, 0, %p3;
add.s32 %r29, %r29, %r7;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p4, %r28, %r8;
@%p4 bra BB63_3;

BB63_4:
ld.param.u64 %rd7, [%rd1];
cvta.to.global.u64 %rd8, %rd7;
ld.param.u32 %r26, [%rd1+108];
mul.lo.s32 %r27, %r1, %r26;
cvt.u64.u32	%rd9, %r27;
add.s64 %rd10, %rd8, %rd9;
st.global.u8 [%rd10], %rs8;

BB63_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot64[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<64>;
.reg .b16 %rs<115>;
.reg .b32 %r<225>;
.reg .b64 %rd<102>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd101, __local_depot64;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r40, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd12, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd13, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd14, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd15, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd16, [%rd15];
cvta.to.global.u64 %rd1, %rd16;
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r1, %r43, %r44, %r45;
mov.u32 %r223, %tid.y;
ld.param.u32 %r46, [%rd15+12];
rem.u32 %r47, %r1, %r46;
ld.param.u32 %r48, [%rd15+112];
mul.lo.s32 %r49, %r48, %r47;
div.u32 %r50, %r1, %r46;
ld.param.u32 %r51, [%rd14+108];
mul.lo.s32 %r52, %r1, %r51;
ld.param.u64 %rd17, [%rd14];
cvta.to.global.u64 %rd18, %rd17;
ld.param.u32 %r53, [%rd15+108];
mad.lo.s32 %r3, %r53, %r50, %r49;
mov.u32 %r54, %nctaid.y;
setp.eq.s32	%p1, %r54, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd19, %r52;
add.s64 %rd2, %rd18, %rd19;
@%p1 bra BB64_40;
bra.uni BB64_1;

BB64_40:
setp.lt.u32	%p45, %r1, %r42;
min.u32 %r30, %r41, %r4;
setp.lt.u32	%p46, %r223, %r41;
and.pred %p47, %p45, %p46;
mov.u16 %rs107, %rs33;
@!%p47 bra BB64_49;
bra.uni BB64_41;

BB64_41:
mov.u16 %rs108, %rs33;

BB64_42:
mad.lo.s32 %r32, %r4, 3, %r223;
setp.lt.u32	%p48, %r32, %r41;
add.s32 %r33, %r223, %r4;
shl.b32 %r180, %r4, 1;
add.s32 %r34, %r223, %r180;
mad.lo.s32 %r181, %r223, %r40, %r3;
cvt.u64.u32	%rd79, %r181;
add.s64 %rd9, %rd1, %rd79;
mad.lo.s32 %r182, %r33, %r40, %r3;
cvt.u64.u32	%rd80, %r182;
add.s64 %rd10, %rd1, %rd80;
mad.lo.s32 %r183, %r34, %r40, %r3;
cvt.u64.u32	%rd81, %r183;
add.s64 %rd11, %rd1, %rd81;
@%p48 bra BB64_47;
bra.uni BB64_43;

BB64_47:
ld.global.u8 %rs81, [%rd9];
mad.lo.s32 %r184, %r32, %r40, %r3;
cvt.u64.u32	%rd82, %r184;
add.s64 %rd83, %rd1, %rd82;
or.b16 %rs82, %rs81, %rs108;
ld.global.u8 %rs83, [%rd10];
or.b16 %rs84, %rs82, %rs83;
ld.global.u8 %rs85, [%rd11];
or.b16 %rs86, %rs84, %rs85;
ld.global.u8 %rs87, [%rd83];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB64_48;

BB64_43:
setp.lt.u32	%p49, %r34, %r41;
@%p49 bra BB64_46;
bra.uni BB64_44;

BB64_46:
ld.global.u8 %rs76, [%rd9];
or.b16 %rs77, %rs76, %rs108;
ld.global.u8 %rs78, [%rd10];
or.b16 %rs79, %rs77, %rs78;
ld.global.u8 %rs80, [%rd11];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB64_48;

BB64_44:
ld.global.u8 %rs74, [%rd9];
or.b16 %rs97, %rs74, %rs108;
setp.ge.u32	%p50, %r33, %r41;
@%p50 bra BB64_48;

ld.global.u8 %rs75, [%rd10];
or.b16 %rs97, %rs97, %rs75;

BB64_48:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p51, %rs88, 0;
selp.u16	%rs108, 1, 0, %p51;
shl.b32 %r186, %r4, 2;
add.s32 %r223, %r223, %r186;
setp.lt.u32	%p52, %r223, %r41;
mov.u16 %rs107, %rs108;
@%p52 bra BB64_42;

BB64_49:
mov.u32 %r36, %tid.y;
mad.lo.s32 %r189, %r36, %r43, %r45;
cvt.u64.u32	%rd84, %r189;
mov.u64 %rd85, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd86, %rd85, %rd84;
st.shared.u8 [%rd86], %rs107;
clz.b32 %r190, %r30;
mov.u32 %r191, 31;
sub.s32 %r192, %r191, %r190;
mov.u32 %r193, 1;
shl.b32 %r194, %r193, %r192;
setp.eq.s32	%p53, %r30, %r194;
selp.u32	%r195, 1, 0, %p53;
shr.s32 %r224, %r194, %r195;
setp.lt.s32	%p54, %r224, 1;
@%p54 bra BB64_55;

BB64_50:
bar.sync 0;
add.s32 %r196, %r224, %r36;
setp.lt.u32	%p55, %r196, %r30;
setp.lt.u32	%p56, %r36, %r224;
and.pred %p57, %p56, %p55;
@!%p57 bra BB64_54;
bra.uni BB64_51;

BB64_51:
ld.shared.u8 %rs90, [%rd86];
mov.u16 %rs114, 1;
setp.ne.s16	%p58, %rs90, 0;
@%p58 bra BB64_53;

mul.lo.s32 %r202, %r224, %r43;
cvt.u64.u32	%rd90, %r202;
add.s64 %rd92, %rd90, %rd84;
add.s64 %rd94, %rd85, %rd92;
ld.shared.u8 %rs91, [%rd94];
setp.ne.s16	%p59, %rs91, 0;
selp.u16	%rs114, 1, 0, %p59;

BB64_53:
st.shared.u8 [%rd86], %rs114;

BB64_54:
shr.s32 %r224, %r224, 1;
setp.gt.s32	%p60, %r224, 0;
@%p60 bra BB64_50;

BB64_55:
setp.eq.s32	%p62, %r36, 0;
and.pred %p63, %p62, %p45;
@!%p63 bra BB64_57;
bra.uni BB64_56;

BB64_56:
ld.shared.u8 %rs92, [%rd86];
st.global.u8 [%rd2], %rs92;
bra.uni BB64_57;

BB64_1:
setp.lt.u32	%p2, %r1, %r42;
mov.u32 %r55, %ctaid.y;
shl.b32 %r56, %r55, 8;
sub.s32 %r57, %r41, %r56;
mov.u32 %r58, 256;
min.u32 %r5, %r57, %r58;
mad.lo.s32 %r6, %r56, %r40, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p3, %r223, %r5;
and.pred %p4, %p2, %p3;
mov.u16 %rs112, %rs33;
@!%p4 bra BB64_10;
bra.uni BB64_2;

BB64_2:
mov.u32 %r219, %tid.y;
mov.u16 %rs113, %rs33;

BB64_3:
mad.lo.s32 %r10, %r4, 3, %r219;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r219, %r4;
shl.b32 %r60, %r4, 1;
add.s32 %r12, %r219, %r60;
mad.lo.s32 %r61, %r219, %r40, %r6;
cvt.u64.u32	%rd20, %r61;
add.s64 %rd3, %rd1, %rd20;
mad.lo.s32 %r62, %r11, %r40, %r6;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd4, %rd1, %rd21;
mad.lo.s32 %r63, %r12, %r40, %r6;
cvt.u64.u32	%rd22, %r63;
add.s64 %rd5, %rd1, %rd22;
@%p5 bra BB64_8;
bra.uni BB64_4;

BB64_8:
ld.global.u8 %rs41, [%rd3];
mad.lo.s32 %r64, %r10, %r40, %r6;
cvt.u64.u32	%rd23, %r64;
add.s64 %rd24, %rd1, %rd23;
or.b16 %rs42, %rs41, %rs113;
ld.global.u8 %rs43, [%rd4];
or.b16 %rs44, %rs42, %rs43;
ld.global.u8 %rs45, [%rd5];
or.b16 %rs46, %rs44, %rs45;
ld.global.u8 %rs47, [%rd24];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB64_9;

BB64_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB64_7;
bra.uni BB64_5;

BB64_7:
ld.global.u8 %rs36, [%rd3];
or.b16 %rs37, %rs36, %rs113;
ld.global.u8 %rs38, [%rd4];
or.b16 %rs39, %rs37, %rs38;
ld.global.u8 %rs40, [%rd5];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB64_9;

BB64_5:
ld.global.u8 %rs34, [%rd3];
or.b16 %rs93, %rs34, %rs113;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB64_9;

ld.global.u8 %rs35, [%rd4];
or.b16 %rs93, %rs93, %rs35;

BB64_9:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p8, %rs48, 0;
selp.u16	%rs113, 1, 0, %p8;
shl.b32 %r66, %r4, 2;
add.s32 %r219, %r219, %r66;
setp.lt.u32	%p9, %r219, %r5;
mov.u16 %rs102, %rs113;
mov.u16 %rs112, %rs102;
@%p9 bra BB64_3;

BB64_10:
mov.u16 %rs8, %rs112;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r69, %r14, %r43, %r45;
cvt.u64.u32	%rd25, %r69;
mov.u64 %rd26, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd27, %rd26, %rd25;
st.shared.u8 [%rd27], %rs8;
clz.b32 %r70, %r7;
mov.u32 %r71, 31;
sub.s32 %r72, %r71, %r70;
mov.u32 %r73, 1;
shl.b32 %r74, %r73, %r72;
setp.eq.s32	%p10, %r7, %r74;
selp.u32	%r75, 1, 0, %p10;
shr.s32 %r220, %r74, %r75;
setp.lt.s32	%p11, %r220, 1;
@%p11 bra BB64_16;

BB64_11:
bar.sync 0;
add.s32 %r76, %r220, %r14;
setp.lt.u32	%p12, %r76, %r7;
setp.lt.u32	%p13, %r14, %r220;
and.pred %p14, %p13, %p12;
@!%p14 bra BB64_15;
bra.uni BB64_12;

BB64_12:
ld.shared.u8 %rs50, [%rd27];
mov.u16 %rs94, 1;
setp.ne.s16	%p15, %rs50, 0;
@%p15 bra BB64_14;

mul.lo.s32 %r82, %r220, %r43;
cvt.u64.u32	%rd31, %r82;
add.s64 %rd33, %rd31, %rd25;
add.s64 %rd35, %rd26, %rd33;
ld.shared.u8 %rs51, [%rd35];
setp.ne.s16	%p16, %rs51, 0;
selp.u16	%rs94, 1, 0, %p16;

BB64_14:
st.shared.u8 [%rd27], %rs94;

BB64_15:
shr.s32 %r220, %r220, 1;
setp.gt.s32	%p17, %r220, 0;
@%p17 bra BB64_11;

BB64_16:
setp.eq.s32	%p19, %r14, 0;
and.pred %p20, %p19, %p2;
@!%p20 bra BB64_18;
bra.uni BB64_17;

BB64_17:
mov.u32 %r95, %tid.y;
mad.lo.s32 %r98, %r95, %r43, %r45;
cvt.u64.u32	%rd39, %r98;
add.s64 %rd41, %rd26, %rd39;
ld.shared.u8 %rs52, [%rd41];
add.u64 %rd42, %SP, 1;
cvta.to.local.u64 %rd43, %rd42;
st.local.u8 [%rd43], %rs52;
ld.local.u8 %rs53, [%rd43];
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd45, %rd44;
st.local.u8 [%rd45], %rs53;
ld.local.u8 %rs54, [%rd45];
mad.lo.s32 %r102, %r55, %r42, %r1;
cvt.u64.u32	%rd46, %r102;
cvta.to.global.u64 %rd47, %rd12;
add.s64 %rd48, %rd47, %rd46;
st.volatile.global.u8 [%rd48], %rs54;

BB64_18:
membar.gl;
bar.sync 0;
or.b32 %r105, %r14, %r45;
setp.ne.s32	%p21, %r105, 0;
@%p21 bra BB64_20;

cvta.to.global.u64 %rd49, %rd13;
mul.wide.u32 %rd50, %r44, 4;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.u32 %r107, [%rd51], 1;
add.s32 %r109, %r54, -1;
setp.eq.s32	%p22, %r107, %r109;
selp.u32	%r110, 1, 0, %p22;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r110;

BB64_20:
bar.sync 0;
ld.shared.u32 %r111, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p23, %r111, 0;
@%p23 bra BB64_57;

setp.ge.u32	%p24, %r14, %r54;
mov.u16 %rs111, %rs33;
@%p24 bra BB64_23;

mov.u32 %r114, %tid.y;
mad.lo.s32 %r119, %r114, %r42, %r1;
cvt.u64.u32	%rd52, %r119;
cvta.to.global.u64 %rd53, %rd12;
add.s64 %rd54, %rd53, %rd52;
ld.volatile.global.u8 %rs111, [%rd54];

BB64_23:
mov.u16 %rs109, %rs111;
setp.lt.u32	%p26, %r54, %r4;
sub.s32 %r126, %r54, %r4;
selp.b32	%r18, 0, %r126, %p26;
min.u32 %r19, %r54, %r4;
setp.lt.u32	%p27, %r14, %r18;
and.pred %p28, %p2, %p27;
@!%p28 bra BB64_32;
bra.uni BB64_24;

BB64_24:
mov.u32 %r221, %r14;
mov.u16 %rs110, %rs109;

BB64_25:
mov.u32 %r21, %r221;
mad.lo.s32 %r22, %r4, 3, %r21;
setp.lt.u32	%p29, %r22, %r18;
add.s32 %r23, %r21, %r4;
shl.b32 %r129, %r4, 1;
add.s32 %r24, %r21, %r129;
mad.lo.s32 %r134, %r4, %r42, %r1;
mad.lo.s32 %r135, %r21, %r42, %r134;
cvt.u64.u32	%rd55, %r135;
cvta.to.global.u64 %rd56, %rd12;
add.s64 %rd6, %rd56, %rd55;
mad.lo.s32 %r136, %r23, %r42, %r134;
cvt.u64.u32	%rd57, %r136;
add.s64 %rd7, %rd56, %rd57;
mad.lo.s32 %r137, %r24, %r42, %r134;
cvt.u64.u32	%rd58, %r137;
add.s64 %rd8, %rd56, %rd58;
@%p29 bra BB64_30;
bra.uni BB64_26;

BB64_30:
ld.volatile.global.u8 %rs62, [%rd6];
mad.lo.s32 %r144, %r22, %r42, %r134;
cvt.u64.u32	%rd59, %r144;
add.s64 %rd61, %rd56, %rd59;
or.b16 %rs63, %rs62, %rs110;
ld.volatile.global.u8 %rs64, [%rd7];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd8];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd61];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB64_31;

BB64_26:
setp.lt.u32	%p30, %r24, %r18;
@%p30 bra BB64_29;
bra.uni BB64_27;

BB64_29:
ld.volatile.global.u8 %rs57, [%rd6];
or.b16 %rs58, %rs57, %rs110;
ld.volatile.global.u8 %rs59, [%rd7];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd8];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB64_31;

BB64_27:
ld.volatile.global.u8 %rs55, [%rd6];
or.b16 %rs95, %rs55, %rs110;
setp.ge.u32	%p31, %r23, %r18;
@%p31 bra BB64_31;

ld.volatile.global.u8 %rs56, [%rd7];
or.b16 %rs95, %rs95, %rs56;

BB64_31:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p32, %rs69, 0;
selp.u16	%rs110, 1, 0, %p32;
shl.b32 %r146, %r4, 2;
add.s32 %r25, %r21, %r146;
setp.lt.u32	%p33, %r25, %r18;
mov.u32 %r221, %r25;
mov.u16 %rs109, %rs110;
@%p33 bra BB64_25;

BB64_32:
st.shared.u8 [%rd27], %rs109;
clz.b32 %r150, %r19;
sub.s32 %r152, %r71, %r150;
shl.b32 %r154, %r73, %r152;
setp.eq.s32	%p34, %r19, %r154;
selp.u32	%r155, 1, 0, %p34;
shr.s32 %r222, %r154, %r155;
setp.lt.s32	%p35, %r222, 1;
@%p35 bra BB64_38;

BB64_33:
bar.sync 0;
add.s32 %r156, %r222, %r14;
setp.lt.u32	%p36, %r156, %r19;
setp.lt.u32	%p37, %r14, %r222;
and.pred %p38, %p37, %p36;
@!%p38 bra BB64_37;
bra.uni BB64_34;

BB64_34:
ld.shared.u8 %rs71, [%rd27];
mov.u16 %rs96, 1;
setp.ne.s16	%p39, %rs71, 0;
@%p39 bra BB64_36;

mul.lo.s32 %r162, %r222, %r43;
cvt.u64.u32	%rd68, %r162;
add.s64 %rd70, %rd68, %rd25;
add.s64 %rd72, %rd26, %rd70;
ld.shared.u8 %rs72, [%rd72];
setp.ne.s16	%p40, %rs72, 0;
selp.u16	%rs96, 1, 0, %p40;

BB64_36:
st.shared.u8 [%rd27], %rs96;

BB64_37:
shr.s32 %r222, %r222, 1;
setp.gt.s32	%p41, %r222, 0;
@%p41 bra BB64_33;

BB64_38:
@!%p20 bra BB64_57;
bra.uni BB64_39;

BB64_39:
ld.shared.u8 %rs73, [%rd27];
st.global.u8 [%rd2], %rs73;

BB64_57:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot65[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<57>;
.reg .b16 %rs<140>;
.reg .b32 %r<61>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot65;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r26, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r27, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd2, %rd12;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd13, %r51, 8;
add.s64 %rd14, %rd3, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd2, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r29, %nctaid.y;
mov.u32 %r30, %ctaid.z;
mov.u32 %r31, %ctaid.y;
mad.lo.s32 %r32, %r29, %r30, %r31;
mov.u32 %r33, %nctaid.x;
mov.u32 %r34, %ctaid.x;
mad.lo.s32 %r3, %r32, %r33, %r34;
setp.ge.u32	%p3, %r3, %r27;
@%p3 bra BB65_61;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r52, %r4, -1;
mov.u32 %r57, 0;
setp.lt.s32	%p4, %r52, 1;
mov.u32 %r55, %r3;
@%p4 bra BB65_6;

mul.wide.s32 %rd17, %r4, 4;
add.s64 %rd35, %rd2, %rd17;
mov.u32 %r57, 0;
mov.u32 %r56, %r3;

BB65_5:
ld.local.u32 %r37, [%rd35+4];
rem.u32 %r38, %r56, %r37;
ld.local.u32 %r39, [%rd35+104];
mad.lo.s32 %r57, %r39, %r38, %r57;
div.u32 %r56, %r56, %r37;
add.s64 %rd35, %rd35, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
mov.u32 %r54, %r56;
mov.u32 %r55, %r54;
@%p5 bra BB65_5;

BB65_6:
mov.u32 %r12, %r55;
mov.u32 %r14, %tid.x;
mov.u32 %r15, %ntid.x;
setp.ge.u32	%p6, %r14, %r26;
mov.u16 %rs138, %rs15;
@%p6 bra BB65_9;

ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r16, %r40, %r12, %r57;
ld.local.u64 %rd18, [%rd2];
cvta.to.global.u64 %rd8, %rd18;
mov.u32 %r58, %r14;
mov.u16 %rs139, %rs15;

BB65_8:
mov.u32 %r17, %r58;
add.s32 %r41, %r16, %r17;
cvt.u64.u32	%rd19, %r41;
add.s64 %rd20, %rd8, %rd19;
ld.global.u8 %rs16, [%rd20];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p7, %rs18, 0;
selp.u16	%rs139, 1, 0, %p7;
add.s32 %r18, %r15, %r17;
setp.lt.u32	%p8, %r18, %r26;
mov.u32 %r58, %r18;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p8 bra BB65_8;

BB65_9:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p9, %r15, 0;
mov.u16 %rs131, %rs15;
@%p9 bra BB65_59;

cvt.u64.u32	%rd21, %r14;
mov.u64 %rd22, smemChar;
add.s64 %rd9, %rd22, %rd21;
setp.ge.u32	%p10, %r14, %r15;
@%p10 bra BB65_12;

st.shared.u8 [%rd9], %rs3;

BB65_12:
bar.sync 0;
mov.u32 %r19, WARP_SZ;
min.u32 %r20, %r15, %r19;
setp.ge.u32	%p11, %r19, %r15;
mov.u16 %rs134, %rs3;
@%p11 bra BB65_20;

mov.u32 %r42, %tid.x;
div.u32 %r43, %r42, %r19;
setp.ne.s32	%p12, %r43, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p12 bra BB65_20;

setp.lt.u32	%p13, %r42, %r15;
selp.b16	%rs135, %rs3, %rs15, %p13;
add.s32 %r59, %r19, %r42;
setp.ge.u32	%p14, %r59, %r15;
@%p14 bra BB65_19;

mov.u16 %rs136, %rs135;

BB65_16:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p15, %rs20, 0;
@%p15 bra BB65_18;

cvt.u64.u32	%rd23, %r59;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u8 %rs21, [%rd25];
setp.ne.s16	%p16, %rs21, 0;
selp.u16	%rs137, 1, 0, %p16;

BB65_18:
mov.u16 %rs136, %rs137;
add.s32 %r59, %r59, %r19;
setp.lt.u32	%p17, %r59, %r15;
mov.u16 %rs135, %rs136;
@%p17 bra BB65_16;

BB65_19:
mov.u16 %rs134, %rs135;
cvt.u64.u32	%rd26, %r42;
add.s64 %rd28, %rd22, %rd26;
st.shared.u8 [%rd28], %rs134;

BB65_20:
mov.u16 %rs9, %rs134;
bar.sync 0;
mov.u32 %r46, %tid.x;
setp.ne.s32	%p18, %r46, 0;
mov.u16 %rs131, %rs9;
@%p18 bra BB65_59;

setp.eq.s32	%p19, %r20, 32;
@%p19 bra BB65_27;
bra.uni BB65_22;

BB65_27:
mov.u16 %rs25, 1;
setp.ne.s16	%p24, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p24 bra BB65_59;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p25, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p25 bra BB65_59;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p26, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p26 bra BB65_59;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p27, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p27 bra BB65_59;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p28, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p28 bra BB65_59;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p29, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p29 bra BB65_59;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p30, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p30 bra BB65_59;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p31, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p31 bra BB65_59;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p32, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p32 bra BB65_59;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p33, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p33 bra BB65_59;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p34, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p34 bra BB65_59;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p35, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p35 bra BB65_59;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p36, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p36 bra BB65_59;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p37, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p37 bra BB65_59;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p38, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p38 bra BB65_59;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p39, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p39 bra BB65_59;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p40, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p40 bra BB65_59;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p41, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p41 bra BB65_59;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p42, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p42 bra BB65_59;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p43, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p43 bra BB65_59;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p44, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p44 bra BB65_59;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p45, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p45 bra BB65_59;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p46, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p46 bra BB65_59;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p47, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p47 bra BB65_59;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p48, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p48 bra BB65_59;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p49, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p49 bra BB65_59;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p50, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p50 bra BB65_59;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p51, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p51 bra BB65_59;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p52, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p52 bra BB65_59;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p53, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p53 bra BB65_59;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p54, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p54 bra BB65_59;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p55, %rs86, 0;
selp.u16	%rs131, 1, 0, %p55;
bra.uni BB65_59;

BB65_22:
add.s64 %rd36, %rd22, 1;
mov.u32 %r60, 1;
setp.lt.u32	%p20, %r20, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p20 bra BB65_59;

mov.u16 %rs132, %rs9;

BB65_24:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p21, %rs23, 0;
@%p21 bra BB65_26;

ld.shared.u8 %rs24, [%rd36];
setp.ne.s16	%p22, %rs24, 0;
selp.u16	%rs133, 1, 0, %p22;

BB65_26:
mov.u16 %rs132, %rs133;
add.s64 %rd36, %rd36, 1;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p23, %r60, %r20;
mov.u16 %rs131, %rs132;
@%p23 bra BB65_24;

BB65_59:
mov.u32 %r48, %tid.x;
setp.ne.s32	%p56, %r48, 0;
@%p56 bra BB65_61;

ld.param.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd32, %rd31;
ld.param.u32 %r49, [%rd1+108];
mul.lo.s32 %r50, %r3, %r49;
cvt.u64.u32	%rd33, %r50;
add.s64 %rd34, %rd32, %rd33;
st.global.u8 [%rd34], %rs131;

BB65_61:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot66[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .b32 %r<50>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot66;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r19, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd2, %rd9;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB66_2;

BB66_1:
mul.wide.s32 %rd10, %r41, 8;
add.s64 %rd11, %rd3, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd2, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB66_1;

BB66_2:
mov.u32 %r23, %nctaid.y;
mov.u32 %r24, %ctaid.z;
mov.u32 %r25, %ctaid.y;
mad.lo.s32 %r26, %r23, %r24, %r25;
mov.u32 %r27, %nctaid.x;
mov.u32 %r28, %ctaid.x;
mad.lo.s32 %r29, %r26, %r27, %r28;
shl.b32 %r30, %r29, 9;
mov.u32 %r31, %tid.x;
add.s32 %r3, %r30, %r31;
setp.ge.u32	%p3, %r3, %r21;
@%p3 bra BB66_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r42, %r4, -1;
mov.u32 %r47, 0;
setp.lt.s32	%p4, %r42, 1;
mov.u32 %r45, %r3;
@%p4 bra BB66_6;

mul.wide.s32 %rd14, %r4, 4;
add.s64 %rd22, %rd2, %rd14;
mov.u32 %r47, 0;
mov.u32 %r46, %r3;

BB66_5:
ld.local.u32 %r34, [%rd22+4];
rem.u32 %r35, %r46, %r34;
ld.local.u32 %r36, [%rd22+104];
mad.lo.s32 %r47, %r36, %r35, %r47;
div.u32 %r46, %r46, %r34;
add.s64 %rd22, %rd22, -4;
add.s32 %r42, %r42, -1;
setp.gt.s32	%p5, %r42, 0;
mov.u32 %r44, %r46;
mov.u32 %r45, %r44;
@%p5 bra BB66_5;

BB66_6:
mov.u32 %r12, %r45;
setp.eq.s32	%p6, %r20, 0;
@%p6 bra BB66_9;

ld.local.u32 %r38, [%rd2+108];
mad.lo.s32 %r49, %r38, %r12, %r47;
ld.local.u64 %rd15, [%rd2];
cvta.to.global.u64 %rd8, %rd15;
mov.u32 %r48, 0;

BB66_8:
cvt.u64.u32	%rd16, %r49;
add.s64 %rd17, %rd8, %rd16;
ld.global.u8 %rs5, [%rd17];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p7, %rs7, 0;
selp.u16	%rs8, 1, 0, %p7;
add.s32 %r49, %r49, %r19;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p8, %r48, %r20;
@%p8 bra BB66_8;

BB66_9:
ld.param.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
ld.param.u32 %r39, [%rd1+108];
mul.lo.s32 %r40, %r3, %r39;
cvt.u64.u32	%rd20, %r40;
add.s64 %rd21, %rd19, %rd20;
st.global.u8 [%rd21], %rs8;

BB66_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot67[224];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<68>;
.reg .b16 %rs<115>;
.reg .b32 %r<258>;
.reg .b64 %rd<123>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd122, __local_depot67;
cvta.local.u64 %SP, %rd122;
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r56, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r57, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd19, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd20, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd21, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd22, %SP, 8;
cvta.to.local.u64 %rd2, %rd22;
ld.param.u64 %rd23, [%rd21];
cvta.to.global.u64 %rd3, %rd23;
ld.param.u32 %r1, [%rd21+108];
mov.u32 %r248, 0;
mov.pred %p1, 0;
@%p1 bra BB67_2;

BB67_1:
mul.wide.s32 %rd24, %r248, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r248, %r248, 1;
setp.lt.u32	%p2, %r248, 27;
@%p2 bra BB67_1;

BB67_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r250, %r60, %r61, %r62;
mov.u32 %r256, %tid.y;
mul.lo.s32 %r6, %r250, %r1;
ld.param.u32 %r7, [%rd1+208];
add.s32 %r249, %r7, -1;
mov.u32 %r251, 0;
setp.lt.s32	%p3, %r249, 1;
@%p3 bra BB67_5;

mul.wide.s32 %rd28, %r7, 4;
add.s64 %rd121, %rd2, %rd28;
mad.lo.s32 %r250, %r60, %r61, %r62;
mov.u32 %r251, 0;

BB67_4:
ld.local.u32 %r67, [%rd121+4];
rem.u32 %r68, %r250, %r67;
ld.local.u32 %r69, [%rd121+104];
mad.lo.s32 %r251, %r69, %r68, %r251;
div.u32 %r250, %r250, %r67;
add.s64 %rd121, %rd121, -4;
add.s32 %r249, %r249, -1;
setp.gt.s32	%p4, %r249, 0;
@%p4 bra BB67_4;

BB67_5:
ld.local.u32 %r70, [%rd2+108];
mad.lo.s32 %r18, %r70, %r250, %r251;
mov.u32 %r71, %nctaid.y;
setp.eq.s32	%p5, %r71, 1;
mov.u32 %r19, %ntid.y;
cvt.u64.u32	%rd29, %r6;
add.s64 %rd9, %rd3, %rd29;
@%p5 bra BB67_45;
bra.uni BB67_6;

BB67_45:
mad.lo.s32 %r205, %r60, %r61, %r62;
setp.lt.u32	%p49, %r205, %r57;
ld.local.u64 %rd16, [%rd2];
min.u32 %r45, %r56, %r19;
setp.lt.u32	%p50, %r256, %r56;
and.pred %p51, %p49, %p50;
mov.u16 %rs107, %rs33;
@!%p51 bra BB67_54;
bra.uni BB67_46;

BB67_46:
mov.u16 %rs108, %rs33;

BB67_47:
mad.lo.s32 %r47, %r19, 3, %r256;
setp.lt.u32	%p52, %r47, %r56;
add.s32 %r48, %r256, %r19;
shl.b32 %r207, %r19, 1;
add.s32 %r49, %r256, %r207;
mad.lo.s32 %r208, %r48, %r55, %r18;
cvt.u64.u32	%rd94, %r208;
add.s64 %rd17, %rd16, %rd94;
mad.lo.s32 %r209, %r49, %r55, %r18;
cvt.u64.u32	%rd95, %r209;
add.s64 %rd18, %rd16, %rd95;
@%p52 bra BB67_52;
bra.uni BB67_48;

BB67_52:
mad.lo.s32 %r212, %r256, %r55, %r18;
cvt.u64.u32	%rd100, %r212;
add.s64 %rd101, %rd16, %rd100;
mad.lo.s32 %r213, %r47, %r55, %r18;
cvt.u64.u32	%rd102, %r213;
add.s64 %rd103, %rd16, %rd102;
ld.u8 %rs81, [%rd101];
or.b16 %rs82, %rs81, %rs108;
ld.u8 %rs83, [%rd17];
or.b16 %rs84, %rs82, %rs83;
ld.u8 %rs85, [%rd18];
or.b16 %rs86, %rs84, %rs85;
ld.u8 %rs87, [%rd103];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB67_53;

BB67_48:
setp.lt.u32	%p53, %r49, %r56;
@%p53 bra BB67_51;
bra.uni BB67_49;

BB67_51:
mad.lo.s32 %r211, %r256, %r55, %r18;
cvt.u64.u32	%rd98, %r211;
add.s64 %rd99, %rd16, %rd98;
ld.u8 %rs76, [%rd99];
or.b16 %rs77, %rs76, %rs108;
ld.u8 %rs78, [%rd17];
or.b16 %rs79, %rs77, %rs78;
ld.u8 %rs80, [%rd18];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB67_53;

BB67_49:
mad.lo.s32 %r210, %r256, %r55, %r18;
cvt.u64.u32	%rd96, %r210;
add.s64 %rd97, %rd16, %rd96;
ld.u8 %rs74, [%rd97];
or.b16 %rs97, %rs74, %rs108;
setp.ge.u32	%p54, %r48, %r56;
@%p54 bra BB67_53;

ld.u8 %rs75, [%rd17];
or.b16 %rs97, %rs97, %rs75;

BB67_53:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p55, %rs88, 0;
selp.u16	%rs108, 1, 0, %p55;
shl.b32 %r215, %r19, 2;
add.s32 %r256, %r256, %r215;
setp.lt.u32	%p56, %r256, %r56;
mov.u16 %rs107, %rs108;
@%p56 bra BB67_47;

BB67_54:
mov.u32 %r51, %tid.y;
mad.lo.s32 %r218, %r51, %r60, %r62;
cvt.u64.u32	%rd104, %r218;
mov.u64 %rd105, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd106, %rd105, %rd104;
st.shared.u8 [%rd106], %rs107;
clz.b32 %r219, %r45;
mov.u32 %r220, 31;
sub.s32 %r221, %r220, %r219;
mov.u32 %r222, 1;
shl.b32 %r223, %r222, %r221;
setp.eq.s32	%p57, %r45, %r223;
selp.u32	%r224, 1, 0, %p57;
shr.s32 %r257, %r223, %r224;
setp.lt.s32	%p58, %r257, 1;
@%p58 bra BB67_60;

BB67_55:
bar.sync 0;
add.s32 %r225, %r257, %r51;
setp.lt.u32	%p59, %r225, %r45;
setp.lt.u32	%p60, %r51, %r257;
and.pred %p61, %p60, %p59;
@!%p61 bra BB67_59;
bra.uni BB67_56;

BB67_56:
ld.shared.u8 %rs90, [%rd106];
mov.u16 %rs114, 1;
setp.ne.s16	%p62, %rs90, 0;
@%p62 bra BB67_58;

mul.lo.s32 %r231, %r257, %r60;
cvt.u64.u32	%rd110, %r231;
add.s64 %rd112, %rd110, %rd104;
add.s64 %rd114, %rd105, %rd112;
ld.shared.u8 %rs91, [%rd114];
setp.ne.s16	%p63, %rs91, 0;
selp.u16	%rs114, 1, 0, %p63;

BB67_58:
st.shared.u8 [%rd106], %rs114;

BB67_59:
shr.s32 %r257, %r257, 1;
setp.gt.s32	%p64, %r257, 0;
@%p64 bra BB67_55;

BB67_60:
setp.eq.s32	%p66, %r51, 0;
and.pred %p67, %p66, %p49;
@!%p67 bra BB67_62;
bra.uni BB67_61;

BB67_61:
ld.shared.u8 %rs92, [%rd106];
st.global.u8 [%rd9], %rs92;
bra.uni BB67_62;

BB67_6:
mad.lo.s32 %r75, %r60, %r61, %r62;
setp.lt.u32	%p6, %r75, %r57;
mov.u32 %r76, %ctaid.y;
shl.b32 %r77, %r76, 8;
sub.s32 %r78, %r56, %r77;
mov.u32 %r79, 256;
min.u32 %r20, %r78, %r79;
ld.local.u64 %rd10, [%rd2];
mad.lo.s32 %r21, %r77, %r55, %r18;
min.u32 %r22, %r20, %r19;
setp.lt.u32	%p7, %r256, %r20;
and.pred %p8, %p6, %p7;
mov.u16 %rs112, %rs33;
@!%p8 bra BB67_15;
bra.uni BB67_7;

BB67_7:
mov.u32 %r252, %tid.y;
mov.u16 %rs113, %rs33;

BB67_8:
mad.lo.s32 %r25, %r19, 3, %r252;
setp.lt.u32	%p9, %r25, %r20;
add.s32 %r26, %r252, %r19;
shl.b32 %r81, %r19, 1;
add.s32 %r27, %r252, %r81;
mad.lo.s32 %r82, %r26, %r55, %r21;
cvt.u64.u32	%rd30, %r82;
add.s64 %rd11, %rd10, %rd30;
mad.lo.s32 %r83, %r27, %r55, %r21;
cvt.u64.u32	%rd31, %r83;
add.s64 %rd12, %rd10, %rd31;
@%p9 bra BB67_13;
bra.uni BB67_9;

BB67_13:
mad.lo.s32 %r86, %r252, %r55, %r21;
cvt.u64.u32	%rd36, %r86;
add.s64 %rd37, %rd10, %rd36;
mad.lo.s32 %r87, %r25, %r55, %r21;
cvt.u64.u32	%rd38, %r87;
add.s64 %rd39, %rd10, %rd38;
ld.u8 %rs41, [%rd37];
or.b16 %rs42, %rs41, %rs113;
ld.u8 %rs43, [%rd11];
or.b16 %rs44, %rs42, %rs43;
ld.u8 %rs45, [%rd12];
or.b16 %rs46, %rs44, %rs45;
ld.u8 %rs47, [%rd39];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB67_14;

BB67_9:
setp.lt.u32	%p10, %r27, %r20;
@%p10 bra BB67_12;
bra.uni BB67_10;

BB67_12:
mad.lo.s32 %r85, %r252, %r55, %r21;
cvt.u64.u32	%rd34, %r85;
add.s64 %rd35, %rd10, %rd34;
ld.u8 %rs36, [%rd35];
or.b16 %rs37, %rs36, %rs113;
ld.u8 %rs38, [%rd11];
or.b16 %rs39, %rs37, %rs38;
ld.u8 %rs40, [%rd12];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB67_14;

BB67_10:
mad.lo.s32 %r84, %r252, %r55, %r21;
cvt.u64.u32	%rd32, %r84;
add.s64 %rd33, %rd10, %rd32;
ld.u8 %rs34, [%rd33];
or.b16 %rs93, %rs34, %rs113;
setp.ge.u32	%p11, %r26, %r20;
@%p11 bra BB67_14;

ld.u8 %rs35, [%rd11];
or.b16 %rs93, %rs93, %rs35;

BB67_14:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p12, %rs48, 0;
selp.u16	%rs113, 1, 0, %p12;
shl.b32 %r89, %r19, 2;
add.s32 %r252, %r252, %r89;
setp.lt.u32	%p13, %r252, %r20;
mov.u16 %rs102, %rs113;
mov.u16 %rs112, %rs102;
@%p13 bra BB67_8;

BB67_15:
mov.u16 %rs8, %rs112;
mov.u32 %r29, %tid.y;
mad.lo.s32 %r92, %r29, %r60, %r62;
cvt.u64.u32	%rd40, %r92;
mov.u64 %rd41, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd42, %rd41, %rd40;
st.shared.u8 [%rd42], %rs8;
clz.b32 %r93, %r22;
mov.u32 %r94, 31;
sub.s32 %r95, %r94, %r93;
mov.u32 %r96, 1;
shl.b32 %r97, %r96, %r95;
setp.eq.s32	%p14, %r22, %r97;
selp.u32	%r98, 1, 0, %p14;
shr.s32 %r253, %r97, %r98;
setp.lt.s32	%p15, %r253, 1;
@%p15 bra BB67_21;

BB67_16:
bar.sync 0;
add.s32 %r99, %r253, %r29;
setp.lt.u32	%p16, %r99, %r22;
setp.lt.u32	%p17, %r29, %r253;
and.pred %p18, %p17, %p16;
@!%p18 bra BB67_20;
bra.uni BB67_17;

BB67_17:
ld.shared.u8 %rs50, [%rd42];
mov.u16 %rs94, 1;
setp.ne.s16	%p19, %rs50, 0;
@%p19 bra BB67_19;

mul.lo.s32 %r105, %r253, %r60;
cvt.u64.u32	%rd46, %r105;
add.s64 %rd48, %rd46, %rd40;
add.s64 %rd50, %rd41, %rd48;
ld.shared.u8 %rs51, [%rd50];
setp.ne.s16	%p20, %rs51, 0;
selp.u16	%rs94, 1, 0, %p20;

BB67_19:
st.shared.u8 [%rd42], %rs94;

BB67_20:
shr.s32 %r253, %r253, 1;
setp.gt.s32	%p21, %r253, 0;
@%p21 bra BB67_16;

BB67_21:
setp.eq.s32	%p23, %r29, 0;
and.pred %p24, %p23, %p6;
@!%p24 bra BB67_23;
bra.uni BB67_22;

BB67_22:
mov.u32 %r118, %tid.y;
mad.lo.s32 %r121, %r118, %r60, %r62;
cvt.u64.u32	%rd54, %r121;
add.s64 %rd56, %rd41, %rd54;
ld.shared.u8 %rs52, [%rd56];
add.u64 %rd57, %SP, 1;
cvta.to.local.u64 %rd58, %rd57;
st.local.u8 [%rd58], %rs52;
ld.local.u8 %rs53, [%rd58];
add.u64 %rd59, %SP, 0;
cvta.to.local.u64 %rd60, %rd59;
st.local.u8 [%rd60], %rs53;
ld.local.u8 %rs54, [%rd60];
mad.lo.s32 %r125, %r76, %r57, %r75;
cvt.u64.u32	%rd61, %r125;
cvta.to.global.u64 %rd62, %rd19;
add.s64 %rd63, %rd62, %rd61;
st.volatile.global.u8 [%rd63], %rs54;

BB67_23:
membar.gl;
bar.sync 0;
or.b32 %r128, %r29, %r62;
setp.ne.s32	%p25, %r128, 0;
@%p25 bra BB67_25;

cvta.to.global.u64 %rd64, %rd20;
mul.wide.u32 %rd65, %r61, 4;
add.s64 %rd66, %rd64, %rd65;
atom.global.add.u32 %r130, [%rd66], 1;
add.s32 %r132, %r71, -1;
setp.eq.s32	%p26, %r130, %r132;
selp.u32	%r133, 1, 0, %p26;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r133;

BB67_25:
bar.sync 0;
ld.shared.u32 %r134, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p27, %r134, 0;
@%p27 bra BB67_62;

setp.ge.u32	%p28, %r29, %r71;
mov.u16 %rs111, %rs33;
@%p28 bra BB67_28;

mov.u32 %r137, %tid.y;
mad.lo.s32 %r142, %r137, %r57, %r75;
cvt.u64.u32	%rd67, %r142;
cvta.to.global.u64 %rd68, %rd19;
add.s64 %rd69, %rd68, %rd67;
ld.volatile.global.u8 %rs111, [%rd69];

BB67_28:
mov.u16 %rs109, %rs111;
setp.lt.u32	%p30, %r71, %r19;
sub.s32 %r149, %r71, %r19;
selp.b32	%r33, 0, %r149, %p30;
min.u32 %r34, %r71, %r19;
setp.lt.u32	%p31, %r29, %r33;
and.pred %p32, %p6, %p31;
@!%p32 bra BB67_37;
bra.uni BB67_29;

BB67_29:
mov.u32 %r254, %r29;
mov.u16 %rs110, %rs109;

BB67_30:
mov.u32 %r36, %r254;
mad.lo.s32 %r37, %r19, 3, %r36;
setp.lt.u32	%p33, %r37, %r33;
add.s32 %r38, %r36, %r19;
shl.b32 %r152, %r19, 1;
add.s32 %r39, %r36, %r152;
mad.lo.s32 %r157, %r19, %r57, %r75;
mad.lo.s32 %r158, %r36, %r57, %r157;
cvt.u64.u32	%rd70, %r158;
cvta.to.global.u64 %rd71, %rd19;
add.s64 %rd13, %rd71, %rd70;
mad.lo.s32 %r159, %r38, %r57, %r157;
cvt.u64.u32	%rd72, %r159;
add.s64 %rd14, %rd71, %rd72;
mad.lo.s32 %r160, %r39, %r57, %r157;
cvt.u64.u32	%rd73, %r160;
add.s64 %rd15, %rd71, %rd73;
@%p33 bra BB67_35;
bra.uni BB67_31;

BB67_35:
ld.volatile.global.u8 %rs62, [%rd13];
mad.lo.s32 %r167, %r37, %r57, %r157;
cvt.u64.u32	%rd74, %r167;
add.s64 %rd76, %rd71, %rd74;
or.b16 %rs63, %rs62, %rs110;
ld.volatile.global.u8 %rs64, [%rd14];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd15];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd76];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB67_36;

BB67_31:
setp.lt.u32	%p34, %r39, %r33;
@%p34 bra BB67_34;
bra.uni BB67_32;

BB67_34:
ld.volatile.global.u8 %rs57, [%rd13];
or.b16 %rs58, %rs57, %rs110;
ld.volatile.global.u8 %rs59, [%rd14];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd15];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB67_36;

BB67_32:
ld.volatile.global.u8 %rs55, [%rd13];
or.b16 %rs95, %rs55, %rs110;
setp.ge.u32	%p35, %r38, %r33;
@%p35 bra BB67_36;

ld.volatile.global.u8 %rs56, [%rd14];
or.b16 %rs95, %rs95, %rs56;

BB67_36:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p36, %rs69, 0;
selp.u16	%rs110, 1, 0, %p36;
shl.b32 %r169, %r19, 2;
add.s32 %r40, %r36, %r169;
setp.lt.u32	%p37, %r40, %r33;
mov.u32 %r254, %r40;
mov.u16 %rs109, %rs110;
@%p37 bra BB67_30;

BB67_37:
st.shared.u8 [%rd42], %rs109;
clz.b32 %r173, %r34;
sub.s32 %r175, %r94, %r173;
shl.b32 %r177, %r96, %r175;
setp.eq.s32	%p38, %r34, %r177;
selp.u32	%r178, 1, 0, %p38;
shr.s32 %r255, %r177, %r178;
setp.lt.s32	%p39, %r255, 1;
@%p39 bra BB67_43;

BB67_38:
bar.sync 0;
add.s32 %r179, %r255, %r29;
setp.lt.u32	%p40, %r179, %r34;
setp.lt.u32	%p41, %r29, %r255;
and.pred %p42, %p41, %p40;
@!%p42 bra BB67_42;
bra.uni BB67_39;

BB67_39:
ld.shared.u8 %rs71, [%rd42];
mov.u16 %rs96, 1;
setp.ne.s16	%p43, %rs71, 0;
@%p43 bra BB67_41;

mul.lo.s32 %r185, %r255, %r60;
cvt.u64.u32	%rd83, %r185;
add.s64 %rd85, %rd83, %rd40;
add.s64 %rd87, %rd41, %rd85;
ld.shared.u8 %rs72, [%rd87];
setp.ne.s16	%p44, %rs72, 0;
selp.u16	%rs96, 1, 0, %p44;

BB67_41:
st.shared.u8 [%rd42], %rs96;

BB67_42:
shr.s32 %r255, %r255, 1;
setp.gt.s32	%p45, %r255, 0;
@%p45 bra BB67_38;

BB67_43:
@!%p24 bra BB67_62;
bra.uni BB67_44;

BB67_44:
ld.shared.u8 %rs73, [%rd42];
st.global.u8 [%rd9], %rs73;

BB67_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<53>;
.reg .b16 %rs<140>;
.reg .b32 %r<41>;
.reg .b64 %rd<25>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB68_56;

ld.param.u32 %r25, [%rd1+12];
ld.param.u64 %rd7, [%rd2];
cvta.to.global.u64 %rd3, %rd7;
ld.param.u32 %r26, [%rd2+108];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mul.lo.s32 %r4, %r1, %r26;
mov.u32 %r5, %tid.x;
mov.u32 %r6, %ntid.x;
setp.ge.u32	%p2, %r5, %r17;
mov.u16 %rs138, %rs15;
@%p2 bra BB68_4;

mov.u32 %r38, %r5;
mov.u16 %rs139, %rs15;

BB68_3:
mov.u32 %r7, %r38;
add.s32 %r27, %r7, %r4;
cvt.u64.u32	%rd8, %r27;
add.s64 %rd9, %rd3, %rd8;
ld.global.u8 %rs16, [%rd9];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p3, %rs18, 0;
selp.u16	%rs139, 1, 0, %p3;
add.s32 %r8, %r6, %r7;
setp.lt.u32	%p4, %r8, %r17;
mov.u32 %r38, %r8;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p4 bra BB68_3;

BB68_4:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
ld.param.u32 %r28, [%rd1+112];
mul.lo.s32 %r29, %r28, %r2;
ld.param.u32 %r30, [%rd1+108];
mad.lo.s32 %r9, %r30, %r3, %r29;
setp.eq.s32	%p5, %r6, 0;
mov.u16 %rs131, %rs15;
@%p5 bra BB68_54;

cvt.u64.u32	%rd10, %r5;
mov.u64 %rd11, smemChar;
add.s64 %rd4, %rd11, %rd10;
setp.ge.u32	%p6, %r5, %r6;
@%p6 bra BB68_7;

st.shared.u8 [%rd4], %rs3;

BB68_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r6, %r10;
setp.ge.u32	%p7, %r10, %r6;
mov.u16 %rs134, %rs3;
@%p7 bra BB68_15;

mov.u32 %r31, %tid.x;
div.u32 %r32, %r31, %r10;
setp.ne.s32	%p8, %r32, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p8 bra BB68_15;

setp.lt.u32	%p9, %r31, %r6;
selp.b16	%rs135, %rs3, %rs15, %p9;
add.s32 %r39, %r10, %r31;
setp.ge.u32	%p10, %r39, %r6;
@%p10 bra BB68_14;

mov.u16 %rs136, %rs135;

BB68_11:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p11, %rs20, 0;
@%p11 bra BB68_13;

cvt.u64.u32	%rd12, %r39;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs21, [%rd14];
setp.ne.s16	%p12, %rs21, 0;
selp.u16	%rs137, 1, 0, %p12;

BB68_13:
mov.u16 %rs136, %rs137;
add.s32 %r39, %r39, %r10;
setp.lt.u32	%p13, %r39, %r6;
mov.u16 %rs135, %rs136;
@%p13 bra BB68_11;

BB68_14:
mov.u16 %rs134, %rs135;
cvt.u64.u32	%rd15, %r31;
add.s64 %rd17, %rd11, %rd15;
st.shared.u8 [%rd17], %rs134;

BB68_15:
mov.u16 %rs9, %rs134;
bar.sync 0;
mov.u32 %r35, %tid.x;
setp.ne.s32	%p14, %r35, 0;
mov.u16 %rs131, %rs9;
@%p14 bra BB68_54;

setp.eq.s32	%p15, %r11, 32;
@%p15 bra BB68_22;
bra.uni BB68_17;

BB68_22:
mov.u16 %rs25, 1;
setp.ne.s16	%p20, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p20 bra BB68_54;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p21, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p21 bra BB68_54;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p22, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p22 bra BB68_54;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p23, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p23 bra BB68_54;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p24, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p24 bra BB68_54;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p25, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p25 bra BB68_54;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p26, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p26 bra BB68_54;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p27, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p27 bra BB68_54;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p28, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p28 bra BB68_54;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p29, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p29 bra BB68_54;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p30, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p30 bra BB68_54;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p31, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p31 bra BB68_54;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p32, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p32 bra BB68_54;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p33, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p33 bra BB68_54;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p34, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p34 bra BB68_54;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p35, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p35 bra BB68_54;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p36, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p36 bra BB68_54;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p37, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p37 bra BB68_54;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p38, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p38 bra BB68_54;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p39, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p39 bra BB68_54;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p40, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p40 bra BB68_54;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p41, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p41 bra BB68_54;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p42, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p42 bra BB68_54;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p43, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p43 bra BB68_54;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p44, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p44 bra BB68_54;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p45, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p45 bra BB68_54;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p46, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p46 bra BB68_54;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p47, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p47 bra BB68_54;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p48, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p48 bra BB68_54;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p49, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p49 bra BB68_54;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p50, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p50 bra BB68_54;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p51, %rs86, 0;
selp.u16	%rs131, 1, 0, %p51;
bra.uni BB68_54;

BB68_17:
add.s64 %rd24, %rd11, 1;
mov.u32 %r40, 1;
setp.lt.u32	%p16, %r11, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p16 bra BB68_54;

mov.u16 %rs132, %rs9;

BB68_19:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p17, %rs23, 0;
@%p17 bra BB68_21;

ld.shared.u8 %rs24, [%rd24];
setp.ne.s16	%p18, %rs24, 0;
selp.u16	%rs133, 1, 0, %p18;

BB68_21:
mov.u16 %rs132, %rs133;
add.s64 %rd24, %rd24, 1;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p19, %r40, %r11;
mov.u16 %rs131, %rs132;
@%p19 bra BB68_19;

BB68_54:
mov.u32 %r37, %tid.x;
setp.ne.s32	%p52, %r37, 0;
@%p52 bra BB68_56;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r9;
add.s64 %rd23, %rd21, %rd22;
st.global.u8 [%rd23], %rs131;

BB68_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .b32 %r<30>;
.reg .b64 %rd<11>;


ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r12, %nctaid.y;
mov.u32 %r13, %ctaid.z;
mov.u32 %r14, %ctaid.y;
mad.lo.s32 %r15, %r12, %r13, %r14;
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r18, %r15, %r16, %r17;
shl.b32 %r19, %r18, 9;
mov.u32 %r20, %tid.x;
add.s32 %r1, %r19, %r20;
setp.ge.u32	%p1, %r1, %r11;
@%p1 bra BB69_4;

ld.param.u32 %r22, [%rd1+12];
ld.param.u64 %rd4, [%rd2];
cvta.to.global.u64 %rd3, %rd4;
ld.param.u32 %r23, [%rd2+108];
rem.u32 %r2, %r1, %r22;
div.u32 %r3, %r1, %r22;
mul.lo.s32 %r29, %r1, %r23;
setp.eq.s32	%p2, %r10, 0;
mov.u32 %r28, 0;
@%p2 bra BB69_3;

BB69_2:
cvt.u64.u32	%rd5, %r29;
add.s64 %rd6, %rd3, %rd5;
ld.global.u8 %rs5, [%rd6];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p3, %rs7, 0;
selp.u16	%rs8, 1, 0, %p3;
add.s32 %r29, %r29, %r9;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p4, %r28, %r10;
@%p4 bra BB69_2;

BB69_3:
ld.param.u64 %rd7, [%rd1];
ld.param.u32 %r24, [%rd1+112];
mul.lo.s32 %r25, %r24, %r2;
ld.param.u32 %r26, [%rd1+108];
mad.lo.s32 %r27, %r26, %r3, %r25;
cvt.u64.u32	%rd8, %r27;
cvta.to.global.u64 %rd9, %rd7;
add.s64 %rd10, %rd9, %rd8;
st.global.u8 [%rd10], %rs8;

BB69_4:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot70[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<64>;
.reg .b16 %rs<115>;
.reg .b32 %r<225>;
.reg .b64 %rd<102>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd101, __local_depot70;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r40, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd12, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd13, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd14, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd15, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd16, [%rd14];
cvta.to.global.u64 %rd17, %rd16;
ld.param.u64 %rd18, [%rd15];
cvta.to.global.u64 %rd1, %rd18;
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r1, %r43, %r44, %r45;
mov.u32 %r223, %tid.y;
ld.param.u32 %r46, [%rd14+12];
rem.u32 %r47, %r1, %r46;
ld.param.u32 %r48, [%rd14+112];
mul.lo.s32 %r49, %r48, %r47;
div.u32 %r50, %r1, %r46;
ld.param.u32 %r51, [%rd14+108];
mad.lo.s32 %r52, %r51, %r50, %r49;
ld.param.u32 %r53, [%rd15+108];
mul.lo.s32 %r3, %r1, %r53;
mov.u32 %r54, %nctaid.y;
setp.eq.s32	%p1, %r54, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd19, %r52;
add.s64 %rd2, %rd17, %rd19;
@%p1 bra BB70_40;
bra.uni BB70_1;

BB70_40:
setp.lt.u32	%p45, %r1, %r42;
min.u32 %r30, %r41, %r4;
setp.lt.u32	%p46, %r223, %r41;
and.pred %p47, %p45, %p46;
mov.u16 %rs107, %rs33;
@!%p47 bra BB70_49;
bra.uni BB70_41;

BB70_41:
mov.u16 %rs108, %rs33;

BB70_42:
mad.lo.s32 %r32, %r4, 3, %r223;
setp.lt.u32	%p48, %r32, %r41;
add.s32 %r33, %r223, %r4;
shl.b32 %r180, %r4, 1;
add.s32 %r34, %r223, %r180;
mad.lo.s32 %r181, %r223, %r40, %r3;
cvt.u64.u32	%rd79, %r181;
add.s64 %rd9, %rd1, %rd79;
mad.lo.s32 %r182, %r33, %r40, %r3;
cvt.u64.u32	%rd80, %r182;
add.s64 %rd10, %rd1, %rd80;
mad.lo.s32 %r183, %r34, %r40, %r3;
cvt.u64.u32	%rd81, %r183;
add.s64 %rd11, %rd1, %rd81;
@%p48 bra BB70_47;
bra.uni BB70_43;

BB70_47:
ld.global.u8 %rs81, [%rd9];
mad.lo.s32 %r184, %r32, %r40, %r3;
cvt.u64.u32	%rd82, %r184;
add.s64 %rd83, %rd1, %rd82;
or.b16 %rs82, %rs81, %rs108;
ld.global.u8 %rs83, [%rd10];
or.b16 %rs84, %rs82, %rs83;
ld.global.u8 %rs85, [%rd11];
or.b16 %rs86, %rs84, %rs85;
ld.global.u8 %rs87, [%rd83];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB70_48;

BB70_43:
setp.lt.u32	%p49, %r34, %r41;
@%p49 bra BB70_46;
bra.uni BB70_44;

BB70_46:
ld.global.u8 %rs76, [%rd9];
or.b16 %rs77, %rs76, %rs108;
ld.global.u8 %rs78, [%rd10];
or.b16 %rs79, %rs77, %rs78;
ld.global.u8 %rs80, [%rd11];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB70_48;

BB70_44:
ld.global.u8 %rs74, [%rd9];
or.b16 %rs97, %rs74, %rs108;
setp.ge.u32	%p50, %r33, %r41;
@%p50 bra BB70_48;

ld.global.u8 %rs75, [%rd10];
or.b16 %rs97, %rs97, %rs75;

BB70_48:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p51, %rs88, 0;
selp.u16	%rs108, 1, 0, %p51;
shl.b32 %r186, %r4, 2;
add.s32 %r223, %r223, %r186;
setp.lt.u32	%p52, %r223, %r41;
mov.u16 %rs107, %rs108;
@%p52 bra BB70_42;

BB70_49:
mov.u32 %r36, %tid.y;
mad.lo.s32 %r189, %r36, %r43, %r45;
cvt.u64.u32	%rd84, %r189;
mov.u64 %rd85, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd86, %rd85, %rd84;
st.shared.u8 [%rd86], %rs107;
clz.b32 %r190, %r30;
mov.u32 %r191, 31;
sub.s32 %r192, %r191, %r190;
mov.u32 %r193, 1;
shl.b32 %r194, %r193, %r192;
setp.eq.s32	%p53, %r30, %r194;
selp.u32	%r195, 1, 0, %p53;
shr.s32 %r224, %r194, %r195;
setp.lt.s32	%p54, %r224, 1;
@%p54 bra BB70_55;

BB70_50:
bar.sync 0;
add.s32 %r196, %r224, %r36;
setp.lt.u32	%p55, %r196, %r30;
setp.lt.u32	%p56, %r36, %r224;
and.pred %p57, %p56, %p55;
@!%p57 bra BB70_54;
bra.uni BB70_51;

BB70_51:
ld.shared.u8 %rs90, [%rd86];
mov.u16 %rs114, 1;
setp.ne.s16	%p58, %rs90, 0;
@%p58 bra BB70_53;

mul.lo.s32 %r202, %r224, %r43;
cvt.u64.u32	%rd90, %r202;
add.s64 %rd92, %rd90, %rd84;
add.s64 %rd94, %rd85, %rd92;
ld.shared.u8 %rs91, [%rd94];
setp.ne.s16	%p59, %rs91, 0;
selp.u16	%rs114, 1, 0, %p59;

BB70_53:
st.shared.u8 [%rd86], %rs114;

BB70_54:
shr.s32 %r224, %r224, 1;
setp.gt.s32	%p60, %r224, 0;
@%p60 bra BB70_50;

BB70_55:
setp.eq.s32	%p62, %r36, 0;
and.pred %p63, %p62, %p45;
@!%p63 bra BB70_57;
bra.uni BB70_56;

BB70_56:
ld.shared.u8 %rs92, [%rd86];
st.global.u8 [%rd2], %rs92;
bra.uni BB70_57;

BB70_1:
setp.lt.u32	%p2, %r1, %r42;
mov.u32 %r55, %ctaid.y;
shl.b32 %r56, %r55, 8;
sub.s32 %r57, %r41, %r56;
mov.u32 %r58, 256;
min.u32 %r5, %r57, %r58;
mad.lo.s32 %r6, %r56, %r40, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p3, %r223, %r5;
and.pred %p4, %p2, %p3;
mov.u16 %rs112, %rs33;
@!%p4 bra BB70_10;
bra.uni BB70_2;

BB70_2:
mov.u32 %r219, %tid.y;
mov.u16 %rs113, %rs33;

BB70_3:
mad.lo.s32 %r10, %r4, 3, %r219;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r219, %r4;
shl.b32 %r60, %r4, 1;
add.s32 %r12, %r219, %r60;
mad.lo.s32 %r61, %r219, %r40, %r6;
cvt.u64.u32	%rd20, %r61;
add.s64 %rd3, %rd1, %rd20;
mad.lo.s32 %r62, %r11, %r40, %r6;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd4, %rd1, %rd21;
mad.lo.s32 %r63, %r12, %r40, %r6;
cvt.u64.u32	%rd22, %r63;
add.s64 %rd5, %rd1, %rd22;
@%p5 bra BB70_8;
bra.uni BB70_4;

BB70_8:
ld.global.u8 %rs41, [%rd3];
mad.lo.s32 %r64, %r10, %r40, %r6;
cvt.u64.u32	%rd23, %r64;
add.s64 %rd24, %rd1, %rd23;
or.b16 %rs42, %rs41, %rs113;
ld.global.u8 %rs43, [%rd4];
or.b16 %rs44, %rs42, %rs43;
ld.global.u8 %rs45, [%rd5];
or.b16 %rs46, %rs44, %rs45;
ld.global.u8 %rs47, [%rd24];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB70_9;

BB70_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB70_7;
bra.uni BB70_5;

BB70_7:
ld.global.u8 %rs36, [%rd3];
or.b16 %rs37, %rs36, %rs113;
ld.global.u8 %rs38, [%rd4];
or.b16 %rs39, %rs37, %rs38;
ld.global.u8 %rs40, [%rd5];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB70_9;

BB70_5:
ld.global.u8 %rs34, [%rd3];
or.b16 %rs93, %rs34, %rs113;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB70_9;

ld.global.u8 %rs35, [%rd4];
or.b16 %rs93, %rs93, %rs35;

BB70_9:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p8, %rs48, 0;
selp.u16	%rs113, 1, 0, %p8;
shl.b32 %r66, %r4, 2;
add.s32 %r219, %r219, %r66;
setp.lt.u32	%p9, %r219, %r5;
mov.u16 %rs102, %rs113;
mov.u16 %rs112, %rs102;
@%p9 bra BB70_3;

BB70_10:
mov.u16 %rs8, %rs112;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r69, %r14, %r43, %r45;
cvt.u64.u32	%rd25, %r69;
mov.u64 %rd26, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd27, %rd26, %rd25;
st.shared.u8 [%rd27], %rs8;
clz.b32 %r70, %r7;
mov.u32 %r71, 31;
sub.s32 %r72, %r71, %r70;
mov.u32 %r73, 1;
shl.b32 %r74, %r73, %r72;
setp.eq.s32	%p10, %r7, %r74;
selp.u32	%r75, 1, 0, %p10;
shr.s32 %r220, %r74, %r75;
setp.lt.s32	%p11, %r220, 1;
@%p11 bra BB70_16;

BB70_11:
bar.sync 0;
add.s32 %r76, %r220, %r14;
setp.lt.u32	%p12, %r76, %r7;
setp.lt.u32	%p13, %r14, %r220;
and.pred %p14, %p13, %p12;
@!%p14 bra BB70_15;
bra.uni BB70_12;

BB70_12:
ld.shared.u8 %rs50, [%rd27];
mov.u16 %rs94, 1;
setp.ne.s16	%p15, %rs50, 0;
@%p15 bra BB70_14;

mul.lo.s32 %r82, %r220, %r43;
cvt.u64.u32	%rd31, %r82;
add.s64 %rd33, %rd31, %rd25;
add.s64 %rd35, %rd26, %rd33;
ld.shared.u8 %rs51, [%rd35];
setp.ne.s16	%p16, %rs51, 0;
selp.u16	%rs94, 1, 0, %p16;

BB70_14:
st.shared.u8 [%rd27], %rs94;

BB70_15:
shr.s32 %r220, %r220, 1;
setp.gt.s32	%p17, %r220, 0;
@%p17 bra BB70_11;

BB70_16:
setp.eq.s32	%p19, %r14, 0;
and.pred %p20, %p19, %p2;
@!%p20 bra BB70_18;
bra.uni BB70_17;

BB70_17:
mov.u32 %r95, %tid.y;
mad.lo.s32 %r98, %r95, %r43, %r45;
cvt.u64.u32	%rd39, %r98;
add.s64 %rd41, %rd26, %rd39;
ld.shared.u8 %rs52, [%rd41];
add.u64 %rd42, %SP, 1;
cvta.to.local.u64 %rd43, %rd42;
st.local.u8 [%rd43], %rs52;
ld.local.u8 %rs53, [%rd43];
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd45, %rd44;
st.local.u8 [%rd45], %rs53;
ld.local.u8 %rs54, [%rd45];
mad.lo.s32 %r102, %r55, %r42, %r1;
cvt.u64.u32	%rd46, %r102;
cvta.to.global.u64 %rd47, %rd12;
add.s64 %rd48, %rd47, %rd46;
st.volatile.global.u8 [%rd48], %rs54;

BB70_18:
membar.gl;
bar.sync 0;
or.b32 %r105, %r14, %r45;
setp.ne.s32	%p21, %r105, 0;
@%p21 bra BB70_20;

cvta.to.global.u64 %rd49, %rd13;
mul.wide.u32 %rd50, %r44, 4;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.u32 %r107, [%rd51], 1;
add.s32 %r109, %r54, -1;
setp.eq.s32	%p22, %r107, %r109;
selp.u32	%r110, 1, 0, %p22;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r110;

BB70_20:
bar.sync 0;
ld.shared.u32 %r111, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p23, %r111, 0;
@%p23 bra BB70_57;

setp.ge.u32	%p24, %r14, %r54;
mov.u16 %rs111, %rs33;
@%p24 bra BB70_23;

mov.u32 %r114, %tid.y;
mad.lo.s32 %r119, %r114, %r42, %r1;
cvt.u64.u32	%rd52, %r119;
cvta.to.global.u64 %rd53, %rd12;
add.s64 %rd54, %rd53, %rd52;
ld.volatile.global.u8 %rs111, [%rd54];

BB70_23:
mov.u16 %rs109, %rs111;
setp.lt.u32	%p26, %r54, %r4;
sub.s32 %r126, %r54, %r4;
selp.b32	%r18, 0, %r126, %p26;
min.u32 %r19, %r54, %r4;
setp.lt.u32	%p27, %r14, %r18;
and.pred %p28, %p2, %p27;
@!%p28 bra BB70_32;
bra.uni BB70_24;

BB70_24:
mov.u32 %r221, %r14;
mov.u16 %rs110, %rs109;

BB70_25:
mov.u32 %r21, %r221;
mad.lo.s32 %r22, %r4, 3, %r21;
setp.lt.u32	%p29, %r22, %r18;
add.s32 %r23, %r21, %r4;
shl.b32 %r129, %r4, 1;
add.s32 %r24, %r21, %r129;
mad.lo.s32 %r134, %r4, %r42, %r1;
mad.lo.s32 %r135, %r21, %r42, %r134;
cvt.u64.u32	%rd55, %r135;
cvta.to.global.u64 %rd56, %rd12;
add.s64 %rd6, %rd56, %rd55;
mad.lo.s32 %r136, %r23, %r42, %r134;
cvt.u64.u32	%rd57, %r136;
add.s64 %rd7, %rd56, %rd57;
mad.lo.s32 %r137, %r24, %r42, %r134;
cvt.u64.u32	%rd58, %r137;
add.s64 %rd8, %rd56, %rd58;
@%p29 bra BB70_30;
bra.uni BB70_26;

BB70_30:
ld.volatile.global.u8 %rs62, [%rd6];
mad.lo.s32 %r144, %r22, %r42, %r134;
cvt.u64.u32	%rd59, %r144;
add.s64 %rd61, %rd56, %rd59;
or.b16 %rs63, %rs62, %rs110;
ld.volatile.global.u8 %rs64, [%rd7];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd8];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd61];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB70_31;

BB70_26:
setp.lt.u32	%p30, %r24, %r18;
@%p30 bra BB70_29;
bra.uni BB70_27;

BB70_29:
ld.volatile.global.u8 %rs57, [%rd6];
or.b16 %rs58, %rs57, %rs110;
ld.volatile.global.u8 %rs59, [%rd7];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd8];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB70_31;

BB70_27:
ld.volatile.global.u8 %rs55, [%rd6];
or.b16 %rs95, %rs55, %rs110;
setp.ge.u32	%p31, %r23, %r18;
@%p31 bra BB70_31;

ld.volatile.global.u8 %rs56, [%rd7];
or.b16 %rs95, %rs95, %rs56;

BB70_31:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p32, %rs69, 0;
selp.u16	%rs110, 1, 0, %p32;
shl.b32 %r146, %r4, 2;
add.s32 %r25, %r21, %r146;
setp.lt.u32	%p33, %r25, %r18;
mov.u32 %r221, %r25;
mov.u16 %rs109, %rs110;
@%p33 bra BB70_25;

BB70_32:
st.shared.u8 [%rd27], %rs109;
clz.b32 %r150, %r19;
sub.s32 %r152, %r71, %r150;
shl.b32 %r154, %r73, %r152;
setp.eq.s32	%p34, %r19, %r154;
selp.u32	%r155, 1, 0, %p34;
shr.s32 %r222, %r154, %r155;
setp.lt.s32	%p35, %r222, 1;
@%p35 bra BB70_38;

BB70_33:
bar.sync 0;
add.s32 %r156, %r222, %r14;
setp.lt.u32	%p36, %r156, %r19;
setp.lt.u32	%p37, %r14, %r222;
and.pred %p38, %p37, %p36;
@!%p38 bra BB70_37;
bra.uni BB70_34;

BB70_34:
ld.shared.u8 %rs71, [%rd27];
mov.u16 %rs96, 1;
setp.ne.s16	%p39, %rs71, 0;
@%p39 bra BB70_36;

mul.lo.s32 %r162, %r222, %r43;
cvt.u64.u32	%rd68, %r162;
add.s64 %rd70, %rd68, %rd25;
add.s64 %rd72, %rd26, %rd70;
ld.shared.u8 %rs72, [%rd72];
setp.ne.s16	%p40, %rs72, 0;
selp.u16	%rs96, 1, 0, %p40;

BB70_36:
st.shared.u8 [%rd27], %rs96;

BB70_37:
shr.s32 %r222, %r222, 1;
setp.gt.s32	%p41, %r222, 0;
@%p41 bra BB70_33;

BB70_38:
@!%p20 bra BB70_57;
bra.uni BB70_39;

BB70_39:
ld.shared.u8 %rs73, [%rd27];
st.global.u8 [%rd2], %rs73;

BB70_57:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<53>;
.reg .b16 %rs<140>;
.reg .b32 %r<46>;
.reg .b64 %rd<25>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB71_56;

ld.param.u32 %r25, [%rd1+12];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mov.u32 %r4, %tid.x;
mov.u32 %r5, %ntid.x;
setp.ge.u32	%p2, %r4, %r17;
mov.u16 %rs138, %rs15;
@%p2 bra BB71_4;

ld.param.u64 %rd7, [%rd2];
ld.param.u32 %r26, [%rd2+12];
ld.param.u32 %r27, [%rd2+112];
rem.u32 %r28, %r1, %r26;
mul.lo.s32 %r29, %r27, %r28;
div.u32 %r30, %r1, %r26;
ld.param.u32 %r31, [%rd2+108];
mad.lo.s32 %r6, %r31, %r30, %r29;
cvta.to.global.u64 %rd3, %rd7;
mov.u32 %r43, %r4;
mov.u16 %rs139, %rs15;

BB71_3:
mov.u32 %r7, %r43;
add.s32 %r32, %r6, %r7;
cvt.u64.u32	%rd8, %r32;
add.s64 %rd9, %rd3, %rd8;
ld.global.u8 %rs16, [%rd9];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p3, %rs18, 0;
selp.u16	%rs139, 1, 0, %p3;
add.s32 %r8, %r5, %r7;
setp.lt.u32	%p4, %r8, %r17;
mov.u32 %r43, %r8;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p4 bra BB71_3;

BB71_4:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
ld.param.u32 %r33, [%rd1+112];
mul.lo.s32 %r34, %r33, %r2;
ld.param.u32 %r35, [%rd1+108];
mad.lo.s32 %r9, %r35, %r3, %r34;
setp.eq.s32	%p5, %r5, 0;
mov.u16 %rs131, %rs15;
@%p5 bra BB71_54;

cvt.u64.u32	%rd10, %r4;
mov.u64 %rd11, smemChar;
add.s64 %rd4, %rd11, %rd10;
setp.ge.u32	%p6, %r4, %r5;
@%p6 bra BB71_7;

st.shared.u8 [%rd4], %rs3;

BB71_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r5, %r10;
setp.ge.u32	%p7, %r10, %r5;
mov.u16 %rs134, %rs3;
@%p7 bra BB71_15;

mov.u32 %r36, %tid.x;
div.u32 %r37, %r36, %r10;
setp.ne.s32	%p8, %r37, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p8 bra BB71_15;

setp.lt.u32	%p9, %r36, %r5;
selp.b16	%rs135, %rs3, %rs15, %p9;
add.s32 %r44, %r10, %r36;
setp.ge.u32	%p10, %r44, %r5;
@%p10 bra BB71_14;

mov.u16 %rs136, %rs135;

BB71_11:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p11, %rs20, 0;
@%p11 bra BB71_13;

cvt.u64.u32	%rd12, %r44;
add.s64 %rd14, %rd11, %rd12;
ld.shared.u8 %rs21, [%rd14];
setp.ne.s16	%p12, %rs21, 0;
selp.u16	%rs137, 1, 0, %p12;

BB71_13:
mov.u16 %rs136, %rs137;
add.s32 %r44, %r44, %r10;
setp.lt.u32	%p13, %r44, %r5;
mov.u16 %rs135, %rs136;
@%p13 bra BB71_11;

BB71_14:
mov.u16 %rs134, %rs135;
cvt.u64.u32	%rd15, %r36;
add.s64 %rd17, %rd11, %rd15;
st.shared.u8 [%rd17], %rs134;

BB71_15:
mov.u16 %rs9, %rs134;
bar.sync 0;
mov.u32 %r40, %tid.x;
setp.ne.s32	%p14, %r40, 0;
mov.u16 %rs131, %rs9;
@%p14 bra BB71_54;

setp.eq.s32	%p15, %r11, 32;
@%p15 bra BB71_22;
bra.uni BB71_17;

BB71_22:
mov.u16 %rs25, 1;
setp.ne.s16	%p20, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p20 bra BB71_54;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p21, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p21 bra BB71_54;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p22, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p22 bra BB71_54;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p23, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p23 bra BB71_54;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p24, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p24 bra BB71_54;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p25, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p25 bra BB71_54;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p26, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p26 bra BB71_54;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p27, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p27 bra BB71_54;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p28, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p28 bra BB71_54;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p29, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p29 bra BB71_54;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p30, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p30 bra BB71_54;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p31, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p31 bra BB71_54;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p32, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p32 bra BB71_54;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p33, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p33 bra BB71_54;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p34, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p34 bra BB71_54;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p35, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p35 bra BB71_54;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p36, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p36 bra BB71_54;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p37, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p37 bra BB71_54;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p38, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p38 bra BB71_54;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p39, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p39 bra BB71_54;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p40, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p40 bra BB71_54;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p41, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p41 bra BB71_54;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p42, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p42 bra BB71_54;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p43, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p43 bra BB71_54;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p44, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p44 bra BB71_54;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p45, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p45 bra BB71_54;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p46, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p46 bra BB71_54;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p47, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p47 bra BB71_54;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p48, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p48 bra BB71_54;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p49, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p49 bra BB71_54;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p50, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p50 bra BB71_54;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p51, %rs86, 0;
selp.u16	%rs131, 1, 0, %p51;
bra.uni BB71_54;

BB71_17:
add.s64 %rd24, %rd11, 1;
mov.u32 %r45, 1;
setp.lt.u32	%p16, %r11, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p16 bra BB71_54;

mov.u16 %rs132, %rs9;

BB71_19:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p17, %rs23, 0;
@%p17 bra BB71_21;

ld.shared.u8 %rs24, [%rd24];
setp.ne.s16	%p18, %rs24, 0;
selp.u16	%rs133, 1, 0, %p18;

BB71_21:
mov.u16 %rs132, %rs133;
add.s64 %rd24, %rd24, 1;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p19, %r45, %r11;
mov.u16 %rs131, %rs132;
@%p19 bra BB71_19;

BB71_54:
mov.u32 %r42, %tid.x;
setp.ne.s32	%p52, %r42, 0;
@%p52 bra BB71_56;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r9;
add.s64 %rd23, %rd21, %rd22;
st.global.u8 [%rd23], %rs131;

BB71_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .b32 %r<35>;
.reg .b64 %rd<11>;


ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r12, %nctaid.y;
mov.u32 %r13, %ctaid.z;
mov.u32 %r14, %ctaid.y;
mad.lo.s32 %r15, %r12, %r13, %r14;
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r18, %r15, %r16, %r17;
shl.b32 %r19, %r18, 9;
mov.u32 %r20, %tid.x;
add.s32 %r1, %r19, %r20;
setp.ge.u32	%p1, %r1, %r11;
@%p1 bra BB72_5;

ld.param.u32 %r21, [%rd1+12];
rem.u32 %r2, %r1, %r21;
div.u32 %r3, %r1, %r21;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB72_4;

ld.param.u64 %rd4, [%rd2];
ld.param.u32 %r23, [%rd2+12];
ld.param.u32 %r24, [%rd2+112];
rem.u32 %r25, %r1, %r23;
mul.lo.s32 %r26, %r24, %r25;
div.u32 %r27, %r1, %r23;
ld.param.u32 %r28, [%rd2+108];
mad.lo.s32 %r34, %r28, %r27, %r26;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r33, 0;

BB72_3:
cvt.u64.u32	%rd5, %r34;
add.s64 %rd6, %rd3, %rd5;
ld.global.u8 %rs5, [%rd6];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p3, %rs7, 0;
selp.u16	%rs8, 1, 0, %p3;
add.s32 %r34, %r34, %r9;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p4, %r33, %r10;
@%p4 bra BB72_3;

BB72_4:
ld.param.u64 %rd7, [%rd1];
ld.param.u32 %r29, [%rd1+112];
mul.lo.s32 %r30, %r29, %r2;
ld.param.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r3, %r30;
cvt.u64.u32	%rd8, %r32;
cvta.to.global.u64 %rd9, %rd7;
add.s64 %rd10, %rd9, %rd8;
st.global.u8 [%rd10], %rs8;

BB72_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot73[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<64>;
.reg .b16 %rs<115>;
.reg .b32 %r<230>;
.reg .b64 %rd<102>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd101, __local_depot73;
cvta.local.u64 %SP, %rd101;
ld.param.u32 %r40, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd12, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd13, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd14, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd15, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd16, [%rd14];
cvta.to.global.u64 %rd17, %rd16;
ld.param.u64 %rd18, [%rd15];
cvta.to.global.u64 %rd1, %rd18;
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r1, %r43, %r44, %r45;
mov.u32 %r228, %tid.y;
ld.param.u32 %r46, [%rd14+12];
rem.u32 %r47, %r1, %r46;
ld.param.u32 %r48, [%rd14+112];
mul.lo.s32 %r49, %r48, %r47;
div.u32 %r50, %r1, %r46;
ld.param.u32 %r51, [%rd15+12];
rem.u32 %r52, %r1, %r51;
ld.param.u32 %r53, [%rd15+112];
mul.lo.s32 %r54, %r53, %r52;
div.u32 %r55, %r1, %r51;
ld.param.u32 %r56, [%rd14+108];
mad.lo.s32 %r57, %r56, %r50, %r49;
ld.param.u32 %r58, [%rd15+108];
mad.lo.s32 %r3, %r58, %r55, %r54;
mov.u32 %r59, %nctaid.y;
setp.eq.s32	%p1, %r59, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd19, %r57;
add.s64 %rd2, %rd17, %rd19;
@%p1 bra BB73_40;
bra.uni BB73_1;

BB73_40:
setp.lt.u32	%p45, %r1, %r42;
min.u32 %r30, %r41, %r4;
setp.lt.u32	%p46, %r228, %r41;
and.pred %p47, %p45, %p46;
mov.u16 %rs107, %rs33;
@!%p47 bra BB73_49;
bra.uni BB73_41;

BB73_41:
mov.u16 %rs108, %rs33;

BB73_42:
mad.lo.s32 %r32, %r4, 3, %r228;
setp.lt.u32	%p48, %r32, %r41;
add.s32 %r33, %r228, %r4;
shl.b32 %r185, %r4, 1;
add.s32 %r34, %r228, %r185;
mad.lo.s32 %r186, %r228, %r40, %r3;
cvt.u64.u32	%rd79, %r186;
add.s64 %rd9, %rd1, %rd79;
mad.lo.s32 %r187, %r33, %r40, %r3;
cvt.u64.u32	%rd80, %r187;
add.s64 %rd10, %rd1, %rd80;
mad.lo.s32 %r188, %r34, %r40, %r3;
cvt.u64.u32	%rd81, %r188;
add.s64 %rd11, %rd1, %rd81;
@%p48 bra BB73_47;
bra.uni BB73_43;

BB73_47:
ld.global.u8 %rs81, [%rd9];
mad.lo.s32 %r189, %r32, %r40, %r3;
cvt.u64.u32	%rd82, %r189;
add.s64 %rd83, %rd1, %rd82;
or.b16 %rs82, %rs81, %rs108;
ld.global.u8 %rs83, [%rd10];
or.b16 %rs84, %rs82, %rs83;
ld.global.u8 %rs85, [%rd11];
or.b16 %rs86, %rs84, %rs85;
ld.global.u8 %rs87, [%rd83];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB73_48;

BB73_43:
setp.lt.u32	%p49, %r34, %r41;
@%p49 bra BB73_46;
bra.uni BB73_44;

BB73_46:
ld.global.u8 %rs76, [%rd9];
or.b16 %rs77, %rs76, %rs108;
ld.global.u8 %rs78, [%rd10];
or.b16 %rs79, %rs77, %rs78;
ld.global.u8 %rs80, [%rd11];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB73_48;

BB73_44:
ld.global.u8 %rs74, [%rd9];
or.b16 %rs97, %rs74, %rs108;
setp.ge.u32	%p50, %r33, %r41;
@%p50 bra BB73_48;

ld.global.u8 %rs75, [%rd10];
or.b16 %rs97, %rs97, %rs75;

BB73_48:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p51, %rs88, 0;
selp.u16	%rs108, 1, 0, %p51;
shl.b32 %r191, %r4, 2;
add.s32 %r228, %r228, %r191;
setp.lt.u32	%p52, %r228, %r41;
mov.u16 %rs107, %rs108;
@%p52 bra BB73_42;

BB73_49:
mov.u32 %r36, %tid.y;
mad.lo.s32 %r194, %r36, %r43, %r45;
cvt.u64.u32	%rd84, %r194;
mov.u64 %rd85, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd86, %rd85, %rd84;
st.shared.u8 [%rd86], %rs107;
clz.b32 %r195, %r30;
mov.u32 %r196, 31;
sub.s32 %r197, %r196, %r195;
mov.u32 %r198, 1;
shl.b32 %r199, %r198, %r197;
setp.eq.s32	%p53, %r30, %r199;
selp.u32	%r200, 1, 0, %p53;
shr.s32 %r229, %r199, %r200;
setp.lt.s32	%p54, %r229, 1;
@%p54 bra BB73_55;

BB73_50:
bar.sync 0;
add.s32 %r201, %r229, %r36;
setp.lt.u32	%p55, %r201, %r30;
setp.lt.u32	%p56, %r36, %r229;
and.pred %p57, %p56, %p55;
@!%p57 bra BB73_54;
bra.uni BB73_51;

BB73_51:
ld.shared.u8 %rs90, [%rd86];
mov.u16 %rs114, 1;
setp.ne.s16	%p58, %rs90, 0;
@%p58 bra BB73_53;

mul.lo.s32 %r207, %r229, %r43;
cvt.u64.u32	%rd90, %r207;
add.s64 %rd92, %rd90, %rd84;
add.s64 %rd94, %rd85, %rd92;
ld.shared.u8 %rs91, [%rd94];
setp.ne.s16	%p59, %rs91, 0;
selp.u16	%rs114, 1, 0, %p59;

BB73_53:
st.shared.u8 [%rd86], %rs114;

BB73_54:
shr.s32 %r229, %r229, 1;
setp.gt.s32	%p60, %r229, 0;
@%p60 bra BB73_50;

BB73_55:
setp.eq.s32	%p62, %r36, 0;
and.pred %p63, %p62, %p45;
@!%p63 bra BB73_57;
bra.uni BB73_56;

BB73_56:
ld.shared.u8 %rs92, [%rd86];
st.global.u8 [%rd2], %rs92;
bra.uni BB73_57;

BB73_1:
setp.lt.u32	%p2, %r1, %r42;
mov.u32 %r60, %ctaid.y;
shl.b32 %r61, %r60, 8;
sub.s32 %r62, %r41, %r61;
mov.u32 %r63, 256;
min.u32 %r5, %r62, %r63;
mad.lo.s32 %r6, %r61, %r40, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p3, %r228, %r5;
and.pred %p4, %p2, %p3;
mov.u16 %rs112, %rs33;
@!%p4 bra BB73_10;
bra.uni BB73_2;

BB73_2:
mov.u32 %r224, %tid.y;
mov.u16 %rs113, %rs33;

BB73_3:
mad.lo.s32 %r10, %r4, 3, %r224;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r224, %r4;
shl.b32 %r65, %r4, 1;
add.s32 %r12, %r224, %r65;
mad.lo.s32 %r66, %r224, %r40, %r6;
cvt.u64.u32	%rd20, %r66;
add.s64 %rd3, %rd1, %rd20;
mad.lo.s32 %r67, %r11, %r40, %r6;
cvt.u64.u32	%rd21, %r67;
add.s64 %rd4, %rd1, %rd21;
mad.lo.s32 %r68, %r12, %r40, %r6;
cvt.u64.u32	%rd22, %r68;
add.s64 %rd5, %rd1, %rd22;
@%p5 bra BB73_8;
bra.uni BB73_4;

BB73_8:
ld.global.u8 %rs41, [%rd3];
mad.lo.s32 %r69, %r10, %r40, %r6;
cvt.u64.u32	%rd23, %r69;
add.s64 %rd24, %rd1, %rd23;
or.b16 %rs42, %rs41, %rs113;
ld.global.u8 %rs43, [%rd4];
or.b16 %rs44, %rs42, %rs43;
ld.global.u8 %rs45, [%rd5];
or.b16 %rs46, %rs44, %rs45;
ld.global.u8 %rs47, [%rd24];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB73_9;

BB73_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB73_7;
bra.uni BB73_5;

BB73_7:
ld.global.u8 %rs36, [%rd3];
or.b16 %rs37, %rs36, %rs113;
ld.global.u8 %rs38, [%rd4];
or.b16 %rs39, %rs37, %rs38;
ld.global.u8 %rs40, [%rd5];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB73_9;

BB73_5:
ld.global.u8 %rs34, [%rd3];
or.b16 %rs93, %rs34, %rs113;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB73_9;

ld.global.u8 %rs35, [%rd4];
or.b16 %rs93, %rs93, %rs35;

BB73_9:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p8, %rs48, 0;
selp.u16	%rs113, 1, 0, %p8;
shl.b32 %r71, %r4, 2;
add.s32 %r224, %r224, %r71;
setp.lt.u32	%p9, %r224, %r5;
mov.u16 %rs102, %rs113;
mov.u16 %rs112, %rs102;
@%p9 bra BB73_3;

BB73_10:
mov.u16 %rs8, %rs112;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r74, %r14, %r43, %r45;
cvt.u64.u32	%rd25, %r74;
mov.u64 %rd26, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd27, %rd26, %rd25;
st.shared.u8 [%rd27], %rs8;
clz.b32 %r75, %r7;
mov.u32 %r76, 31;
sub.s32 %r77, %r76, %r75;
mov.u32 %r78, 1;
shl.b32 %r79, %r78, %r77;
setp.eq.s32	%p10, %r7, %r79;
selp.u32	%r80, 1, 0, %p10;
shr.s32 %r225, %r79, %r80;
setp.lt.s32	%p11, %r225, 1;
@%p11 bra BB73_16;

BB73_11:
bar.sync 0;
add.s32 %r81, %r225, %r14;
setp.lt.u32	%p12, %r81, %r7;
setp.lt.u32	%p13, %r14, %r225;
and.pred %p14, %p13, %p12;
@!%p14 bra BB73_15;
bra.uni BB73_12;

BB73_12:
ld.shared.u8 %rs50, [%rd27];
mov.u16 %rs94, 1;
setp.ne.s16	%p15, %rs50, 0;
@%p15 bra BB73_14;

mul.lo.s32 %r87, %r225, %r43;
cvt.u64.u32	%rd31, %r87;
add.s64 %rd33, %rd31, %rd25;
add.s64 %rd35, %rd26, %rd33;
ld.shared.u8 %rs51, [%rd35];
setp.ne.s16	%p16, %rs51, 0;
selp.u16	%rs94, 1, 0, %p16;

BB73_14:
st.shared.u8 [%rd27], %rs94;

BB73_15:
shr.s32 %r225, %r225, 1;
setp.gt.s32	%p17, %r225, 0;
@%p17 bra BB73_11;

BB73_16:
setp.eq.s32	%p19, %r14, 0;
and.pred %p20, %p19, %p2;
@!%p20 bra BB73_18;
bra.uni BB73_17;

BB73_17:
mov.u32 %r100, %tid.y;
mad.lo.s32 %r103, %r100, %r43, %r45;
cvt.u64.u32	%rd39, %r103;
add.s64 %rd41, %rd26, %rd39;
ld.shared.u8 %rs52, [%rd41];
add.u64 %rd42, %SP, 1;
cvta.to.local.u64 %rd43, %rd42;
st.local.u8 [%rd43], %rs52;
ld.local.u8 %rs53, [%rd43];
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd45, %rd44;
st.local.u8 [%rd45], %rs53;
ld.local.u8 %rs54, [%rd45];
mad.lo.s32 %r107, %r60, %r42, %r1;
cvt.u64.u32	%rd46, %r107;
cvta.to.global.u64 %rd47, %rd12;
add.s64 %rd48, %rd47, %rd46;
st.volatile.global.u8 [%rd48], %rs54;

BB73_18:
membar.gl;
bar.sync 0;
or.b32 %r110, %r14, %r45;
setp.ne.s32	%p21, %r110, 0;
@%p21 bra BB73_20;

cvta.to.global.u64 %rd49, %rd13;
mul.wide.u32 %rd50, %r44, 4;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.u32 %r112, [%rd51], 1;
add.s32 %r114, %r59, -1;
setp.eq.s32	%p22, %r112, %r114;
selp.u32	%r115, 1, 0, %p22;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r115;

BB73_20:
bar.sync 0;
ld.shared.u32 %r116, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p23, %r116, 0;
@%p23 bra BB73_57;

setp.ge.u32	%p24, %r14, %r59;
mov.u16 %rs111, %rs33;
@%p24 bra BB73_23;

mov.u32 %r119, %tid.y;
mad.lo.s32 %r124, %r119, %r42, %r1;
cvt.u64.u32	%rd52, %r124;
cvta.to.global.u64 %rd53, %rd12;
add.s64 %rd54, %rd53, %rd52;
ld.volatile.global.u8 %rs111, [%rd54];

BB73_23:
mov.u16 %rs109, %rs111;
setp.lt.u32	%p26, %r59, %r4;
sub.s32 %r131, %r59, %r4;
selp.b32	%r18, 0, %r131, %p26;
min.u32 %r19, %r59, %r4;
setp.lt.u32	%p27, %r14, %r18;
and.pred %p28, %p2, %p27;
@!%p28 bra BB73_32;
bra.uni BB73_24;

BB73_24:
mov.u32 %r226, %r14;
mov.u16 %rs110, %rs109;

BB73_25:
mov.u32 %r21, %r226;
mad.lo.s32 %r22, %r4, 3, %r21;
setp.lt.u32	%p29, %r22, %r18;
add.s32 %r23, %r21, %r4;
shl.b32 %r134, %r4, 1;
add.s32 %r24, %r21, %r134;
mad.lo.s32 %r139, %r4, %r42, %r1;
mad.lo.s32 %r140, %r21, %r42, %r139;
cvt.u64.u32	%rd55, %r140;
cvta.to.global.u64 %rd56, %rd12;
add.s64 %rd6, %rd56, %rd55;
mad.lo.s32 %r141, %r23, %r42, %r139;
cvt.u64.u32	%rd57, %r141;
add.s64 %rd7, %rd56, %rd57;
mad.lo.s32 %r142, %r24, %r42, %r139;
cvt.u64.u32	%rd58, %r142;
add.s64 %rd8, %rd56, %rd58;
@%p29 bra BB73_30;
bra.uni BB73_26;

BB73_30:
ld.volatile.global.u8 %rs62, [%rd6];
mad.lo.s32 %r149, %r22, %r42, %r139;
cvt.u64.u32	%rd59, %r149;
add.s64 %rd61, %rd56, %rd59;
or.b16 %rs63, %rs62, %rs110;
ld.volatile.global.u8 %rs64, [%rd7];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd8];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd61];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB73_31;

BB73_26:
setp.lt.u32	%p30, %r24, %r18;
@%p30 bra BB73_29;
bra.uni BB73_27;

BB73_29:
ld.volatile.global.u8 %rs57, [%rd6];
or.b16 %rs58, %rs57, %rs110;
ld.volatile.global.u8 %rs59, [%rd7];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd8];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB73_31;

BB73_27:
ld.volatile.global.u8 %rs55, [%rd6];
or.b16 %rs95, %rs55, %rs110;
setp.ge.u32	%p31, %r23, %r18;
@%p31 bra BB73_31;

ld.volatile.global.u8 %rs56, [%rd7];
or.b16 %rs95, %rs95, %rs56;

BB73_31:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p32, %rs69, 0;
selp.u16	%rs110, 1, 0, %p32;
shl.b32 %r151, %r4, 2;
add.s32 %r25, %r21, %r151;
setp.lt.u32	%p33, %r25, %r18;
mov.u32 %r226, %r25;
mov.u16 %rs109, %rs110;
@%p33 bra BB73_25;

BB73_32:
st.shared.u8 [%rd27], %rs109;
clz.b32 %r155, %r19;
sub.s32 %r157, %r76, %r155;
shl.b32 %r159, %r78, %r157;
setp.eq.s32	%p34, %r19, %r159;
selp.u32	%r160, 1, 0, %p34;
shr.s32 %r227, %r159, %r160;
setp.lt.s32	%p35, %r227, 1;
@%p35 bra BB73_38;

BB73_33:
bar.sync 0;
add.s32 %r161, %r227, %r14;
setp.lt.u32	%p36, %r161, %r19;
setp.lt.u32	%p37, %r14, %r227;
and.pred %p38, %p37, %p36;
@!%p38 bra BB73_37;
bra.uni BB73_34;

BB73_34:
ld.shared.u8 %rs71, [%rd27];
mov.u16 %rs96, 1;
setp.ne.s16	%p39, %rs71, 0;
@%p39 bra BB73_36;

mul.lo.s32 %r167, %r227, %r43;
cvt.u64.u32	%rd68, %r167;
add.s64 %rd70, %rd68, %rd25;
add.s64 %rd72, %rd26, %rd70;
ld.shared.u8 %rs72, [%rd72];
setp.ne.s16	%p40, %rs72, 0;
selp.u16	%rs96, 1, 0, %p40;

BB73_36:
st.shared.u8 [%rd27], %rs96;

BB73_37:
shr.s32 %r227, %r227, 1;
setp.gt.s32	%p41, %r227, 0;
@%p41 bra BB73_33;

BB73_38:
@!%p20 bra BB73_57;
bra.uni BB73_39;

BB73_39:
ld.shared.u8 %rs73, [%rd27];
st.global.u8 [%rd2], %rs73;

BB73_57:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot74[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<57>;
.reg .b16 %rs<140>;
.reg .b32 %r<63>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot74;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r29, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r30, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd2, %rd13;
mov.u32 %r56, 0;
mov.pred %p1, 0;
@%p1 bra BB74_2;

BB74_1:
mul.wide.s32 %rd14, %r56, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd2, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p2, %r56, 27;
@%p2 bra BB74_1;

BB74_2:
mov.u32 %r32, %nctaid.y;
mov.u32 %r33, %ctaid.z;
mov.u32 %r34, %ctaid.y;
mad.lo.s32 %r35, %r32, %r33, %r34;
mov.u32 %r36, %nctaid.x;
mov.u32 %r37, %ctaid.x;
mad.lo.s32 %r58, %r35, %r36, %r37;
setp.ge.u32	%p3, %r58, %r30;
@%p3 bra BB74_61;

ld.param.u32 %r39, [%rd1+12];
rem.u32 %r4, %r58, %r39;
div.u32 %r5, %r58, %r39;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r57, %r6, -1;
mov.u32 %r59, 0;
setp.lt.s32	%p4, %r57, 1;
@%p4 bra BB74_6;

mul.wide.s32 %rd18, %r6, 4;
add.s64 %rd35, %rd2, %rd18;
mov.u32 %r59, 0;

BB74_5:
ld.local.u32 %r41, [%rd35+4];
rem.u32 %r42, %r58, %r41;
ld.local.u32 %r43, [%rd35+104];
mad.lo.s32 %r59, %r43, %r42, %r59;
div.u32 %r58, %r58, %r41;
add.s64 %rd35, %rd35, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p5, %r57, 0;
@%p5 bra BB74_5;

BB74_6:
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r44, [%rd1+112];
mul.lo.s32 %r45, %r44, %r4;
ld.param.u32 %r46, [%rd1+108];
mad.lo.s32 %r16, %r46, %r5, %r45;
ld.local.u32 %r47, [%rd2+108];
mad.lo.s32 %r17, %r47, %r58, %r59;
mov.u32 %r18, %tid.x;
mov.u32 %r19, %ntid.x;
setp.ge.u32	%p6, %r18, %r29;
mov.u16 %rs138, %rs15;
@%p6 bra BB74_9;

ld.local.u64 %rd19, [%rd2];
cvta.to.global.u64 %rd9, %rd19;
mov.u32 %r60, %r18;
mov.u16 %rs139, %rs15;

BB74_8:
mov.u32 %r20, %r60;
add.s32 %r48, %r17, %r20;
cvt.u64.u32	%rd20, %r48;
add.s64 %rd21, %rd9, %rd20;
ld.global.u8 %rs16, [%rd21];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p7, %rs18, 0;
selp.u16	%rs139, 1, 0, %p7;
add.s32 %r21, %r19, %r20;
setp.lt.u32	%p8, %r21, %r29;
mov.u32 %r60, %r21;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p8 bra BB74_8;

BB74_9:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p9, %r19, 0;
mov.u16 %rs131, %rs15;
@%p9 bra BB74_59;

cvt.u64.u32	%rd22, %r18;
mov.u64 %rd23, smemChar;
add.s64 %rd10, %rd23, %rd22;
setp.ge.u32	%p10, %r18, %r19;
@%p10 bra BB74_12;

st.shared.u8 [%rd10], %rs3;

BB74_12:
bar.sync 0;
mov.u32 %r22, WARP_SZ;
min.u32 %r23, %r19, %r22;
setp.ge.u32	%p11, %r22, %r19;
mov.u16 %rs134, %rs3;
@%p11 bra BB74_20;

mov.u32 %r49, %tid.x;
div.u32 %r50, %r49, %r22;
setp.ne.s32	%p12, %r50, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p12 bra BB74_20;

setp.lt.u32	%p13, %r49, %r19;
selp.b16	%rs135, %rs3, %rs15, %p13;
add.s32 %r61, %r22, %r49;
setp.ge.u32	%p14, %r61, %r19;
@%p14 bra BB74_19;

mov.u16 %rs136, %rs135;

BB74_16:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p15, %rs20, 0;
@%p15 bra BB74_18;

cvt.u64.u32	%rd24, %r61;
add.s64 %rd26, %rd23, %rd24;
ld.shared.u8 %rs21, [%rd26];
setp.ne.s16	%p16, %rs21, 0;
selp.u16	%rs137, 1, 0, %p16;

BB74_18:
mov.u16 %rs136, %rs137;
add.s32 %r61, %r61, %r22;
setp.lt.u32	%p17, %r61, %r19;
mov.u16 %rs135, %rs136;
@%p17 bra BB74_16;

BB74_19:
mov.u16 %rs134, %rs135;
cvt.u64.u32	%rd27, %r49;
add.s64 %rd29, %rd23, %rd27;
st.shared.u8 [%rd29], %rs134;

BB74_20:
mov.u16 %rs9, %rs134;
bar.sync 0;
mov.u32 %r53, %tid.x;
setp.ne.s32	%p18, %r53, 0;
mov.u16 %rs131, %rs9;
@%p18 bra BB74_59;

setp.eq.s32	%p19, %r23, 32;
@%p19 bra BB74_27;
bra.uni BB74_22;

BB74_27:
mov.u16 %rs25, 1;
setp.ne.s16	%p24, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p24 bra BB74_59;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p25, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p25 bra BB74_59;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p26, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p26 bra BB74_59;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p27, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p27 bra BB74_59;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p28, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p28 bra BB74_59;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p29, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p29 bra BB74_59;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p30, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p30 bra BB74_59;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p31, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p31 bra BB74_59;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p32, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p32 bra BB74_59;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p33, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p33 bra BB74_59;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p34, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p34 bra BB74_59;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p35, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p35 bra BB74_59;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p36, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p36 bra BB74_59;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p37, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p37 bra BB74_59;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p38, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p38 bra BB74_59;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p39, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p39 bra BB74_59;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p40, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p40 bra BB74_59;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p41, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p41 bra BB74_59;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p42, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p42 bra BB74_59;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p43, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p43 bra BB74_59;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p44, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p44 bra BB74_59;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p45, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p45 bra BB74_59;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p46, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p46 bra BB74_59;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p47, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p47 bra BB74_59;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p48, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p48 bra BB74_59;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p49, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p49 bra BB74_59;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p50, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p50 bra BB74_59;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p51, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p51 bra BB74_59;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p52, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p52 bra BB74_59;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p53, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p53 bra BB74_59;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p54, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p54 bra BB74_59;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p55, %rs86, 0;
selp.u16	%rs131, 1, 0, %p55;
bra.uni BB74_59;

BB74_22:
add.s64 %rd36, %rd23, 1;
mov.u32 %r62, 1;
setp.lt.u32	%p20, %r23, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p20 bra BB74_59;

mov.u16 %rs132, %rs9;

BB74_24:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p21, %rs23, 0;
@%p21 bra BB74_26;

ld.shared.u8 %rs24, [%rd36];
setp.ne.s16	%p22, %rs24, 0;
selp.u16	%rs133, 1, 0, %p22;

BB74_26:
mov.u16 %rs132, %rs133;
add.s64 %rd36, %rd36, 1;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p23, %r62, %r23;
mov.u16 %rs131, %rs132;
@%p23 bra BB74_24;

BB74_59:
mov.u32 %r55, %tid.x;
setp.ne.s32	%p56, %r55, 0;
@%p56 bra BB74_61;

cvta.to.global.u64 %rd32, %rd8;
cvt.u64.u32	%rd33, %r16;
add.s64 %rd34, %rd32, %rd33;
st.global.u8 [%rd34], %rs131;

BB74_61:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot75[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .b32 %r<52>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot75;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r23, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r24, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd2, %rd10;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB75_2;

BB75_1:
mul.wide.s32 %rd11, %r46, 8;
add.s64 %rd12, %rd3, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd2, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB75_1;

BB75_2:
mov.u32 %r26, %nctaid.y;
mov.u32 %r27, %ctaid.z;
mov.u32 %r28, %ctaid.y;
mad.lo.s32 %r29, %r26, %r27, %r28;
mov.u32 %r30, %nctaid.x;
mov.u32 %r31, %ctaid.x;
mad.lo.s32 %r32, %r29, %r30, %r31;
shl.b32 %r33, %r32, 9;
mov.u32 %r34, %tid.x;
add.s32 %r48, %r33, %r34;
setp.ge.u32	%p3, %r48, %r24;
@%p3 bra BB75_10;

ld.param.u32 %r36, [%rd1+12];
rem.u32 %r4, %r48, %r36;
div.u32 %r5, %r48, %r36;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r47, %r6, -1;
mov.u32 %r49, 0;
setp.lt.s32	%p4, %r47, 1;
@%p4 bra BB75_6;

mul.wide.s32 %rd15, %r6, 4;
add.s64 %rd22, %rd2, %rd15;
mov.u32 %r49, 0;

BB75_5:
ld.local.u32 %r38, [%rd22+4];
rem.u32 %r39, %r48, %r38;
ld.local.u32 %r40, [%rd22+104];
mad.lo.s32 %r49, %r40, %r39, %r49;
div.u32 %r48, %r48, %r38;
add.s64 %rd22, %rd22, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
@%p5 bra BB75_5;

BB75_6:
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r41, [%rd1+112];
mul.lo.s32 %r42, %r41, %r4;
ld.param.u32 %r43, [%rd1+108];
mad.lo.s32 %r16, %r43, %r5, %r42;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r51, %r44, %r48, %r49;
setp.eq.s32	%p6, %r23, 0;
@%p6 bra BB75_9;

ld.local.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd9, %rd16;
mov.u32 %r50, 0;

BB75_8:
cvt.u64.u32	%rd17, %r51;
add.s64 %rd18, %rd9, %rd17;
ld.global.u8 %rs5, [%rd18];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p7, %rs7, 0;
selp.u16	%rs8, 1, 0, %p7;
add.s32 %r51, %r51, %r22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p8, %r50, %r23;
@%p8 bra BB75_8;

BB75_9:
cvt.u64.u32	%rd19, %r16;
cvta.to.global.u64 %rd20, %rd8;
add.s64 %rd21, %rd20, %rd19;
st.global.u8 [%rd21], %rs8;

BB75_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot76[224];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<68>;
.reg .b16 %rs<115>;
.reg .b32 %r<263>;
.reg .b64 %rd<123>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd122, __local_depot76;
cvta.local.u64 %SP, %rd122;
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r56, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r57, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd20, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd21, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd22, %SP, 8;
cvta.to.local.u64 %rd3, %rd22;
ld.param.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd4, %rd23;
ld.param.u32 %r1, [%rd1+12];
mov.u32 %r253, 0;
mov.pred %p1, 0;
@%p1 bra BB76_2;

BB76_1:
mul.wide.s32 %rd24, %r253, 8;
add.s64 %rd25, %rd2, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r253, %r253, 1;
setp.lt.u32	%p2, %r253, 27;
@%p2 bra BB76_1;

BB76_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r255, %r60, %r61, %r62;
mov.u32 %r261, %tid.y;
rem.u32 %r63, %r255, %r1;
ld.param.u32 %r64, [%rd1+112];
mul.lo.s32 %r65, %r64, %r63;
div.u32 %r66, %r255, %r1;
ld.param.u32 %r67, [%rd1+108];
mad.lo.s32 %r6, %r67, %r66, %r65;
ld.param.u32 %r7, [%rd2+208];
add.s32 %r254, %r7, -1;
mov.u32 %r256, 0;
setp.lt.s32	%p3, %r254, 1;
@%p3 bra BB76_5;

mul.wide.s32 %rd28, %r7, 4;
add.s64 %rd121, %rd3, %rd28;
mad.lo.s32 %r255, %r60, %r61, %r62;
mov.u32 %r256, 0;

BB76_4:
ld.local.u32 %r72, [%rd121+4];
rem.u32 %r73, %r255, %r72;
ld.local.u32 %r74, [%rd121+104];
mad.lo.s32 %r256, %r74, %r73, %r256;
div.u32 %r255, %r255, %r72;
add.s64 %rd121, %rd121, -4;
add.s32 %r254, %r254, -1;
setp.gt.s32	%p4, %r254, 0;
@%p4 bra BB76_4;

BB76_5:
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r18, %r75, %r255, %r256;
mov.u32 %r76, %nctaid.y;
setp.eq.s32	%p5, %r76, 1;
mov.u32 %r19, %ntid.y;
cvt.u64.u32	%rd29, %r6;
add.s64 %rd10, %rd4, %rd29;
@%p5 bra BB76_45;
bra.uni BB76_6;

BB76_45:
mad.lo.s32 %r210, %r60, %r61, %r62;
setp.lt.u32	%p49, %r210, %r57;
ld.local.u64 %rd17, [%rd3];
min.u32 %r45, %r56, %r19;
setp.lt.u32	%p50, %r261, %r56;
and.pred %p51, %p49, %p50;
mov.u16 %rs107, %rs33;
@!%p51 bra BB76_54;
bra.uni BB76_46;

BB76_46:
mov.u16 %rs108, %rs33;

BB76_47:
mad.lo.s32 %r47, %r19, 3, %r261;
setp.lt.u32	%p52, %r47, %r56;
add.s32 %r48, %r261, %r19;
shl.b32 %r212, %r19, 1;
add.s32 %r49, %r261, %r212;
mad.lo.s32 %r213, %r48, %r55, %r18;
cvt.u64.u32	%rd94, %r213;
add.s64 %rd18, %rd17, %rd94;
mad.lo.s32 %r214, %r49, %r55, %r18;
cvt.u64.u32	%rd95, %r214;
add.s64 %rd19, %rd17, %rd95;
@%p52 bra BB76_52;
bra.uni BB76_48;

BB76_52:
mad.lo.s32 %r217, %r261, %r55, %r18;
cvt.u64.u32	%rd100, %r217;
add.s64 %rd101, %rd17, %rd100;
mad.lo.s32 %r218, %r47, %r55, %r18;
cvt.u64.u32	%rd102, %r218;
add.s64 %rd103, %rd17, %rd102;
ld.u8 %rs81, [%rd101];
or.b16 %rs82, %rs81, %rs108;
ld.u8 %rs83, [%rd18];
or.b16 %rs84, %rs82, %rs83;
ld.u8 %rs85, [%rd19];
or.b16 %rs86, %rs84, %rs85;
ld.u8 %rs87, [%rd103];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB76_53;

BB76_48:
setp.lt.u32	%p53, %r49, %r56;
@%p53 bra BB76_51;
bra.uni BB76_49;

BB76_51:
mad.lo.s32 %r216, %r261, %r55, %r18;
cvt.u64.u32	%rd98, %r216;
add.s64 %rd99, %rd17, %rd98;
ld.u8 %rs76, [%rd99];
or.b16 %rs77, %rs76, %rs108;
ld.u8 %rs78, [%rd18];
or.b16 %rs79, %rs77, %rs78;
ld.u8 %rs80, [%rd19];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB76_53;

BB76_49:
mad.lo.s32 %r215, %r261, %r55, %r18;
cvt.u64.u32	%rd96, %r215;
add.s64 %rd97, %rd17, %rd96;
ld.u8 %rs74, [%rd97];
or.b16 %rs97, %rs74, %rs108;
setp.ge.u32	%p54, %r48, %r56;
@%p54 bra BB76_53;

ld.u8 %rs75, [%rd18];
or.b16 %rs97, %rs97, %rs75;

BB76_53:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p55, %rs88, 0;
selp.u16	%rs108, 1, 0, %p55;
shl.b32 %r220, %r19, 2;
add.s32 %r261, %r261, %r220;
setp.lt.u32	%p56, %r261, %r56;
mov.u16 %rs107, %rs108;
@%p56 bra BB76_47;

BB76_54:
mov.u32 %r51, %tid.y;
mad.lo.s32 %r223, %r51, %r60, %r62;
cvt.u64.u32	%rd104, %r223;
mov.u64 %rd105, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd106, %rd105, %rd104;
st.shared.u8 [%rd106], %rs107;
clz.b32 %r224, %r45;
mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r224;
mov.u32 %r227, 1;
shl.b32 %r228, %r227, %r226;
setp.eq.s32	%p57, %r45, %r228;
selp.u32	%r229, 1, 0, %p57;
shr.s32 %r262, %r228, %r229;
setp.lt.s32	%p58, %r262, 1;
@%p58 bra BB76_60;

BB76_55:
bar.sync 0;
add.s32 %r230, %r262, %r51;
setp.lt.u32	%p59, %r230, %r45;
setp.lt.u32	%p60, %r51, %r262;
and.pred %p61, %p60, %p59;
@!%p61 bra BB76_59;
bra.uni BB76_56;

BB76_56:
ld.shared.u8 %rs90, [%rd106];
mov.u16 %rs114, 1;
setp.ne.s16	%p62, %rs90, 0;
@%p62 bra BB76_58;

mul.lo.s32 %r236, %r262, %r60;
cvt.u64.u32	%rd110, %r236;
add.s64 %rd112, %rd110, %rd104;
add.s64 %rd114, %rd105, %rd112;
ld.shared.u8 %rs91, [%rd114];
setp.ne.s16	%p63, %rs91, 0;
selp.u16	%rs114, 1, 0, %p63;

BB76_58:
st.shared.u8 [%rd106], %rs114;

BB76_59:
shr.s32 %r262, %r262, 1;
setp.gt.s32	%p64, %r262, 0;
@%p64 bra BB76_55;

BB76_60:
setp.eq.s32	%p66, %r51, 0;
and.pred %p67, %p66, %p49;
@!%p67 bra BB76_62;
bra.uni BB76_61;

BB76_61:
ld.shared.u8 %rs92, [%rd106];
st.global.u8 [%rd10], %rs92;
bra.uni BB76_62;

BB76_6:
mad.lo.s32 %r80, %r60, %r61, %r62;
setp.lt.u32	%p6, %r80, %r57;
mov.u32 %r81, %ctaid.y;
shl.b32 %r82, %r81, 8;
sub.s32 %r83, %r56, %r82;
mov.u32 %r84, 256;
min.u32 %r20, %r83, %r84;
ld.local.u64 %rd11, [%rd3];
mad.lo.s32 %r21, %r82, %r55, %r18;
min.u32 %r22, %r20, %r19;
setp.lt.u32	%p7, %r261, %r20;
and.pred %p8, %p6, %p7;
mov.u16 %rs112, %rs33;
@!%p8 bra BB76_15;
bra.uni BB76_7;

BB76_7:
mov.u32 %r257, %tid.y;
mov.u16 %rs113, %rs33;

BB76_8:
mad.lo.s32 %r25, %r19, 3, %r257;
setp.lt.u32	%p9, %r25, %r20;
add.s32 %r26, %r257, %r19;
shl.b32 %r86, %r19, 1;
add.s32 %r27, %r257, %r86;
mad.lo.s32 %r87, %r26, %r55, %r21;
cvt.u64.u32	%rd30, %r87;
add.s64 %rd12, %rd11, %rd30;
mad.lo.s32 %r88, %r27, %r55, %r21;
cvt.u64.u32	%rd31, %r88;
add.s64 %rd13, %rd11, %rd31;
@%p9 bra BB76_13;
bra.uni BB76_9;

BB76_13:
mad.lo.s32 %r91, %r257, %r55, %r21;
cvt.u64.u32	%rd36, %r91;
add.s64 %rd37, %rd11, %rd36;
mad.lo.s32 %r92, %r25, %r55, %r21;
cvt.u64.u32	%rd38, %r92;
add.s64 %rd39, %rd11, %rd38;
ld.u8 %rs41, [%rd37];
or.b16 %rs42, %rs41, %rs113;
ld.u8 %rs43, [%rd12];
or.b16 %rs44, %rs42, %rs43;
ld.u8 %rs45, [%rd13];
or.b16 %rs46, %rs44, %rs45;
ld.u8 %rs47, [%rd39];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB76_14;

BB76_9:
setp.lt.u32	%p10, %r27, %r20;
@%p10 bra BB76_12;
bra.uni BB76_10;

BB76_12:
mad.lo.s32 %r90, %r257, %r55, %r21;
cvt.u64.u32	%rd34, %r90;
add.s64 %rd35, %rd11, %rd34;
ld.u8 %rs36, [%rd35];
or.b16 %rs37, %rs36, %rs113;
ld.u8 %rs38, [%rd12];
or.b16 %rs39, %rs37, %rs38;
ld.u8 %rs40, [%rd13];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB76_14;

BB76_10:
mad.lo.s32 %r89, %r257, %r55, %r21;
cvt.u64.u32	%rd32, %r89;
add.s64 %rd33, %rd11, %rd32;
ld.u8 %rs34, [%rd33];
or.b16 %rs93, %rs34, %rs113;
setp.ge.u32	%p11, %r26, %r20;
@%p11 bra BB76_14;

ld.u8 %rs35, [%rd12];
or.b16 %rs93, %rs93, %rs35;

BB76_14:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p12, %rs48, 0;
selp.u16	%rs113, 1, 0, %p12;
shl.b32 %r94, %r19, 2;
add.s32 %r257, %r257, %r94;
setp.lt.u32	%p13, %r257, %r20;
mov.u16 %rs102, %rs113;
mov.u16 %rs112, %rs102;
@%p13 bra BB76_8;

BB76_15:
mov.u16 %rs8, %rs112;
mov.u32 %r29, %tid.y;
mad.lo.s32 %r97, %r29, %r60, %r62;
cvt.u64.u32	%rd40, %r97;
mov.u64 %rd41, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd42, %rd41, %rd40;
st.shared.u8 [%rd42], %rs8;
clz.b32 %r98, %r22;
mov.u32 %r99, 31;
sub.s32 %r100, %r99, %r98;
mov.u32 %r101, 1;
shl.b32 %r102, %r101, %r100;
setp.eq.s32	%p14, %r22, %r102;
selp.u32	%r103, 1, 0, %p14;
shr.s32 %r258, %r102, %r103;
setp.lt.s32	%p15, %r258, 1;
@%p15 bra BB76_21;

BB76_16:
bar.sync 0;
add.s32 %r104, %r258, %r29;
setp.lt.u32	%p16, %r104, %r22;
setp.lt.u32	%p17, %r29, %r258;
and.pred %p18, %p17, %p16;
@!%p18 bra BB76_20;
bra.uni BB76_17;

BB76_17:
ld.shared.u8 %rs50, [%rd42];
mov.u16 %rs94, 1;
setp.ne.s16	%p19, %rs50, 0;
@%p19 bra BB76_19;

mul.lo.s32 %r110, %r258, %r60;
cvt.u64.u32	%rd46, %r110;
add.s64 %rd48, %rd46, %rd40;
add.s64 %rd50, %rd41, %rd48;
ld.shared.u8 %rs51, [%rd50];
setp.ne.s16	%p20, %rs51, 0;
selp.u16	%rs94, 1, 0, %p20;

BB76_19:
st.shared.u8 [%rd42], %rs94;

BB76_20:
shr.s32 %r258, %r258, 1;
setp.gt.s32	%p21, %r258, 0;
@%p21 bra BB76_16;

BB76_21:
setp.eq.s32	%p23, %r29, 0;
and.pred %p24, %p23, %p6;
@!%p24 bra BB76_23;
bra.uni BB76_22;

BB76_22:
mov.u32 %r123, %tid.y;
mad.lo.s32 %r126, %r123, %r60, %r62;
cvt.u64.u32	%rd54, %r126;
add.s64 %rd56, %rd41, %rd54;
ld.shared.u8 %rs52, [%rd56];
add.u64 %rd57, %SP, 1;
cvta.to.local.u64 %rd58, %rd57;
st.local.u8 [%rd58], %rs52;
ld.local.u8 %rs53, [%rd58];
add.u64 %rd59, %SP, 0;
cvta.to.local.u64 %rd60, %rd59;
st.local.u8 [%rd60], %rs53;
ld.local.u8 %rs54, [%rd60];
mad.lo.s32 %r130, %r81, %r57, %r80;
cvt.u64.u32	%rd61, %r130;
cvta.to.global.u64 %rd62, %rd20;
add.s64 %rd63, %rd62, %rd61;
st.volatile.global.u8 [%rd63], %rs54;

BB76_23:
membar.gl;
bar.sync 0;
or.b32 %r133, %r29, %r62;
setp.ne.s32	%p25, %r133, 0;
@%p25 bra BB76_25;

cvta.to.global.u64 %rd64, %rd21;
mul.wide.u32 %rd65, %r61, 4;
add.s64 %rd66, %rd64, %rd65;
atom.global.add.u32 %r135, [%rd66], 1;
add.s32 %r137, %r76, -1;
setp.eq.s32	%p26, %r135, %r137;
selp.u32	%r138, 1, 0, %p26;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r138;

BB76_25:
bar.sync 0;
ld.shared.u32 %r139, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Li2ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p27, %r139, 0;
@%p27 bra BB76_62;

setp.ge.u32	%p28, %r29, %r76;
mov.u16 %rs111, %rs33;
@%p28 bra BB76_28;

mov.u32 %r142, %tid.y;
mad.lo.s32 %r147, %r142, %r57, %r80;
cvt.u64.u32	%rd67, %r147;
cvta.to.global.u64 %rd68, %rd20;
add.s64 %rd69, %rd68, %rd67;
ld.volatile.global.u8 %rs111, [%rd69];

BB76_28:
mov.u16 %rs109, %rs111;
setp.lt.u32	%p30, %r76, %r19;
sub.s32 %r154, %r76, %r19;
selp.b32	%r33, 0, %r154, %p30;
min.u32 %r34, %r76, %r19;
setp.lt.u32	%p31, %r29, %r33;
and.pred %p32, %p6, %p31;
@!%p32 bra BB76_37;
bra.uni BB76_29;

BB76_29:
mov.u32 %r259, %r29;
mov.u16 %rs110, %rs109;

BB76_30:
mov.u32 %r36, %r259;
mad.lo.s32 %r37, %r19, 3, %r36;
setp.lt.u32	%p33, %r37, %r33;
add.s32 %r38, %r36, %r19;
shl.b32 %r157, %r19, 1;
add.s32 %r39, %r36, %r157;
mad.lo.s32 %r162, %r19, %r57, %r80;
mad.lo.s32 %r163, %r36, %r57, %r162;
cvt.u64.u32	%rd70, %r163;
cvta.to.global.u64 %rd71, %rd20;
add.s64 %rd14, %rd71, %rd70;
mad.lo.s32 %r164, %r38, %r57, %r162;
cvt.u64.u32	%rd72, %r164;
add.s64 %rd15, %rd71, %rd72;
mad.lo.s32 %r165, %r39, %r57, %r162;
cvt.u64.u32	%rd73, %r165;
add.s64 %rd16, %rd71, %rd73;
@%p33 bra BB76_35;
bra.uni BB76_31;

BB76_35:
ld.volatile.global.u8 %rs62, [%rd14];
mad.lo.s32 %r172, %r37, %r57, %r162;
cvt.u64.u32	%rd74, %r172;
add.s64 %rd76, %rd71, %rd74;
or.b16 %rs63, %rs62, %rs110;
ld.volatile.global.u8 %rs64, [%rd15];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd16];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd76];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB76_36;

BB76_31:
setp.lt.u32	%p34, %r39, %r33;
@%p34 bra BB76_34;
bra.uni BB76_32;

BB76_34:
ld.volatile.global.u8 %rs57, [%rd14];
or.b16 %rs58, %rs57, %rs110;
ld.volatile.global.u8 %rs59, [%rd15];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd16];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB76_36;

BB76_32:
ld.volatile.global.u8 %rs55, [%rd14];
or.b16 %rs95, %rs55, %rs110;
setp.ge.u32	%p35, %r38, %r33;
@%p35 bra BB76_36;

ld.volatile.global.u8 %rs56, [%rd15];
or.b16 %rs95, %rs95, %rs56;

BB76_36:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p36, %rs69, 0;
selp.u16	%rs110, 1, 0, %p36;
shl.b32 %r174, %r19, 2;
add.s32 %r40, %r36, %r174;
setp.lt.u32	%p37, %r40, %r33;
mov.u32 %r259, %r40;
mov.u16 %rs109, %rs110;
@%p37 bra BB76_30;

BB76_37:
st.shared.u8 [%rd42], %rs109;
clz.b32 %r178, %r34;
sub.s32 %r180, %r99, %r178;
shl.b32 %r182, %r101, %r180;
setp.eq.s32	%p38, %r34, %r182;
selp.u32	%r183, 1, 0, %p38;
shr.s32 %r260, %r182, %r183;
setp.lt.s32	%p39, %r260, 1;
@%p39 bra BB76_43;

BB76_38:
bar.sync 0;
add.s32 %r184, %r260, %r29;
setp.lt.u32	%p40, %r184, %r34;
setp.lt.u32	%p41, %r29, %r260;
and.pred %p42, %p41, %p40;
@!%p42 bra BB76_42;
bra.uni BB76_39;

BB76_39:
ld.shared.u8 %rs71, [%rd42];
mov.u16 %rs96, 1;
setp.ne.s16	%p43, %rs71, 0;
@%p43 bra BB76_41;

mul.lo.s32 %r190, %r260, %r60;
cvt.u64.u32	%rd83, %r190;
add.s64 %rd85, %rd83, %rd40;
add.s64 %rd87, %rd41, %rd85;
ld.shared.u8 %rs72, [%rd87];
setp.ne.s16	%p44, %rs72, 0;
selp.u16	%rs96, 1, 0, %p44;

BB76_41:
st.shared.u8 [%rd42], %rs96;

BB76_42:
shr.s32 %r260, %r260, 1;
setp.gt.s32	%p45, %r260, 0;
@%p45 bra BB76_38;

BB76_43:
@!%p24 bra BB76_62;
bra.uni BB76_44;

BB76_44:
ld.shared.u8 %rs73, [%rd42];
st.global.u8 [%rd10], %rs73;

BB76_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot77[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<57>;
.reg .b16 %rs<140>;
.reg .b32 %r<61>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot77;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r27, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r28, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd3, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd2, %rd12;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB77_2;

BB77_1:
mul.wide.s32 %rd13, %r51, 8;
add.s64 %rd14, %rd3, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd2, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB77_1;

BB77_2:
mov.u32 %r30, %nctaid.y;
mov.u32 %r31, %ctaid.z;
mov.u32 %r32, %ctaid.y;
mad.lo.s32 %r33, %r30, %r31, %r32;
mov.u32 %r34, %nctaid.x;
mov.u32 %r35, %ctaid.x;
mad.lo.s32 %r3, %r33, %r34, %r35;
setp.ge.u32	%p3, %r3, %r28;
@%p3 bra BB77_61;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r52, %r4, -1;
mov.u32 %r57, 0;
setp.lt.s32	%p4, %r52, 1;
mov.u32 %r55, %r3;
@%p4 bra BB77_6;

mul.wide.s32 %rd17, %r4, 4;
add.s64 %rd35, %rd2, %rd17;
mov.u32 %r57, 0;
mov.u32 %r56, %r3;

BB77_5:
ld.local.u32 %r38, [%rd35+4];
rem.u32 %r39, %r56, %r38;
ld.local.u32 %r40, [%rd35+104];
mad.lo.s32 %r57, %r40, %r39, %r57;
div.u32 %r56, %r56, %r38;
add.s64 %rd35, %rd35, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
mov.u32 %r54, %r56;
mov.u32 %r55, %r54;
@%p5 bra BB77_5;

BB77_6:
mov.u32 %r12, %r55;
ld.param.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd8, %rd18;
ld.param.u32 %r41, [%rd1+108];
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r14, %r42, %r12, %r57;
mul.lo.s32 %r15, %r3, %r41;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r27;
mov.u16 %rs138, %rs15;
@%p6 bra BB77_9;

mov.u32 %r58, %r16;
mov.u16 %rs139, %rs15;

BB77_8:
mov.u32 %r18, %r58;
add.s32 %r43, %r18, %r15;
cvt.u64.u32	%rd19, %r43;
add.s64 %rd20, %rd8, %rd19;
ld.global.u8 %rs16, [%rd20];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p7, %rs18, 0;
selp.u16	%rs139, 1, 0, %p7;
add.s32 %r19, %r17, %r18;
setp.lt.u32	%p8, %r19, %r27;
mov.u32 %r58, %r19;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p8 bra BB77_8;

BB77_9:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p9, %r17, 0;
mov.u16 %rs131, %rs15;
@%p9 bra BB77_59;

cvt.u64.u32	%rd21, %r16;
mov.u64 %rd22, smemChar;
add.s64 %rd9, %rd22, %rd21;
setp.ge.u32	%p10, %r16, %r17;
@%p10 bra BB77_12;

st.shared.u8 [%rd9], %rs3;

BB77_12:
bar.sync 0;
mov.u32 %r20, WARP_SZ;
min.u32 %r21, %r17, %r20;
setp.ge.u32	%p11, %r20, %r17;
mov.u16 %rs134, %rs3;
@%p11 bra BB77_20;

mov.u32 %r44, %tid.x;
div.u32 %r45, %r44, %r20;
setp.ne.s32	%p12, %r45, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p12 bra BB77_20;

setp.lt.u32	%p13, %r44, %r17;
selp.b16	%rs135, %rs3, %rs15, %p13;
add.s32 %r59, %r20, %r44;
setp.ge.u32	%p14, %r59, %r17;
@%p14 bra BB77_19;

mov.u16 %rs136, %rs135;

BB77_16:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p15, %rs20, 0;
@%p15 bra BB77_18;

cvt.u64.u32	%rd23, %r59;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u8 %rs21, [%rd25];
setp.ne.s16	%p16, %rs21, 0;
selp.u16	%rs137, 1, 0, %p16;

BB77_18:
mov.u16 %rs136, %rs137;
add.s32 %r59, %r59, %r20;
setp.lt.u32	%p17, %r59, %r17;
mov.u16 %rs135, %rs136;
@%p17 bra BB77_16;

BB77_19:
mov.u16 %rs134, %rs135;
cvt.u64.u32	%rd26, %r44;
add.s64 %rd28, %rd22, %rd26;
st.shared.u8 [%rd28], %rs134;

BB77_20:
mov.u16 %rs9, %rs134;
bar.sync 0;
mov.u32 %r48, %tid.x;
setp.ne.s32	%p18, %r48, 0;
mov.u16 %rs131, %rs9;
@%p18 bra BB77_59;

setp.eq.s32	%p19, %r21, 32;
@%p19 bra BB77_27;
bra.uni BB77_22;

BB77_27:
mov.u16 %rs25, 1;
setp.ne.s16	%p24, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p24 bra BB77_59;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p25, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p25 bra BB77_59;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p26, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p26 bra BB77_59;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p27, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p27 bra BB77_59;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p28, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p28 bra BB77_59;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p29, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p29 bra BB77_59;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p30, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p30 bra BB77_59;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p31, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p31 bra BB77_59;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p32, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p32 bra BB77_59;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p33, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p33 bra BB77_59;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p34, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p34 bra BB77_59;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p35, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p35 bra BB77_59;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p36, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p36 bra BB77_59;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p37, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p37 bra BB77_59;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p38, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p38 bra BB77_59;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p39, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p39 bra BB77_59;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p40, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p40 bra BB77_59;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p41, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p41 bra BB77_59;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p42, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p42 bra BB77_59;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p43, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p43 bra BB77_59;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p44, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p44 bra BB77_59;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p45, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p45 bra BB77_59;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p46, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p46 bra BB77_59;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p47, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p47 bra BB77_59;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p48, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p48 bra BB77_59;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p49, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p49 bra BB77_59;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p50, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p50 bra BB77_59;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p51, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p51 bra BB77_59;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p52, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p52 bra BB77_59;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p53, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p53 bra BB77_59;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p54, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p54 bra BB77_59;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p55, %rs86, 0;
selp.u16	%rs131, 1, 0, %p55;
bra.uni BB77_59;

BB77_22:
add.s64 %rd36, %rd22, 1;
mov.u32 %r60, 1;
setp.lt.u32	%p20, %r21, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p20 bra BB77_59;

mov.u16 %rs132, %rs9;

BB77_24:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p21, %rs23, 0;
@%p21 bra BB77_26;

ld.shared.u8 %rs24, [%rd36];
setp.ne.s16	%p22, %rs24, 0;
selp.u16	%rs133, 1, 0, %p22;

BB77_26:
mov.u16 %rs132, %rs133;
add.s64 %rd36, %rd36, 1;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p23, %r60, %r21;
mov.u16 %rs131, %rs132;
@%p23 bra BB77_24;

BB77_59:
mov.u32 %r50, %tid.x;
setp.ne.s32	%p56, %r50, 0;
@%p56 bra BB77_61;

ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd32, %rd33;
st.global.u8 [%rd34], %rs131;

BB77_61:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot78[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .b32 %r<53>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot78;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd2, %rd9;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB78_2;

BB78_1:
mul.wide.s32 %rd10, %r41, 8;
add.s64 %rd11, %rd3, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd2, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB78_1;

BB78_2:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
shl.b32 %r31, %r30, 9;
mov.u32 %r32, %tid.x;
add.s32 %r3, %r31, %r32;
setp.ge.u32	%p3, %r3, %r22;
@%p3 bra BB78_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r42, %r4, -1;
mov.u32 %r33, 0;
setp.lt.s32	%p4, %r42, 1;
mov.u32 %r45, %r3;
mov.u32 %r50, %r33;
@%p4 bra BB78_6;

mul.wide.s32 %rd14, %r4, 4;
add.s64 %rd22, %rd2, %rd14;
mov.u32 %r51, 0;
mov.u32 %r46, %r3;

BB78_5:
ld.local.u32 %r35, [%rd22+4];
rem.u32 %r36, %r46, %r35;
ld.local.u32 %r37, [%rd22+104];
mad.lo.s32 %r51, %r37, %r36, %r51;
div.u32 %r46, %r46, %r35;
add.s64 %rd22, %rd22, -4;
add.s32 %r42, %r42, -1;
setp.gt.s32	%p5, %r42, 0;
mov.u32 %r44, %r46;
mov.u32 %r45, %r44;
mov.u32 %r47, %r51;
mov.u32 %r50, %r47;
@%p5 bra BB78_5;

BB78_6:
mov.u32 %r13, %r50;
mov.u32 %r12, %r45;
ld.param.u64 %rd15, [%rd1];
cvta.to.global.u64 %rd8, %rd15;
ld.param.u32 %r39, [%rd1+108];
ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r14, %r40, %r12, %r13;
mul.lo.s32 %r52, %r3, %r39;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB78_9;

mov.u32 %r49, %r33;

BB78_8:
cvt.u64.u32	%rd16, %r52;
add.s64 %rd17, %rd8, %rd16;
ld.global.u8 %rs5, [%rd17];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p7, %rs7, 0;
selp.u16	%rs8, 1, 0, %p7;
add.s32 %r52, %r52, %r20;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p8, %r49, %r21;
@%p8 bra BB78_8;

BB78_9:
ld.local.u64 %rd18, [%rd2];
cvta.to.global.u64 %rd19, %rd18;
cvt.u64.u32	%rd20, %r14;
add.s64 %rd21, %rd19, %rd20;
st.global.u8 [%rd21], %rs8;

BB78_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot79[224];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<72>;
.reg .b16 %rs<115>;
.reg .b32 %r<263>;
.reg .b64 %rd<117>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd116, __local_depot79;
cvta.local.u64 %SP, %rd116;
ld.param.u32 %r53, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd21, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd22, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd23, %SP, 8;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r250, 0;
mov.pred %p1, 0;
@%p1 bra BB79_2;

BB79_1:
mul.wide.s32 %rd24, %r250, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r250, %r250, 1;
setp.lt.u32	%p2, %r250, 27;
@%p2 bra BB79_1;

BB79_2:
ld.param.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd6, %rd28;
ld.param.u32 %r3, [%rd2+108];
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r4, %r58, %r59, %r60;
mov.u32 %r261, %tid.y;
ld.param.u32 %r6, [%rd1+208];
add.s32 %r251, %r6, -1;
mov.u32 %r256, 0;
setp.lt.s32	%p3, %r251, 1;
mov.u32 %r254, %r4;
@%p3 bra BB79_5;

mul.wide.s32 %rd29, %r6, 4;
add.s64 %rd115, %rd3, %rd29;
mov.u32 %r256, 0;
mov.u32 %r255, %r4;

BB79_4:
ld.local.u32 %r62, [%rd115+4];
rem.u32 %r63, %r255, %r62;
ld.local.u32 %r64, [%rd115+104];
mad.lo.s32 %r256, %r64, %r63, %r256;
div.u32 %r255, %r255, %r62;
add.s64 %rd115, %rd115, -4;
add.s32 %r251, %r251, -1;
setp.gt.s32	%p4, %r251, 0;
mov.u32 %r253, %r255;
mov.u32 %r254, %r253;
@%p4 bra BB79_4;

BB79_5:
mov.u32 %r14, %r254;
ld.local.u32 %r65, [%rd3+108];
mad.lo.s32 %r16, %r65, %r14, %r256;
mul.lo.s32 %r17, %r4, %r3;
mov.u32 %r66, %nctaid.y;
setp.eq.s32	%p5, %r66, 1;
mov.u32 %r18, %ntid.y;
@%p5 bra BB79_45;
bra.uni BB79_6;

BB79_45:
setp.lt.u32	%p53, %r4, %r55;
ld.local.u64 %rd17, [%rd3];
min.u32 %r43, %r54, %r18;
setp.lt.u32	%p54, %r261, %r54;
and.pred %p55, %p53, %p54;
mov.u16 %rs107, %rs33;
@!%p55 bra BB79_54;
bra.uni BB79_46;

BB79_46:
mov.u16 %rs108, %rs33;

BB79_47:
mad.lo.s32 %r45, %r18, 3, %r261;
setp.lt.u32	%p56, %r45, %r54;
add.s32 %r46, %r261, %r18;
shl.b32 %r211, %r18, 1;
add.s32 %r47, %r261, %r211;
mad.lo.s32 %r212, %r261, %r53, %r17;
cvt.u64.u32	%rd91, %r212;
add.s64 %rd18, %rd6, %rd91;
mad.lo.s32 %r213, %r46, %r53, %r17;
cvt.u64.u32	%rd92, %r213;
add.s64 %rd19, %rd6, %rd92;
mad.lo.s32 %r214, %r47, %r53, %r17;
cvt.u64.u32	%rd93, %r214;
add.s64 %rd20, %rd6, %rd93;
@%p56 bra BB79_52;
bra.uni BB79_48;

BB79_52:
ld.global.u8 %rs81, [%rd18];
mad.lo.s32 %r215, %r45, %r53, %r17;
cvt.u64.u32	%rd94, %r215;
add.s64 %rd95, %rd6, %rd94;
or.b16 %rs82, %rs81, %rs108;
ld.global.u8 %rs83, [%rd19];
or.b16 %rs84, %rs82, %rs83;
ld.global.u8 %rs85, [%rd20];
or.b16 %rs86, %rs84, %rs85;
ld.global.u8 %rs87, [%rd95];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB79_53;

BB79_48:
setp.lt.u32	%p57, %r47, %r54;
@%p57 bra BB79_51;
bra.uni BB79_49;

BB79_51:
ld.global.u8 %rs76, [%rd18];
or.b16 %rs77, %rs76, %rs108;
ld.global.u8 %rs78, [%rd19];
or.b16 %rs79, %rs77, %rs78;
ld.global.u8 %rs80, [%rd20];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB79_53;

BB79_49:
ld.global.u8 %rs74, [%rd18];
or.b16 %rs97, %rs74, %rs108;
setp.ge.u32	%p58, %r46, %r54;
@%p58 bra BB79_53;

ld.global.u8 %rs75, [%rd19];
or.b16 %rs97, %rs97, %rs75;

BB79_53:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p59, %rs88, 0;
selp.u16	%rs108, 1, 0, %p59;
shl.b32 %r217, %r18, 2;
add.s32 %r261, %r261, %r217;
setp.lt.u32	%p60, %r261, %r54;
mov.u16 %rs107, %rs108;
@%p60 bra BB79_47;

BB79_54:
mov.u32 %r49, %tid.y;
mad.lo.s32 %r220, %r49, %r58, %r60;
cvt.u64.u32	%rd96, %r220;
mov.u64 %rd97, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd98, %rd97, %rd96;
st.shared.u8 [%rd98], %rs107;
clz.b32 %r221, %r43;
mov.u32 %r222, 31;
sub.s32 %r223, %r222, %r221;
mov.u32 %r224, 1;
shl.b32 %r225, %r224, %r223;
setp.eq.s32	%p61, %r43, %r225;
selp.u32	%r226, 1, 0, %p61;
shr.s32 %r262, %r225, %r226;
setp.lt.s32	%p62, %r262, 1;
@%p62 bra BB79_60;

BB79_55:
bar.sync 0;
add.s32 %r227, %r262, %r49;
setp.lt.u32	%p63, %r227, %r43;
setp.lt.u32	%p64, %r49, %r262;
and.pred %p65, %p64, %p63;
@!%p65 bra BB79_59;
bra.uni BB79_56;

BB79_56:
ld.shared.u8 %rs90, [%rd98];
mov.u16 %rs114, 1;
setp.ne.s16	%p66, %rs90, 0;
@%p66 bra BB79_58;

mul.lo.s32 %r233, %r262, %r58;
cvt.u64.u32	%rd102, %r233;
add.s64 %rd104, %rd102, %rd96;
add.s64 %rd106, %rd97, %rd104;
ld.shared.u8 %rs91, [%rd106];
setp.ne.s16	%p67, %rs91, 0;
selp.u16	%rs114, 1, 0, %p67;

BB79_58:
st.shared.u8 [%rd98], %rs114;

BB79_59:
shr.s32 %r262, %r262, 1;
setp.gt.s32	%p68, %r262, 0;
@%p68 bra BB79_55;

BB79_60:
mad.lo.s32 %r244, %r58, %r59, %r60;
setp.lt.u32	%p69, %r244, %r55;
setp.eq.s32	%p70, %r49, 0;
and.pred %p71, %p70, %p69;
@!%p71 bra BB79_62;
bra.uni BB79_61;

BB79_61:
ld.shared.u8 %rs92, [%rd98];
cvt.u64.u32	%rd113, %r16;
add.s64 %rd114, %rd17, %rd113;
st.u8 [%rd114], %rs92;
bra.uni BB79_62;

BB79_6:
mad.lo.s32 %r70, %r58, %r59, %r60;
setp.lt.u32	%p6, %r70, %r55;
mov.u32 %r71, %ctaid.y;
shl.b32 %r72, %r71, 8;
sub.s32 %r73, %r54, %r72;
mov.u32 %r74, 256;
min.u32 %r19, %r73, %r74;
mad.lo.s32 %r20, %r72, %r53, %r17;
min.u32 %r21, %r19, %r18;
setp.lt.u32	%p7, %r261, %r19;
and.pred %p8, %p6, %p7;
mov.u16 %rs112, %rs33;
@!%p8 bra BB79_15;
bra.uni BB79_7;

BB79_7:
mov.u32 %r257, %tid.y;
mov.u16 %rs113, %rs33;

BB79_8:
mad.lo.s32 %r24, %r18, 3, %r257;
setp.lt.u32	%p9, %r24, %r19;
add.s32 %r25, %r257, %r18;
shl.b32 %r76, %r18, 1;
add.s32 %r26, %r257, %r76;
mad.lo.s32 %r77, %r257, %r53, %r20;
cvt.u64.u32	%rd30, %r77;
add.s64 %rd10, %rd6, %rd30;
mad.lo.s32 %r78, %r25, %r53, %r20;
cvt.u64.u32	%rd31, %r78;
add.s64 %rd11, %rd6, %rd31;
mad.lo.s32 %r79, %r26, %r53, %r20;
cvt.u64.u32	%rd32, %r79;
add.s64 %rd12, %rd6, %rd32;
@%p9 bra BB79_13;
bra.uni BB79_9;

BB79_13:
ld.global.u8 %rs41, [%rd10];
mad.lo.s32 %r80, %r24, %r53, %r20;
cvt.u64.u32	%rd33, %r80;
add.s64 %rd34, %rd6, %rd33;
or.b16 %rs42, %rs41, %rs113;
ld.global.u8 %rs43, [%rd11];
or.b16 %rs44, %rs42, %rs43;
ld.global.u8 %rs45, [%rd12];
or.b16 %rs46, %rs44, %rs45;
ld.global.u8 %rs47, [%rd34];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB79_14;

BB79_9:
setp.lt.u32	%p10, %r26, %r19;
@%p10 bra BB79_12;
bra.uni BB79_10;

BB79_12:
ld.global.u8 %rs36, [%rd10];
or.b16 %rs37, %rs36, %rs113;
ld.global.u8 %rs38, [%rd11];
or.b16 %rs39, %rs37, %rs38;
ld.global.u8 %rs40, [%rd12];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB79_14;

BB79_10:
ld.global.u8 %rs34, [%rd10];
or.b16 %rs93, %rs34, %rs113;
setp.ge.u32	%p11, %r25, %r19;
@%p11 bra BB79_14;

ld.global.u8 %rs35, [%rd11];
or.b16 %rs93, %rs93, %rs35;

BB79_14:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p12, %rs48, 0;
selp.u16	%rs113, 1, 0, %p12;
shl.b32 %r82, %r18, 2;
add.s32 %r257, %r257, %r82;
setp.lt.u32	%p13, %r257, %r19;
mov.u16 %rs102, %rs113;
mov.u16 %rs112, %rs102;
@%p13 bra BB79_8;

BB79_15:
mov.u16 %rs8, %rs112;
mov.u32 %r28, %tid.y;
mad.lo.s32 %r85, %r28, %r58, %r60;
cvt.u64.u32	%rd35, %r85;
mov.u64 %rd36, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd37, %rd36, %rd35;
st.shared.u8 [%rd37], %rs8;
clz.b32 %r86, %r21;
mov.u32 %r87, 31;
sub.s32 %r88, %r87, %r86;
mov.u32 %r89, 1;
shl.b32 %r90, %r89, %r88;
setp.eq.s32	%p14, %r21, %r90;
selp.u32	%r91, 1, 0, %p14;
shr.s32 %r258, %r90, %r91;
setp.lt.s32	%p15, %r258, 1;
@%p15 bra BB79_21;

BB79_16:
bar.sync 0;
add.s32 %r92, %r258, %r28;
setp.lt.u32	%p16, %r92, %r21;
setp.lt.u32	%p17, %r28, %r258;
and.pred %p18, %p17, %p16;
@!%p18 bra BB79_20;
bra.uni BB79_17;

BB79_17:
ld.shared.u8 %rs50, [%rd37];
mov.u16 %rs94, 1;
setp.ne.s16	%p19, %rs50, 0;
@%p19 bra BB79_19;

mul.lo.s32 %r98, %r258, %r58;
cvt.u64.u32	%rd41, %r98;
add.s64 %rd43, %rd41, %rd35;
add.s64 %rd45, %rd36, %rd43;
ld.shared.u8 %rs51, [%rd45];
setp.ne.s16	%p20, %rs51, 0;
selp.u16	%rs94, 1, 0, %p20;

BB79_19:
st.shared.u8 [%rd37], %rs94;

BB79_20:
shr.s32 %r258, %r258, 1;
setp.gt.s32	%p21, %r258, 0;
@%p21 bra BB79_16;

BB79_21:
setp.eq.s32	%p23, %r28, 0;
and.pred %p24, %p23, %p6;
@!%p24 bra BB79_23;
bra.uni BB79_22;

BB79_22:
mov.u32 %r111, %tid.y;
mad.lo.s32 %r114, %r111, %r58, %r60;
cvt.u64.u32	%rd49, %r114;
add.s64 %rd51, %rd36, %rd49;
ld.shared.u8 %rs52, [%rd51];
add.u64 %rd52, %SP, 1;
cvta.to.local.u64 %rd53, %rd52;
st.local.u8 [%rd53], %rs52;
ld.local.u8 %rs53, [%rd53];
add.u64 %rd54, %SP, 0;
cvta.to.local.u64 %rd55, %rd54;
st.local.u8 [%rd55], %rs53;
ld.local.u8 %rs54, [%rd55];
mad.lo.s32 %r118, %r71, %r55, %r70;
cvt.u64.u32	%rd56, %r118;
cvta.to.global.u64 %rd57, %rd21;
add.s64 %rd58, %rd57, %rd56;
st.volatile.global.u8 [%rd58], %rs54;

BB79_23:
membar.gl;
bar.sync 0;
or.b32 %r121, %r28, %r60;
setp.ne.s32	%p25, %r121, 0;
@%p25 bra BB79_25;

cvta.to.global.u64 %rd59, %rd22;
mul.wide.u32 %rd60, %r59, 4;
add.s64 %rd61, %rd59, %rd60;
atom.global.add.u32 %r123, [%rd61], 1;
add.s32 %r125, %r66, -1;
setp.eq.s32	%p26, %r123, %r125;
selp.u32	%r126, 1, 0, %p26;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r126;

BB79_25:
bar.sync 0;
ld.shared.u32 %r127, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p27, %r127, 0;
@%p27 bra BB79_62;

setp.ge.u32	%p28, %r28, %r66;
mov.u16 %rs111, %rs33;
@%p28 bra BB79_28;

mov.u32 %r130, %tid.y;
mad.lo.s32 %r135, %r130, %r55, %r70;
cvt.u64.u32	%rd62, %r135;
cvta.to.global.u64 %rd63, %rd21;
add.s64 %rd64, %rd63, %rd62;
ld.volatile.global.u8 %rs111, [%rd64];

BB79_28:
mov.u16 %rs109, %rs111;
setp.lt.u32	%p30, %r66, %r18;
sub.s32 %r142, %r66, %r18;
selp.b32	%r143, 0, %r142, %p30;
ld.local.u64 %rd13, [%rd3];
min.u32 %r32, %r66, %r18;
setp.lt.u32	%p31, %r28, %r143;
and.pred %p32, %p6, %p31;
@!%p32 bra BB79_37;
bra.uni BB79_29;

BB79_29:
mov.u32 %r259, %r28;
mov.u16 %rs110, %rs109;

BB79_30:
mov.u32 %r34, %r259;
mad.lo.s32 %r35, %r18, 3, %r34;
setp.lt.u32	%p34, %r35, %r143;
add.s32 %r36, %r34, %r18;
shl.b32 %r149, %r18, 1;
add.s32 %r37, %r34, %r149;
mad.lo.s32 %r154, %r18, %r55, %r70;
mad.lo.s32 %r155, %r34, %r55, %r154;
cvt.u64.u32	%rd65, %r155;
cvta.to.global.u64 %rd66, %rd21;
add.s64 %rd14, %rd66, %rd65;
mad.lo.s32 %r156, %r36, %r55, %r154;
cvt.u64.u32	%rd67, %r156;
add.s64 %rd15, %rd66, %rd67;
mad.lo.s32 %r157, %r37, %r55, %r154;
cvt.u64.u32	%rd68, %r157;
add.s64 %rd16, %rd66, %rd68;
@%p34 bra BB79_35;
bra.uni BB79_31;

BB79_35:
ld.volatile.global.u8 %rs62, [%rd14];
mad.lo.s32 %r172, %r35, %r55, %r154;
cvt.u64.u32	%rd69, %r172;
add.s64 %rd71, %rd66, %rd69;
or.b16 %rs63, %rs62, %rs110;
ld.volatile.global.u8 %rs64, [%rd15];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd16];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd71];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB79_36;

BB79_31:
setp.lt.u32	%p36, %r37, %r143;
@%p36 bra BB79_34;
bra.uni BB79_32;

BB79_34:
ld.volatile.global.u8 %rs57, [%rd14];
or.b16 %rs58, %rs57, %rs110;
ld.volatile.global.u8 %rs59, [%rd15];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd16];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB79_36;

BB79_32:
ld.volatile.global.u8 %rs55, [%rd14];
or.b16 %rs95, %rs55, %rs110;
setp.ge.u32	%p38, %r36, %r143;
@%p38 bra BB79_36;

ld.volatile.global.u8 %rs56, [%rd15];
or.b16 %rs95, %rs95, %rs56;

BB79_36:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p39, %rs69, 0;
selp.u16	%rs110, 1, 0, %p39;
shl.b32 %r174, %r18, 2;
add.s32 %r38, %r34, %r174;
setp.lt.u32	%p41, %r38, %r143;
mov.u32 %r259, %r38;
mov.u16 %rs109, %rs110;
@%p41 bra BB79_30;

BB79_37:
st.shared.u8 [%rd37], %rs109;
clz.b32 %r181, %r32;
sub.s32 %r183, %r87, %r181;
shl.b32 %r185, %r89, %r183;
setp.eq.s32	%p42, %r32, %r185;
selp.u32	%r186, 1, 0, %p42;
shr.s32 %r260, %r185, %r186;
setp.lt.s32	%p43, %r260, 1;
@%p43 bra BB79_43;

BB79_38:
bar.sync 0;
add.s32 %r187, %r260, %r28;
setp.lt.u32	%p44, %r187, %r32;
setp.lt.u32	%p45, %r28, %r260;
and.pred %p46, %p45, %p44;
@!%p46 bra BB79_42;
bra.uni BB79_39;

BB79_39:
ld.shared.u8 %rs71, [%rd37];
mov.u16 %rs96, 1;
setp.ne.s16	%p47, %rs71, 0;
@%p47 bra BB79_41;

mul.lo.s32 %r193, %r260, %r58;
cvt.u64.u32	%rd78, %r193;
add.s64 %rd80, %rd78, %rd35;
add.s64 %rd82, %rd36, %rd80;
ld.shared.u8 %rs72, [%rd82];
setp.ne.s16	%p48, %rs72, 0;
selp.u16	%rs96, 1, 0, %p48;

BB79_41:
st.shared.u8 [%rd37], %rs96;

BB79_42:
shr.s32 %r260, %r260, 1;
setp.gt.s32	%p49, %r260, 0;
@%p49 bra BB79_38;

BB79_43:
@!%p24 bra BB79_62;
bra.uni BB79_44;

BB79_44:
ld.shared.u8 %rs73, [%rd37];
cvt.u64.u32	%rd89, %r16;
add.s64 %rd90, %rd13, %rd89;
st.u8 [%rd90], %rs73;

BB79_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot80[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<57>;
.reg .b16 %rs<140>;
.reg .b32 %r<61>;
.reg .b64 %rd<35>;


mov.u64 %rd34, __local_depot80;
cvta.local.u64 %SP, %rd34;
ld.param.u32 %r27, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r28, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd3, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd2, %rd13;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB80_2;

BB80_1:
mul.wide.s32 %rd14, %r51, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd2, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB80_1;

BB80_2:
mov.u32 %r30, %nctaid.y;
mov.u32 %r31, %ctaid.z;
mov.u32 %r32, %ctaid.y;
mad.lo.s32 %r33, %r30, %r31, %r32;
mov.u32 %r34, %nctaid.x;
mov.u32 %r35, %ctaid.x;
mad.lo.s32 %r3, %r33, %r34, %r35;
setp.ge.u32	%p3, %r3, %r28;
@%p3 bra BB80_61;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r52, %r4, -1;
mov.u32 %r57, 0;
setp.lt.s32	%p4, %r52, 1;
mov.u32 %r55, %r3;
@%p4 bra BB80_6;

mul.wide.s32 %rd18, %r4, 4;
add.s64 %rd32, %rd2, %rd18;
mov.u32 %r57, 0;
mov.u32 %r56, %r3;

BB80_5:
ld.local.u32 %r38, [%rd32+4];
rem.u32 %r39, %r56, %r38;
ld.local.u32 %r40, [%rd32+104];
mad.lo.s32 %r57, %r40, %r39, %r57;
div.u32 %r56, %r56, %r38;
add.s64 %rd32, %rd32, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
mov.u32 %r54, %r56;
mov.u32 %r55, %r54;
@%p5 bra BB80_5;

BB80_6:
mov.u32 %r12, %r55;
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r41, [%rd1+12];
ld.param.u32 %r42, [%rd1+108];
ld.param.u32 %r43, [%rd1+112];
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r14, %r44, %r12, %r57;
rem.u32 %r45, %r3, %r41;
mul.lo.s32 %r46, %r43, %r45;
div.u32 %r47, %r3, %r41;
mad.lo.s32 %r15, %r42, %r47, %r46;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r27;
mov.u16 %rs138, %rs15;
@%p6 bra BB80_9;

cvta.to.global.u64 %rd9, %rd8;
mov.u32 %r58, %r16;
mov.u16 %rs139, %rs15;

BB80_8:
mov.u32 %r18, %r58;
add.s32 %r48, %r15, %r18;
cvt.u64.u32	%rd19, %r48;
add.s64 %rd20, %rd9, %rd19;
ld.global.u8 %rs16, [%rd20];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p7, %rs18, 0;
selp.u16	%rs139, 1, 0, %p7;
add.s32 %r19, %r17, %r18;
setp.lt.u32	%p8, %r19, %r27;
mov.u32 %r58, %r19;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p8 bra BB80_8;

BB80_9:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p9, %r17, 0;
mov.u16 %rs131, %rs15;
@%p9 bra BB80_59;

cvt.u64.u32	%rd21, %r16;
mov.u64 %rd22, smemChar;
add.s64 %rd10, %rd22, %rd21;
setp.ge.u32	%p10, %r16, %r17;
@%p10 bra BB80_12;

st.shared.u8 [%rd10], %rs3;

BB80_12:
bar.sync 0;
mov.u32 %r20, WARP_SZ;
min.u32 %r21, %r17, %r20;
setp.ge.u32	%p11, %r20, %r17;
mov.u16 %rs134, %rs3;
@%p11 bra BB80_20;

div.u32 %r49, %r16, %r20;
setp.ne.s32	%p12, %r49, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p12 bra BB80_20;

setp.lt.u32	%p13, %r16, %r17;
selp.b16	%rs135, %rs3, %rs15, %p13;
add.s32 %r59, %r20, %r16;
setp.ge.u32	%p14, %r59, %r17;
@%p14 bra BB80_19;

mov.u16 %rs136, %rs135;

BB80_16:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p15, %rs20, 0;
@%p15 bra BB80_18;

cvt.u64.u32	%rd23, %r59;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u8 %rs21, [%rd25];
setp.ne.s16	%p16, %rs21, 0;
selp.u16	%rs137, 1, 0, %p16;

BB80_18:
mov.u16 %rs136, %rs137;
add.s32 %r59, %r59, %r20;
setp.lt.u32	%p17, %r59, %r17;
mov.u16 %rs135, %rs136;
@%p17 bra BB80_16;

BB80_19:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd10], %rs134;

BB80_20:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p18, %r16, 0;
mov.u16 %rs131, %rs9;
@%p18 bra BB80_59;

setp.eq.s32	%p19, %r21, 32;
@%p19 bra BB80_27;
bra.uni BB80_22;

BB80_27:
mov.u16 %rs25, 1;
setp.ne.s16	%p24, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p24 bra BB80_59;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p25, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p25 bra BB80_59;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p26, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p26 bra BB80_59;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p27, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p27 bra BB80_59;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p28, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p28 bra BB80_59;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p29, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p29 bra BB80_59;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p30, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p30 bra BB80_59;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p31, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p31 bra BB80_59;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p32, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p32 bra BB80_59;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p33, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p33 bra BB80_59;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p34, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p34 bra BB80_59;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p35, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p35 bra BB80_59;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p36, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p36 bra BB80_59;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p37, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p37 bra BB80_59;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p38, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p38 bra BB80_59;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p39, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p39 bra BB80_59;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p40, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p40 bra BB80_59;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p41, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p41 bra BB80_59;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p42, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p42 bra BB80_59;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p43, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p43 bra BB80_59;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p44, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p44 bra BB80_59;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p45, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p45 bra BB80_59;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p46, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p46 bra BB80_59;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p47, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p47 bra BB80_59;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p48, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p48 bra BB80_59;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p49, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p49 bra BB80_59;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p50, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p50 bra BB80_59;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p51, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p51 bra BB80_59;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p52, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p52 bra BB80_59;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p53, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p53 bra BB80_59;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p54, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p54 bra BB80_59;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p55, %rs86, 0;
selp.u16	%rs131, 1, 0, %p55;
bra.uni BB80_59;

BB80_22:
add.s64 %rd33, %rd22, 1;
mov.u32 %r60, 1;
setp.lt.u32	%p20, %r21, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p20 bra BB80_59;

mov.u16 %rs132, %rs9;

BB80_24:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p21, %rs23, 0;
@%p21 bra BB80_26;

ld.shared.u8 %rs24, [%rd33];
setp.ne.s16	%p22, %rs24, 0;
selp.u16	%rs133, 1, 0, %p22;

BB80_26:
mov.u16 %rs132, %rs133;
add.s64 %rd33, %rd33, 1;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p23, %r60, %r21;
mov.u16 %rs131, %rs132;
@%p23 bra BB80_24;

BB80_59:
setp.ne.s32	%p56, %r16, 0;
@%p56 bra BB80_61;

ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd29, %rd28;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd31, %rd29, %rd30;
st.global.u8 [%rd31], %rs131;

BB80_61:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot81[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .b32 %r<55>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot81;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd2, %rd10;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB81_2;

BB81_1:
mul.wide.s32 %rd11, %r46, 8;
add.s64 %rd12, %rd3, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd2, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB81_1;

BB81_2:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
shl.b32 %r31, %r30, 9;
mov.u32 %r32, %tid.x;
add.s32 %r3, %r31, %r32;
setp.ge.u32	%p3, %r3, %r22;
@%p3 bra BB81_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r47, %r4, -1;
mov.u32 %r52, 0;
setp.lt.s32	%p4, %r47, 1;
mov.u32 %r50, %r3;
@%p4 bra BB81_6;

mul.wide.s32 %rd15, %r4, 4;
add.s64 %rd22, %rd2, %rd15;
mov.u32 %r52, 0;
mov.u32 %r51, %r3;

BB81_5:
ld.local.u32 %r35, [%rd22+4];
rem.u32 %r36, %r51, %r35;
ld.local.u32 %r37, [%rd22+104];
mad.lo.s32 %r52, %r37, %r36, %r52;
div.u32 %r51, %r51, %r35;
add.s64 %rd22, %rd22, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
mov.u32 %r49, %r51;
mov.u32 %r50, %r49;
@%p5 bra BB81_5;

BB81_6:
mov.u32 %r12, %r50;
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r38, [%rd1+12];
ld.param.u32 %r39, [%rd1+108];
ld.param.u32 %r40, [%rd1+112];
ld.local.u32 %r41, [%rd2+108];
mad.lo.s32 %r14, %r41, %r12, %r52;
rem.u32 %r42, %r3, %r38;
mul.lo.s32 %r43, %r40, %r42;
div.u32 %r44, %r3, %r38;
mad.lo.s32 %r54, %r39, %r44, %r43;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB81_9;

cvta.to.global.u64 %rd9, %rd8;
mov.u32 %r53, 0;

BB81_8:
cvt.u64.u32	%rd16, %r54;
add.s64 %rd17, %rd9, %rd16;
ld.global.u8 %rs5, [%rd17];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p7, %rs7, 0;
selp.u16	%rs8, 1, 0, %p7;
add.s32 %r54, %r54, %r20;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p8, %r53, %r21;
@%p8 bra BB81_8;

BB81_9:
ld.local.u64 %rd18, [%rd2];
cvta.to.global.u64 %rd19, %rd18;
cvt.u64.u32	%rd20, %r14;
add.s64 %rd21, %rd19, %rd20;
st.global.u8 [%rd21], %rs8;

BB81_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot82[224];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<72>;
.reg .b16 %rs<115>;
.reg .b32 %r<280>;
.reg .b64 %rd<117>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd116, __local_depot82;
cvta.local.u64 %SP, %rd116;
ld.param.u32 %r53, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd21, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd22, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd23, %SP, 8;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r268, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd24, %r268, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r268, %r268, 1;
setp.lt.u32	%p2, %r268, 27;
@%p2 bra BB82_1;

BB82_2:
ld.param.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd6, %rd28;
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r3, %r58, %r59, %r60;
mov.u32 %r278, %tid.y;
ld.param.u32 %r5, [%rd1+208];
add.s32 %r269, %r5, -1;
mov.u32 %r273, 0;
setp.lt.s32	%p3, %r269, 1;
mov.u32 %r271, %r3;
@%p3 bra BB82_5;

mul.wide.s32 %rd29, %r5, 4;
add.s64 %rd115, %rd3, %rd29;
mad.lo.s32 %r272, %r58, %r59, %r60;
mov.u32 %r273, 0;

BB82_4:
ld.local.u32 %r66, [%rd115+4];
rem.u32 %r67, %r272, %r66;
ld.local.u32 %r68, [%rd115+104];
mad.lo.s32 %r273, %r68, %r67, %r273;
div.u32 %r272, %r272, %r66;
add.s64 %rd115, %rd115, -4;
add.s32 %r269, %r269, -1;
setp.gt.s32	%p4, %r269, 0;
mov.u32 %r270, %r272;
mov.u32 %r271, %r270;
@%p4 bra BB82_4;

BB82_5:
mov.u32 %r14, %r271;
ld.param.u32 %r69, [%rd2+12];
ld.param.u32 %r70, [%rd2+108];
ld.param.u32 %r71, [%rd2+112];
ld.local.u32 %r72, [%rd3+108];
mad.lo.s32 %r16, %r72, %r14, %r273;
rem.u32 %r77, %r3, %r69;
mul.lo.s32 %r78, %r71, %r77;
div.u32 %r79, %r3, %r69;
mad.lo.s32 %r17, %r70, %r79, %r78;
mov.u32 %r80, %nctaid.y;
setp.eq.s32	%p5, %r80, 1;
mov.u32 %r18, %ntid.y;
@%p5 bra BB82_45;
bra.uni BB82_6;

BB82_45:
mad.lo.s32 %r227, %r58, %r59, %r60;
setp.lt.u32	%p53, %r227, %r55;
ld.local.u64 %rd17, [%rd3];
min.u32 %r43, %r54, %r18;
setp.lt.u32	%p54, %r278, %r54;
and.pred %p55, %p53, %p54;
mov.u16 %rs107, %rs33;
@!%p55 bra BB82_54;
bra.uni BB82_46;

BB82_46:
mov.u16 %rs108, %rs33;

BB82_47:
mad.lo.s32 %r45, %r18, 3, %r278;
setp.lt.u32	%p56, %r45, %r54;
add.s32 %r46, %r278, %r18;
shl.b32 %r229, %r18, 1;
add.s32 %r47, %r278, %r229;
mad.lo.s32 %r230, %r278, %r53, %r17;
cvt.u64.u32	%rd91, %r230;
add.s64 %rd18, %rd6, %rd91;
mad.lo.s32 %r231, %r46, %r53, %r17;
cvt.u64.u32	%rd92, %r231;
add.s64 %rd19, %rd6, %rd92;
mad.lo.s32 %r232, %r47, %r53, %r17;
cvt.u64.u32	%rd93, %r232;
add.s64 %rd20, %rd6, %rd93;
@%p56 bra BB82_52;
bra.uni BB82_48;

BB82_52:
ld.global.u8 %rs81, [%rd18];
mad.lo.s32 %r233, %r45, %r53, %r17;
cvt.u64.u32	%rd94, %r233;
add.s64 %rd95, %rd6, %rd94;
or.b16 %rs82, %rs81, %rs108;
ld.global.u8 %rs83, [%rd19];
or.b16 %rs84, %rs82, %rs83;
ld.global.u8 %rs85, [%rd20];
or.b16 %rs86, %rs84, %rs85;
ld.global.u8 %rs87, [%rd95];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB82_53;

BB82_48:
setp.lt.u32	%p57, %r47, %r54;
@%p57 bra BB82_51;
bra.uni BB82_49;

BB82_51:
ld.global.u8 %rs76, [%rd18];
or.b16 %rs77, %rs76, %rs108;
ld.global.u8 %rs78, [%rd19];
or.b16 %rs79, %rs77, %rs78;
ld.global.u8 %rs80, [%rd20];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB82_53;

BB82_49:
ld.global.u8 %rs74, [%rd18];
or.b16 %rs97, %rs74, %rs108;
setp.ge.u32	%p58, %r46, %r54;
@%p58 bra BB82_53;

ld.global.u8 %rs75, [%rd19];
or.b16 %rs97, %rs97, %rs75;

BB82_53:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p59, %rs88, 0;
selp.u16	%rs108, 1, 0, %p59;
shl.b32 %r235, %r18, 2;
add.s32 %r278, %r278, %r235;
setp.lt.u32	%p60, %r278, %r54;
mov.u16 %rs107, %rs108;
@%p60 bra BB82_47;

BB82_54:
mov.u32 %r49, %tid.y;
mad.lo.s32 %r238, %r49, %r58, %r60;
cvt.u64.u32	%rd96, %r238;
mov.u64 %rd97, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd98, %rd97, %rd96;
st.shared.u8 [%rd98], %rs107;
clz.b32 %r239, %r43;
mov.u32 %r240, 31;
sub.s32 %r241, %r240, %r239;
mov.u32 %r242, 1;
shl.b32 %r243, %r242, %r241;
setp.eq.s32	%p61, %r43, %r243;
selp.u32	%r244, 1, 0, %p61;
shr.s32 %r279, %r243, %r244;
setp.lt.s32	%p62, %r279, 1;
@%p62 bra BB82_60;

BB82_55:
bar.sync 0;
add.s32 %r245, %r279, %r49;
setp.lt.u32	%p63, %r245, %r43;
setp.lt.u32	%p64, %r49, %r279;
and.pred %p65, %p64, %p63;
@!%p65 bra BB82_59;
bra.uni BB82_56;

BB82_56:
ld.shared.u8 %rs90, [%rd98];
mov.u16 %rs114, 1;
setp.ne.s16	%p66, %rs90, 0;
@%p66 bra BB82_58;

mul.lo.s32 %r251, %r279, %r58;
cvt.u64.u32	%rd102, %r251;
add.s64 %rd104, %rd102, %rd96;
add.s64 %rd106, %rd97, %rd104;
ld.shared.u8 %rs91, [%rd106];
setp.ne.s16	%p67, %rs91, 0;
selp.u16	%rs114, 1, 0, %p67;

BB82_58:
st.shared.u8 [%rd98], %rs114;

BB82_59:
shr.s32 %r279, %r279, 1;
setp.gt.s32	%p68, %r279, 0;
@%p68 bra BB82_55;

BB82_60:
setp.eq.s32	%p70, %r49, 0;
and.pred %p71, %p70, %p53;
@!%p71 bra BB82_62;
bra.uni BB82_61;

BB82_61:
ld.shared.u8 %rs92, [%rd98];
cvt.u64.u32	%rd113, %r16;
add.s64 %rd114, %rd17, %rd113;
st.u8 [%rd114], %rs92;
bra.uni BB82_62;

BB82_6:
mad.lo.s32 %r84, %r58, %r59, %r60;
setp.lt.u32	%p6, %r84, %r55;
mov.u32 %r85, %ctaid.y;
shl.b32 %r86, %r85, 8;
sub.s32 %r87, %r54, %r86;
mov.u32 %r88, 256;
min.u32 %r19, %r87, %r88;
mad.lo.s32 %r20, %r86, %r53, %r17;
min.u32 %r21, %r19, %r18;
setp.lt.u32	%p7, %r278, %r19;
and.pred %p8, %p6, %p7;
mov.u16 %rs112, %rs33;
@!%p8 bra BB82_15;
bra.uni BB82_7;

BB82_7:
mov.u32 %r274, %tid.y;
mov.u16 %rs113, %rs33;

BB82_8:
mad.lo.s32 %r24, %r18, 3, %r274;
setp.lt.u32	%p9, %r24, %r19;
add.s32 %r25, %r274, %r18;
shl.b32 %r90, %r18, 1;
add.s32 %r26, %r274, %r90;
mad.lo.s32 %r91, %r274, %r53, %r20;
cvt.u64.u32	%rd30, %r91;
add.s64 %rd10, %rd6, %rd30;
mad.lo.s32 %r92, %r25, %r53, %r20;
cvt.u64.u32	%rd31, %r92;
add.s64 %rd11, %rd6, %rd31;
mad.lo.s32 %r93, %r26, %r53, %r20;
cvt.u64.u32	%rd32, %r93;
add.s64 %rd12, %rd6, %rd32;
@%p9 bra BB82_13;
bra.uni BB82_9;

BB82_13:
ld.global.u8 %rs41, [%rd10];
mad.lo.s32 %r94, %r24, %r53, %r20;
cvt.u64.u32	%rd33, %r94;
add.s64 %rd34, %rd6, %rd33;
or.b16 %rs42, %rs41, %rs113;
ld.global.u8 %rs43, [%rd11];
or.b16 %rs44, %rs42, %rs43;
ld.global.u8 %rs45, [%rd12];
or.b16 %rs46, %rs44, %rs45;
ld.global.u8 %rs47, [%rd34];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB82_14;

BB82_9:
setp.lt.u32	%p10, %r26, %r19;
@%p10 bra BB82_12;
bra.uni BB82_10;

BB82_12:
ld.global.u8 %rs36, [%rd10];
or.b16 %rs37, %rs36, %rs113;
ld.global.u8 %rs38, [%rd11];
or.b16 %rs39, %rs37, %rs38;
ld.global.u8 %rs40, [%rd12];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB82_14;

BB82_10:
ld.global.u8 %rs34, [%rd10];
or.b16 %rs93, %rs34, %rs113;
setp.ge.u32	%p11, %r25, %r19;
@%p11 bra BB82_14;

ld.global.u8 %rs35, [%rd11];
or.b16 %rs93, %rs93, %rs35;

BB82_14:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p12, %rs48, 0;
selp.u16	%rs113, 1, 0, %p12;
shl.b32 %r96, %r18, 2;
add.s32 %r274, %r274, %r96;
setp.lt.u32	%p13, %r274, %r19;
mov.u16 %rs102, %rs113;
mov.u16 %rs112, %rs102;
@%p13 bra BB82_8;

BB82_15:
mov.u16 %rs8, %rs112;
mov.u32 %r28, %tid.y;
mad.lo.s32 %r99, %r28, %r58, %r60;
cvt.u64.u32	%rd35, %r99;
mov.u64 %rd36, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd37, %rd36, %rd35;
st.shared.u8 [%rd37], %rs8;
clz.b32 %r100, %r21;
mov.u32 %r101, 31;
sub.s32 %r102, %r101, %r100;
mov.u32 %r103, 1;
shl.b32 %r104, %r103, %r102;
setp.eq.s32	%p14, %r21, %r104;
selp.u32	%r105, 1, 0, %p14;
shr.s32 %r275, %r104, %r105;
setp.lt.s32	%p15, %r275, 1;
@%p15 bra BB82_21;

BB82_16:
bar.sync 0;
add.s32 %r106, %r275, %r28;
setp.lt.u32	%p16, %r106, %r21;
setp.lt.u32	%p17, %r28, %r275;
and.pred %p18, %p17, %p16;
@!%p18 bra BB82_20;
bra.uni BB82_17;

BB82_17:
ld.shared.u8 %rs50, [%rd37];
mov.u16 %rs94, 1;
setp.ne.s16	%p19, %rs50, 0;
@%p19 bra BB82_19;

mul.lo.s32 %r112, %r275, %r58;
cvt.u64.u32	%rd41, %r112;
add.s64 %rd43, %rd41, %rd35;
add.s64 %rd45, %rd36, %rd43;
ld.shared.u8 %rs51, [%rd45];
setp.ne.s16	%p20, %rs51, 0;
selp.u16	%rs94, 1, 0, %p20;

BB82_19:
st.shared.u8 [%rd37], %rs94;

BB82_20:
shr.s32 %r275, %r275, 1;
setp.gt.s32	%p21, %r275, 0;
@%p21 bra BB82_16;

BB82_21:
setp.eq.s32	%p23, %r28, 0;
and.pred %p24, %p23, %p6;
@!%p24 bra BB82_23;
bra.uni BB82_22;

BB82_22:
mov.u32 %r125, %tid.y;
mad.lo.s32 %r128, %r125, %r58, %r60;
cvt.u64.u32	%rd49, %r128;
add.s64 %rd51, %rd36, %rd49;
ld.shared.u8 %rs52, [%rd51];
add.u64 %rd52, %SP, 1;
cvta.to.local.u64 %rd53, %rd52;
st.local.u8 [%rd53], %rs52;
ld.local.u8 %rs53, [%rd53];
add.u64 %rd54, %SP, 0;
cvta.to.local.u64 %rd55, %rd54;
st.local.u8 [%rd55], %rs53;
ld.local.u8 %rs54, [%rd55];
mad.lo.s32 %r132, %r85, %r55, %r84;
cvt.u64.u32	%rd56, %r132;
cvta.to.global.u64 %rd57, %rd21;
add.s64 %rd58, %rd57, %rd56;
st.volatile.global.u8 [%rd58], %rs54;

BB82_23:
membar.gl;
bar.sync 0;
or.b32 %r135, %r28, %r60;
setp.ne.s32	%p25, %r135, 0;
@%p25 bra BB82_25;

cvta.to.global.u64 %rd59, %rd22;
mul.wide.u32 %rd60, %r59, 4;
add.s64 %rd61, %rd59, %rd60;
atom.global.add.u32 %r137, [%rd61], 1;
add.s32 %r139, %r80, -1;
setp.eq.s32	%p26, %r137, %r139;
selp.u32	%r140, 1, 0, %p26;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r140;

BB82_25:
bar.sync 0;
ld.shared.u32 %r141, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELi2EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p27, %r141, 0;
@%p27 bra BB82_62;

setp.ge.u32	%p28, %r28, %r80;
mov.u16 %rs111, %rs33;
@%p28 bra BB82_28;

mov.u32 %r144, %tid.y;
mad.lo.s32 %r149, %r144, %r55, %r84;
cvt.u64.u32	%rd62, %r149;
cvta.to.global.u64 %rd63, %rd21;
add.s64 %rd64, %rd63, %rd62;
ld.volatile.global.u8 %rs111, [%rd64];

BB82_28:
mov.u16 %rs109, %rs111;
setp.lt.u32	%p30, %r80, %r18;
sub.s32 %r156, %r80, %r18;
selp.b32	%r157, 0, %r156, %p30;
ld.local.u64 %rd13, [%rd3];
min.u32 %r32, %r80, %r18;
setp.lt.u32	%p31, %r28, %r157;
and.pred %p32, %p6, %p31;
@!%p32 bra BB82_37;
bra.uni BB82_29;

BB82_29:
mov.u32 %r276, %r28;
mov.u16 %rs110, %rs109;

BB82_30:
mov.u32 %r34, %r276;
mad.lo.s32 %r35, %r18, 3, %r34;
setp.lt.u32	%p34, %r35, %r157;
add.s32 %r36, %r34, %r18;
shl.b32 %r163, %r18, 1;
add.s32 %r37, %r34, %r163;
mad.lo.s32 %r168, %r18, %r55, %r84;
mad.lo.s32 %r169, %r34, %r55, %r168;
cvt.u64.u32	%rd65, %r169;
cvta.to.global.u64 %rd66, %rd21;
add.s64 %rd14, %rd66, %rd65;
mad.lo.s32 %r170, %r36, %r55, %r168;
cvt.u64.u32	%rd67, %r170;
add.s64 %rd15, %rd66, %rd67;
mad.lo.s32 %r171, %r37, %r55, %r168;
cvt.u64.u32	%rd68, %r171;
add.s64 %rd16, %rd66, %rd68;
@%p34 bra BB82_35;
bra.uni BB82_31;

BB82_35:
ld.volatile.global.u8 %rs62, [%rd14];
mad.lo.s32 %r186, %r35, %r55, %r168;
cvt.u64.u32	%rd69, %r186;
add.s64 %rd71, %rd66, %rd69;
or.b16 %rs63, %rs62, %rs110;
ld.volatile.global.u8 %rs64, [%rd15];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd16];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd71];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB82_36;

BB82_31:
setp.lt.u32	%p36, %r37, %r157;
@%p36 bra BB82_34;
bra.uni BB82_32;

BB82_34:
ld.volatile.global.u8 %rs57, [%rd14];
or.b16 %rs58, %rs57, %rs110;
ld.volatile.global.u8 %rs59, [%rd15];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd16];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB82_36;

BB82_32:
ld.volatile.global.u8 %rs55, [%rd14];
or.b16 %rs95, %rs55, %rs110;
setp.ge.u32	%p38, %r36, %r157;
@%p38 bra BB82_36;

ld.volatile.global.u8 %rs56, [%rd15];
or.b16 %rs95, %rs95, %rs56;

BB82_36:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p39, %rs69, 0;
selp.u16	%rs110, 1, 0, %p39;
shl.b32 %r188, %r18, 2;
add.s32 %r38, %r34, %r188;
setp.lt.u32	%p41, %r38, %r157;
mov.u32 %r276, %r38;
mov.u16 %rs109, %rs110;
@%p41 bra BB82_30;

BB82_37:
st.shared.u8 [%rd37], %rs109;
clz.b32 %r195, %r32;
sub.s32 %r197, %r101, %r195;
shl.b32 %r199, %r103, %r197;
setp.eq.s32	%p42, %r32, %r199;
selp.u32	%r200, 1, 0, %p42;
shr.s32 %r277, %r199, %r200;
setp.lt.s32	%p43, %r277, 1;
@%p43 bra BB82_43;

BB82_38:
bar.sync 0;
add.s32 %r201, %r277, %r28;
setp.lt.u32	%p44, %r201, %r32;
setp.lt.u32	%p45, %r28, %r277;
and.pred %p46, %p45, %p44;
@!%p46 bra BB82_42;
bra.uni BB82_39;

BB82_39:
ld.shared.u8 %rs71, [%rd37];
mov.u16 %rs96, 1;
setp.ne.s16	%p47, %rs71, 0;
@%p47 bra BB82_41;

mul.lo.s32 %r207, %r277, %r58;
cvt.u64.u32	%rd78, %r207;
add.s64 %rd80, %rd78, %rd35;
add.s64 %rd82, %rd36, %rd80;
ld.shared.u8 %rs72, [%rd82];
setp.ne.s16	%p48, %rs72, 0;
selp.u16	%rs96, 1, 0, %p48;

BB82_41:
st.shared.u8 [%rd37], %rs96;

BB82_42:
shr.s32 %r277, %r277, 1;
setp.gt.s32	%p49, %r277, 0;
@%p49 bra BB82_38;

BB82_43:
@!%p24 bra BB82_62;
bra.uni BB82_44;

BB82_44:
ld.shared.u8 %rs73, [%rd37];
cvt.u64.u32	%rd89, %r16;
add.s64 %rd90, %rd13, %rd89;
st.u8 [%rd90], %rs73;

BB82_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot83[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<61>;
.reg .b16 %rs<140>;
.reg .b32 %r<92>;
.reg .b64 %rd<51>;


mov.u64 %rd50, __local_depot83;
cvta.local.u64 %SP, %rd50;
ld.param.u32 %r39, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r40, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd4, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r69, 0;
mov.pred %p1, 0;
@%p1 bra BB83_2;

BB83_1:
mul.wide.s32 %rd20, %r69, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p2, %r69, 27;
@%p2 bra BB83_1;

BB83_2:
mov.u32 %r70, 0;
@%p1 bra BB83_4;

BB83_3:
mul.wide.s32 %rd24, %r70, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p4, %r70, 27;
@%p4 bra BB83_3;

BB83_4:
mov.u32 %r43, %nctaid.y;
mov.u32 %r44, %ctaid.z;
mov.u32 %r45, %ctaid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
mov.u32 %r47, %nctaid.x;
mov.u32 %r48, %ctaid.x;
mad.lo.s32 %r5, %r46, %r47, %r48;
setp.ge.u32	%p5, %r5, %r40;
@%p5 bra BB83_66;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r71, %r6, -1;
mov.u32 %r49, 0;
setp.lt.s32	%p6, %r71, 1;
mov.u32 %r80, %r5;
mov.u32 %r87, %r49;
@%p6 bra BB83_8;

mul.wide.s32 %rd28, %r6, 4;
add.s64 %rd47, %rd2, %rd28;
mov.u32 %r88, 0;
mov.u32 %r81, %r5;

BB83_7:
ld.local.u32 %r51, [%rd47+4];
rem.u32 %r52, %r81, %r51;
ld.local.u32 %r53, [%rd47+104];
mad.lo.s32 %r88, %r53, %r52, %r88;
div.u32 %r81, %r81, %r51;
add.s64 %rd47, %rd47, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p7, %r71, 0;
mov.u32 %r76, %r81;
mov.u32 %r80, %r76;
mov.u32 %r82, %r88;
mov.u32 %r87, %r82;
@%p7 bra BB83_7;

BB83_8:
mov.u32 %r15, %r87;
mov.u32 %r14, %r80;
ld.local.u32 %r55, [%rd2+108];
mad.lo.s32 %r16, %r55, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r72, %r17, -1;
setp.lt.s32	%p8, %r72, 1;
mov.u32 %r78, %r5;
mov.u32 %r85, %r49;
@%p8 bra BB83_11;

mul.wide.s32 %rd29, %r17, 4;
add.s64 %rd48, %rd3, %rd29;
mov.u32 %r86, 0;
mov.u32 %r79, %r5;

BB83_10:
ld.local.u32 %r57, [%rd48+4];
rem.u32 %r58, %r79, %r57;
ld.local.u32 %r59, [%rd48+104];
mad.lo.s32 %r86, %r59, %r58, %r86;
div.u32 %r79, %r79, %r57;
add.s64 %rd48, %rd48, -4;
add.s32 %r72, %r72, -1;
setp.gt.s32	%p9, %r72, 0;
mov.u32 %r78, %r79;
mov.u32 %r85, %r86;
@%p9 bra BB83_10;

BB83_11:
ld.local.u32 %r60, [%rd3+108];
mad.lo.s32 %r27, %r60, %r78, %r85;
mov.u32 %r28, %tid.x;
mov.u32 %r29, %ntid.x;
setp.ge.u32	%p10, %r28, %r39;
mov.u16 %rs138, %rs15;
@%p10 bra BB83_14;

ld.local.u64 %rd30, [%rd3];
cvta.to.global.u64 %rd14, %rd30;
mov.u32 %r89, %r28;
mov.u16 %rs139, %rs15;

BB83_13:
mov.u32 %r30, %r89;
add.s32 %r61, %r27, %r30;
cvt.u64.u32	%rd31, %r61;
add.s64 %rd32, %rd14, %rd31;
ld.global.u8 %rs16, [%rd32];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p11, %rs18, 0;
selp.u16	%rs139, 1, 0, %p11;
add.s32 %r31, %r29, %r30;
setp.lt.u32	%p12, %r31, %r39;
mov.u32 %r89, %r31;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p12 bra BB83_13;

BB83_14:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p13, %r29, 0;
mov.u16 %rs131, %rs15;
@%p13 bra BB83_64;

cvt.u64.u32	%rd33, %r28;
mov.u64 %rd34, smemChar;
add.s64 %rd15, %rd34, %rd33;
setp.ge.u32	%p14, %r28, %r29;
@%p14 bra BB83_17;

st.shared.u8 [%rd15], %rs3;

BB83_17:
bar.sync 0;
mov.u32 %r32, WARP_SZ;
min.u32 %r33, %r29, %r32;
setp.ge.u32	%p15, %r32, %r29;
mov.u16 %rs134, %rs3;
@%p15 bra BB83_25;

mov.u32 %r62, %tid.x;
div.u32 %r63, %r62, %r32;
setp.ne.s32	%p16, %r63, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p16 bra BB83_25;

setp.lt.u32	%p17, %r62, %r29;
selp.b16	%rs135, %rs3, %rs15, %p17;
add.s32 %r90, %r32, %r62;
setp.ge.u32	%p18, %r90, %r29;
@%p18 bra BB83_24;

mov.u16 %rs136, %rs135;

BB83_21:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p19, %rs20, 0;
@%p19 bra BB83_23;

cvt.u64.u32	%rd35, %r90;
add.s64 %rd37, %rd34, %rd35;
ld.shared.u8 %rs21, [%rd37];
setp.ne.s16	%p20, %rs21, 0;
selp.u16	%rs137, 1, 0, %p20;

BB83_23:
mov.u16 %rs136, %rs137;
add.s32 %r90, %r90, %r32;
setp.lt.u32	%p21, %r90, %r29;
mov.u16 %rs135, %rs136;
@%p21 bra BB83_21;

BB83_24:
mov.u16 %rs134, %rs135;
cvt.u64.u32	%rd38, %r62;
add.s64 %rd40, %rd34, %rd38;
st.shared.u8 [%rd40], %rs134;

BB83_25:
mov.u16 %rs9, %rs134;
bar.sync 0;
mov.u32 %r66, %tid.x;
setp.ne.s32	%p22, %r66, 0;
mov.u16 %rs131, %rs9;
@%p22 bra BB83_64;

setp.eq.s32	%p23, %r33, 32;
@%p23 bra BB83_32;
bra.uni BB83_27;

BB83_32:
mov.u16 %rs25, 1;
setp.ne.s16	%p28, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p28 bra BB83_64;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p29, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p29 bra BB83_64;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p30, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p30 bra BB83_64;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p31, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p31 bra BB83_64;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p32, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p32 bra BB83_64;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p33, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p33 bra BB83_64;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p34, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p34 bra BB83_64;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p35, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p35 bra BB83_64;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p36, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p36 bra BB83_64;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p37, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p37 bra BB83_64;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p38, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p38 bra BB83_64;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p39, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p39 bra BB83_64;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p40, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p40 bra BB83_64;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p41, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p41 bra BB83_64;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p42, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p42 bra BB83_64;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p43, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p43 bra BB83_64;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p44, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p44 bra BB83_64;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p45, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p45 bra BB83_64;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p46, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p46 bra BB83_64;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p47, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p47 bra BB83_64;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p48, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p48 bra BB83_64;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p49, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p49 bra BB83_64;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p50, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p50 bra BB83_64;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p51, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p51 bra BB83_64;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p52, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p52 bra BB83_64;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p53, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p53 bra BB83_64;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p54, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p54 bra BB83_64;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p55, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p55 bra BB83_64;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p56, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p56 bra BB83_64;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p57, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p57 bra BB83_64;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p58, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p58 bra BB83_64;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p59, %rs86, 0;
selp.u16	%rs131, 1, 0, %p59;
bra.uni BB83_64;

BB83_27:
add.s64 %rd49, %rd34, 1;
mov.u32 %r91, 1;
setp.lt.u32	%p24, %r33, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p24 bra BB83_64;

mov.u16 %rs132, %rs9;

BB83_29:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p25, %rs23, 0;
@%p25 bra BB83_31;

ld.shared.u8 %rs24, [%rd49];
setp.ne.s16	%p26, %rs24, 0;
selp.u16	%rs133, 1, 0, %p26;

BB83_31:
mov.u16 %rs132, %rs133;
add.s64 %rd49, %rd49, 1;
add.s32 %r91, %r91, 1;
setp.lt.u32	%p27, %r91, %r33;
mov.u16 %rs131, %rs132;
@%p27 bra BB83_29;

BB83_64:
mov.u32 %r68, %tid.x;
setp.ne.s32	%p60, %r68, 0;
@%p60 bra BB83_66;

ld.local.u64 %rd43, [%rd2];
cvta.to.global.u64 %rd44, %rd43;
cvt.u64.u32	%rd45, %r16;
add.s64 %rd46, %rd44, %rd45;
st.global.u8 [%rd46], %rs131;

BB83_66:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot84[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .b32 %r<81>;
.reg .b64 %rd<37>;


mov.u64 %rd36, __local_depot84;
cvta.local.u64 %SP, %rd36;
ld.param.u32 %r32, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u32 %r33, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u32 %r34, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd15, %SP, 216;
cvta.to.local.u64 %rd2, %rd15;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd3, %rd16;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB84_2;

BB84_1:
mul.wide.s32 %rd17, %r59, 8;
add.s64 %rd18, %rd4, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB84_1;

BB84_2:
mov.u32 %r60, 0;
@%p1 bra BB84_4;

BB84_3:
mul.wide.s32 %rd21, %r60, 8;
add.s64 %rd22, %rd1, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd3, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p4, %r60, 27;
@%p4 bra BB84_3;

BB84_4:
mov.u32 %r37, %nctaid.y;
mov.u32 %r38, %ctaid.z;
mov.u32 %r39, %ctaid.y;
mad.lo.s32 %r40, %r37, %r38, %r39;
mov.u32 %r41, %nctaid.x;
mov.u32 %r42, %ctaid.x;
mad.lo.s32 %r43, %r40, %r41, %r42;
shl.b32 %r44, %r43, 9;
mov.u32 %r45, %tid.x;
add.s32 %r5, %r44, %r45;
setp.ge.u32	%p5, %r5, %r34;
@%p5 bra BB84_15;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r61, %r6, -1;
mov.u32 %r46, 0;
setp.lt.s32	%p6, %r61, 1;
mov.u32 %r70, %r5;
mov.u32 %r77, %r46;
@%p6 bra BB84_8;

mul.wide.s32 %rd25, %r6, 4;
add.s64 %rd34, %rd2, %rd25;
mov.u32 %r78, 0;
mov.u32 %r71, %r5;

BB84_7:
ld.local.u32 %r48, [%rd34+4];
rem.u32 %r49, %r71, %r48;
ld.local.u32 %r50, [%rd34+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r71, %r71, %r48;
add.s64 %rd34, %rd34, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p7, %r61, 0;
mov.u32 %r66, %r71;
mov.u32 %r70, %r66;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB84_7;

BB84_8:
mov.u32 %r15, %r77;
mov.u32 %r14, %r70;
ld.local.u32 %r52, [%rd2+108];
mad.lo.s32 %r16, %r52, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r62, %r17, -1;
setp.lt.s32	%p8, %r62, 1;
mov.u32 %r68, %r5;
mov.u32 %r75, %r46;
@%p8 bra BB84_11;

mul.wide.s32 %rd26, %r17, 4;
add.s64 %rd35, %rd3, %rd26;
mov.u32 %r76, 0;
mov.u32 %r69, %r5;

BB84_10:
ld.local.u32 %r54, [%rd35+4];
rem.u32 %r55, %r69, %r54;
ld.local.u32 %r56, [%rd35+104];
mad.lo.s32 %r76, %r56, %r55, %r76;
div.u32 %r69, %r69, %r54;
add.s64 %rd35, %rd35, -4;
add.s32 %r62, %r62, -1;
setp.gt.s32	%p9, %r62, 0;
mov.u32 %r68, %r69;
mov.u32 %r75, %r76;
@%p9 bra BB84_10;

BB84_11:
ld.local.u32 %r57, [%rd3+108];
mad.lo.s32 %r80, %r57, %r68, %r75;
setp.eq.s32	%p10, %r33, 0;
@%p10 bra BB84_14;

ld.local.u64 %rd27, [%rd3];
cvta.to.global.u64 %rd14, %rd27;
mov.u32 %r79, 0;

BB84_13:
cvt.u64.u32	%rd28, %r80;
add.s64 %rd29, %rd14, %rd28;
ld.global.u8 %rs5, [%rd29];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p11, %rs7, 0;
selp.u16	%rs8, 1, 0, %p11;
add.s32 %r80, %r80, %r32;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p12, %r79, %r33;
@%p12 bra BB84_13;

BB84_14:
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
cvt.u64.u32	%rd32, %r16;
add.s64 %rd33, %rd31, %rd32;
st.global.u8 [%rd33], %rs8;

BB84_15:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot85[440];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<76>;
.reg .b16 %rs<115>;
.reg .b32 %r<298>;
.reg .b64 %rd<138>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd137, __local_depot85;
cvta.local.u64 %SP, %rd137;
ld.param.u32 %r64, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u32 %r65, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u32 %r66, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd26, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd27, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd28, %SP, 8;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 224;
cvta.to.local.u64 %rd4, %rd29;
mov.u32 %r272, 0;
mov.pred %p1, 0;
@%p1 bra BB85_2;

BB85_1:
mul.wide.s32 %rd30, %r272, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r272, %r272, 1;
setp.lt.u32	%p2, %r272, 27;
@%p2 bra BB85_1;

BB85_2:
mov.u32 %r273, 0;
@%p1 bra BB85_4;

BB85_3:
mul.wide.s32 %rd34, %r273, 8;
add.s64 %rd35, %rd2, %rd34;
ld.param.u64 %rd36, [%rd35];
add.s64 %rd37, %rd4, %rd34;
st.local.u64 [%rd37], %rd36;
add.s32 %r273, %r273, 1;
setp.lt.u32	%p4, %r273, 27;
@%p4 bra BB85_3;

BB85_4:
mov.u32 %r70, %ntid.x;
mov.u32 %r71, %ctaid.x;
mov.u32 %r72, %tid.x;
mad.lo.s32 %r5, %r70, %r71, %r72;
mov.u32 %r296, %tid.y;
ld.param.u32 %r7, [%rd1+208];
add.s32 %r274, %r7, -1;
mov.u32 %r69, 0;
setp.lt.s32	%p5, %r274, 1;
mov.u32 %r283, %r5;
mov.u32 %r290, %r69;
@%p5 bra BB85_7;

mul.wide.s32 %rd38, %r7, 4;
add.s64 %rd135, %rd3, %rd38;
mov.u32 %r291, 0;
mov.u32 %r284, %r5;

BB85_6:
ld.local.u32 %r74, [%rd135+4];
rem.u32 %r75, %r284, %r74;
ld.local.u32 %r76, [%rd135+104];
mad.lo.s32 %r291, %r76, %r75, %r291;
div.u32 %r284, %r284, %r74;
add.s64 %rd135, %rd135, -4;
add.s32 %r274, %r274, -1;
setp.gt.s32	%p6, %r274, 0;
mov.u32 %r279, %r284;
mov.u32 %r283, %r279;
mov.u32 %r285, %r291;
mov.u32 %r290, %r285;
@%p6 bra BB85_6;

BB85_7:
mov.u32 %r16, %r290;
mov.u32 %r15, %r283;
ld.local.u32 %r78, [%rd3+108];
mad.lo.s32 %r17, %r78, %r15, %r16;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r275, %r18, -1;
setp.lt.s32	%p7, %r275, 1;
mov.u32 %r281, %r5;
mov.u32 %r288, %r69;
@%p7 bra BB85_10;

mul.wide.s32 %rd39, %r18, 4;
add.s64 %rd136, %rd4, %rd39;
mov.u32 %r289, 0;
mov.u32 %r282, %r5;

BB85_9:
ld.local.u32 %r80, [%rd136+4];
rem.u32 %r81, %r282, %r80;
ld.local.u32 %r82, [%rd136+104];
mad.lo.s32 %r289, %r82, %r81, %r289;
div.u32 %r282, %r282, %r80;
add.s64 %rd136, %rd136, -4;
add.s32 %r275, %r275, -1;
setp.gt.s32	%p8, %r275, 0;
mov.u32 %r281, %r282;
mov.u32 %r288, %r289;
@%p8 bra BB85_9;

BB85_10:
ld.local.u32 %r83, [%rd4+108];
mad.lo.s32 %r28, %r83, %r281, %r288;
mov.u32 %r84, %nctaid.y;
setp.eq.s32	%p9, %r84, 1;
mov.u32 %r29, %ntid.y;
@%p9 bra BB85_50;
bra.uni BB85_11;

BB85_50:
setp.lt.u32	%p57, %r5, %r66;
ld.local.u64 %rd22, [%rd3];
ld.local.u64 %rd23, [%rd4];
min.u32 %r54, %r65, %r29;
setp.lt.u32	%p58, %r296, %r65;
and.pred %p59, %p57, %p58;
mov.u16 %rs107, %rs33;
@!%p59 bra BB85_59;
bra.uni BB85_51;

BB85_51:
mov.u16 %rs108, %rs33;

BB85_52:
mad.lo.s32 %r56, %r29, 3, %r296;
setp.lt.u32	%p60, %r56, %r65;
add.s32 %r57, %r296, %r29;
shl.b32 %r231, %r29, 1;
add.s32 %r58, %r296, %r231;
mad.lo.s32 %r232, %r57, %r64, %r28;
cvt.u64.u32	%rd106, %r232;
add.s64 %rd24, %rd23, %rd106;
mad.lo.s32 %r233, %r58, %r64, %r28;
cvt.u64.u32	%rd107, %r233;
add.s64 %rd25, %rd23, %rd107;
@%p60 bra BB85_57;
bra.uni BB85_53;

BB85_57:
mad.lo.s32 %r236, %r296, %r64, %r28;
cvt.u64.u32	%rd112, %r236;
add.s64 %rd113, %rd23, %rd112;
mad.lo.s32 %r237, %r56, %r64, %r28;
cvt.u64.u32	%rd114, %r237;
add.s64 %rd115, %rd23, %rd114;
ld.u8 %rs81, [%rd113];
or.b16 %rs82, %rs81, %rs108;
ld.u8 %rs83, [%rd24];
or.b16 %rs84, %rs82, %rs83;
ld.u8 %rs85, [%rd25];
or.b16 %rs86, %rs84, %rs85;
ld.u8 %rs87, [%rd115];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB85_58;

BB85_53:
setp.lt.u32	%p61, %r58, %r65;
@%p61 bra BB85_56;
bra.uni BB85_54;

BB85_56:
mad.lo.s32 %r235, %r296, %r64, %r28;
cvt.u64.u32	%rd110, %r235;
add.s64 %rd111, %rd23, %rd110;
ld.u8 %rs76, [%rd111];
or.b16 %rs77, %rs76, %rs108;
ld.u8 %rs78, [%rd24];
or.b16 %rs79, %rs77, %rs78;
ld.u8 %rs80, [%rd25];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB85_58;

BB85_54:
mad.lo.s32 %r234, %r296, %r64, %r28;
cvt.u64.u32	%rd108, %r234;
add.s64 %rd109, %rd23, %rd108;
ld.u8 %rs74, [%rd109];
or.b16 %rs97, %rs74, %rs108;
setp.ge.u32	%p62, %r57, %r65;
@%p62 bra BB85_58;

ld.u8 %rs75, [%rd24];
or.b16 %rs97, %rs97, %rs75;

BB85_58:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p63, %rs88, 0;
selp.u16	%rs108, 1, 0, %p63;
shl.b32 %r239, %r29, 2;
add.s32 %r296, %r296, %r239;
setp.lt.u32	%p64, %r296, %r65;
mov.u16 %rs107, %rs108;
@%p64 bra BB85_52;

BB85_59:
mov.u32 %r60, %tid.y;
mad.lo.s32 %r242, %r60, %r70, %r72;
cvt.u64.u32	%rd116, %r242;
mov.u64 %rd117, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd118, %rd117, %rd116;
st.shared.u8 [%rd118], %rs107;
clz.b32 %r243, %r54;
mov.u32 %r244, 31;
sub.s32 %r245, %r244, %r243;
mov.u32 %r246, 1;
shl.b32 %r247, %r246, %r245;
setp.eq.s32	%p65, %r54, %r247;
selp.u32	%r248, 1, 0, %p65;
shr.s32 %r297, %r247, %r248;
setp.lt.s32	%p66, %r297, 1;
@%p66 bra BB85_65;

BB85_60:
bar.sync 0;
add.s32 %r249, %r297, %r60;
setp.lt.u32	%p67, %r249, %r54;
setp.lt.u32	%p68, %r60, %r297;
and.pred %p69, %p68, %p67;
@!%p69 bra BB85_64;
bra.uni BB85_61;

BB85_61:
ld.shared.u8 %rs90, [%rd118];
mov.u16 %rs114, 1;
setp.ne.s16	%p70, %rs90, 0;
@%p70 bra BB85_63;

mul.lo.s32 %r255, %r297, %r70;
cvt.u64.u32	%rd122, %r255;
add.s64 %rd124, %rd122, %rd116;
add.s64 %rd126, %rd117, %rd124;
ld.shared.u8 %rs91, [%rd126];
setp.ne.s16	%p71, %rs91, 0;
selp.u16	%rs114, 1, 0, %p71;

BB85_63:
st.shared.u8 [%rd118], %rs114;

BB85_64:
shr.s32 %r297, %r297, 1;
setp.gt.s32	%p72, %r297, 0;
@%p72 bra BB85_60;

BB85_65:
mad.lo.s32 %r266, %r70, %r71, %r72;
setp.lt.u32	%p73, %r266, %r66;
setp.eq.s32	%p74, %r60, 0;
and.pred %p75, %p74, %p73;
@!%p75 bra BB85_67;
bra.uni BB85_66;

BB85_66:
ld.shared.u8 %rs92, [%rd118];
cvt.u64.u32	%rd133, %r17;
add.s64 %rd134, %rd22, %rd133;
st.u8 [%rd134], %rs92;
bra.uni BB85_67;

BB85_11:
mad.lo.s32 %r88, %r70, %r71, %r72;
setp.lt.u32	%p10, %r88, %r66;
mov.u32 %r89, %ctaid.y;
shl.b32 %r90, %r89, 8;
sub.s32 %r91, %r65, %r90;
mov.u32 %r92, 256;
min.u32 %r30, %r91, %r92;
ld.local.u64 %rd15, [%rd4];
mad.lo.s32 %r31, %r90, %r64, %r28;
min.u32 %r32, %r30, %r29;
setp.lt.u32	%p11, %r296, %r30;
and.pred %p12, %p10, %p11;
mov.u16 %rs112, %rs33;
@!%p12 bra BB85_20;
bra.uni BB85_12;

BB85_12:
mov.u32 %r292, %tid.y;
mov.u16 %rs113, %rs33;

BB85_13:
mad.lo.s32 %r35, %r29, 3, %r292;
setp.lt.u32	%p13, %r35, %r30;
add.s32 %r36, %r292, %r29;
shl.b32 %r94, %r29, 1;
add.s32 %r37, %r292, %r94;
mad.lo.s32 %r95, %r36, %r64, %r31;
cvt.u64.u32	%rd40, %r95;
add.s64 %rd16, %rd15, %rd40;
mad.lo.s32 %r96, %r37, %r64, %r31;
cvt.u64.u32	%rd41, %r96;
add.s64 %rd17, %rd15, %rd41;
@%p13 bra BB85_18;
bra.uni BB85_14;

BB85_18:
mad.lo.s32 %r99, %r292, %r64, %r31;
cvt.u64.u32	%rd46, %r99;
add.s64 %rd47, %rd15, %rd46;
mad.lo.s32 %r100, %r35, %r64, %r31;
cvt.u64.u32	%rd48, %r100;
add.s64 %rd49, %rd15, %rd48;
ld.u8 %rs41, [%rd47];
or.b16 %rs42, %rs41, %rs113;
ld.u8 %rs43, [%rd16];
or.b16 %rs44, %rs42, %rs43;
ld.u8 %rs45, [%rd17];
or.b16 %rs46, %rs44, %rs45;
ld.u8 %rs47, [%rd49];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB85_19;

BB85_14:
setp.lt.u32	%p14, %r37, %r30;
@%p14 bra BB85_17;
bra.uni BB85_15;

BB85_17:
mad.lo.s32 %r98, %r292, %r64, %r31;
cvt.u64.u32	%rd44, %r98;
add.s64 %rd45, %rd15, %rd44;
ld.u8 %rs36, [%rd45];
or.b16 %rs37, %rs36, %rs113;
ld.u8 %rs38, [%rd16];
or.b16 %rs39, %rs37, %rs38;
ld.u8 %rs40, [%rd17];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB85_19;

BB85_15:
mad.lo.s32 %r97, %r292, %r64, %r31;
cvt.u64.u32	%rd42, %r97;
add.s64 %rd43, %rd15, %rd42;
ld.u8 %rs34, [%rd43];
or.b16 %rs93, %rs34, %rs113;
setp.ge.u32	%p15, %r36, %r30;
@%p15 bra BB85_19;

ld.u8 %rs35, [%rd16];
or.b16 %rs93, %rs93, %rs35;

BB85_19:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p16, %rs48, 0;
selp.u16	%rs113, 1, 0, %p16;
shl.b32 %r102, %r29, 2;
add.s32 %r292, %r292, %r102;
setp.lt.u32	%p17, %r292, %r30;
mov.u16 %rs102, %rs113;
mov.u16 %rs112, %rs102;
@%p17 bra BB85_13;

BB85_20:
mov.u16 %rs8, %rs112;
mov.u32 %r39, %tid.y;
mad.lo.s32 %r105, %r39, %r70, %r72;
cvt.u64.u32	%rd50, %r105;
mov.u64 %rd51, _Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd52, %rd51, %rd50;
st.shared.u8 [%rd52], %rs8;
clz.b32 %r106, %r32;
mov.u32 %r107, 31;
sub.s32 %r108, %r107, %r106;
mov.u32 %r109, 1;
shl.b32 %r110, %r109, %r108;
setp.eq.s32	%p18, %r32, %r110;
selp.u32	%r111, 1, 0, %p18;
shr.s32 %r293, %r110, %r111;
setp.lt.s32	%p19, %r293, 1;
@%p19 bra BB85_26;

BB85_21:
bar.sync 0;
add.s32 %r112, %r293, %r39;
setp.lt.u32	%p20, %r112, %r32;
setp.lt.u32	%p21, %r39, %r293;
and.pred %p22, %p21, %p20;
@!%p22 bra BB85_25;
bra.uni BB85_22;

BB85_22:
ld.shared.u8 %rs50, [%rd52];
mov.u16 %rs94, 1;
setp.ne.s16	%p23, %rs50, 0;
@%p23 bra BB85_24;

mul.lo.s32 %r118, %r293, %r70;
cvt.u64.u32	%rd56, %r118;
add.s64 %rd58, %rd56, %rd50;
add.s64 %rd60, %rd51, %rd58;
ld.shared.u8 %rs51, [%rd60];
setp.ne.s16	%p24, %rs51, 0;
selp.u16	%rs94, 1, 0, %p24;

BB85_24:
st.shared.u8 [%rd52], %rs94;

BB85_25:
shr.s32 %r293, %r293, 1;
setp.gt.s32	%p25, %r293, 0;
@%p25 bra BB85_21;

BB85_26:
setp.eq.s32	%p27, %r39, 0;
and.pred %p28, %p27, %p10;
@!%p28 bra BB85_28;
bra.uni BB85_27;

BB85_27:
mov.u32 %r131, %tid.y;
mad.lo.s32 %r134, %r131, %r70, %r72;
cvt.u64.u32	%rd64, %r134;
add.s64 %rd66, %rd51, %rd64;
ld.shared.u8 %rs52, [%rd66];
add.u64 %rd67, %SP, 1;
cvta.to.local.u64 %rd68, %rd67;
st.local.u8 [%rd68], %rs52;
ld.local.u8 %rs53, [%rd68];
add.u64 %rd69, %SP, 0;
cvta.to.local.u64 %rd70, %rd69;
st.local.u8 [%rd70], %rs53;
ld.local.u8 %rs54, [%rd70];
mad.lo.s32 %r138, %r89, %r66, %r88;
cvt.u64.u32	%rd71, %r138;
cvta.to.global.u64 %rd72, %rd26;
add.s64 %rd73, %rd72, %rd71;
st.volatile.global.u8 [%rd73], %rs54;

BB85_28:
membar.gl;
bar.sync 0;
or.b32 %r141, %r39, %r72;
setp.ne.s32	%p29, %r141, 0;
@%p29 bra BB85_30;

cvta.to.global.u64 %rd74, %rd27;
mul.wide.u32 %rd75, %r71, 4;
add.s64 %rd76, %rd74, %rd75;
atom.global.add.u32 %r143, [%rd76], 1;
add.s32 %r145, %r84, -1;
setp.eq.s32	%p30, %r143, %r145;
selp.u32	%r146, 1, 0, %p30;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r146;

BB85_30:
bar.sync 0;
ld.shared.u32 %r147, [_Z31kernelReduceNoncontigDim_sharedIhjhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p31, %r147, 0;
@%p31 bra BB85_67;

setp.ge.u32	%p32, %r39, %r84;
mov.u16 %rs111, %rs33;
@%p32 bra BB85_33;

mov.u32 %r150, %tid.y;
mad.lo.s32 %r155, %r150, %r66, %r88;
cvt.u64.u32	%rd77, %r155;
cvta.to.global.u64 %rd78, %rd26;
add.s64 %rd79, %rd78, %rd77;
ld.volatile.global.u8 %rs111, [%rd79];

BB85_33:
mov.u16 %rs109, %rs111;
setp.lt.u32	%p34, %r84, %r29;
sub.s32 %r162, %r84, %r29;
selp.b32	%r163, 0, %r162, %p34;
ld.local.u64 %rd18, [%rd3];
min.u32 %r43, %r84, %r29;
setp.lt.u32	%p35, %r39, %r163;
and.pred %p36, %p10, %p35;
@!%p36 bra BB85_42;
bra.uni BB85_34;

BB85_34:
mov.u32 %r294, %r39;
mov.u16 %rs110, %rs109;

BB85_35:
mov.u32 %r45, %r294;
mad.lo.s32 %r46, %r29, 3, %r45;
setp.lt.u32	%p38, %r46, %r163;
add.s32 %r47, %r45, %r29;
shl.b32 %r169, %r29, 1;
add.s32 %r48, %r45, %r169;
mad.lo.s32 %r174, %r29, %r66, %r88;
mad.lo.s32 %r175, %r45, %r66, %r174;
cvt.u64.u32	%rd80, %r175;
cvta.to.global.u64 %rd81, %rd26;
add.s64 %rd19, %rd81, %rd80;
mad.lo.s32 %r176, %r47, %r66, %r174;
cvt.u64.u32	%rd82, %r176;
add.s64 %rd20, %rd81, %rd82;
mad.lo.s32 %r177, %r48, %r66, %r174;
cvt.u64.u32	%rd83, %r177;
add.s64 %rd21, %rd81, %rd83;
@%p38 bra BB85_40;
bra.uni BB85_36;

BB85_40:
ld.volatile.global.u8 %rs62, [%rd19];
mad.lo.s32 %r192, %r46, %r66, %r174;
cvt.u64.u32	%rd84, %r192;
add.s64 %rd86, %rd81, %rd84;
or.b16 %rs63, %rs62, %rs110;
ld.volatile.global.u8 %rs64, [%rd20];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd21];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd86];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB85_41;

BB85_36:
setp.lt.u32	%p40, %r48, %r163;
@%p40 bra BB85_39;
bra.uni BB85_37;

BB85_39:
ld.volatile.global.u8 %rs57, [%rd19];
or.b16 %rs58, %rs57, %rs110;
ld.volatile.global.u8 %rs59, [%rd20];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd21];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB85_41;

BB85_37:
ld.volatile.global.u8 %rs55, [%rd19];
or.b16 %rs95, %rs55, %rs110;
setp.ge.u32	%p42, %r47, %r163;
@%p42 bra BB85_41;

ld.volatile.global.u8 %rs56, [%rd20];
or.b16 %rs95, %rs95, %rs56;

BB85_41:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p43, %rs69, 0;
selp.u16	%rs110, 1, 0, %p43;
shl.b32 %r194, %r29, 2;
add.s32 %r49, %r45, %r194;
setp.lt.u32	%p45, %r49, %r163;
mov.u32 %r294, %r49;
mov.u16 %rs109, %rs110;
@%p45 bra BB85_35;

BB85_42:
st.shared.u8 [%rd52], %rs109;
clz.b32 %r201, %r43;
sub.s32 %r203, %r107, %r201;
shl.b32 %r205, %r109, %r203;
setp.eq.s32	%p46, %r43, %r205;
selp.u32	%r206, 1, 0, %p46;
shr.s32 %r295, %r205, %r206;
setp.lt.s32	%p47, %r295, 1;
@%p47 bra BB85_48;

BB85_43:
bar.sync 0;
add.s32 %r207, %r295, %r39;
setp.lt.u32	%p48, %r207, %r43;
setp.lt.u32	%p49, %r39, %r295;
and.pred %p50, %p49, %p48;
@!%p50 bra BB85_47;
bra.uni BB85_44;

BB85_44:
ld.shared.u8 %rs71, [%rd52];
mov.u16 %rs96, 1;
setp.ne.s16	%p51, %rs71, 0;
@%p51 bra BB85_46;

mul.lo.s32 %r213, %r295, %r70;
cvt.u64.u32	%rd93, %r213;
add.s64 %rd95, %rd93, %rd50;
add.s64 %rd97, %rd51, %rd95;
ld.shared.u8 %rs72, [%rd97];
setp.ne.s16	%p52, %rs72, 0;
selp.u16	%rs96, 1, 0, %p52;

BB85_46:
st.shared.u8 [%rd52], %rs96;

BB85_47:
shr.s32 %r295, %r295, 1;
setp.gt.s32	%p53, %r295, 0;
@%p53 bra BB85_43;

BB85_48:
@!%p28 bra BB85_67;
bra.uni BB85_49;

BB85_49:
ld.shared.u8 %rs73, [%rd52];
cvt.u64.u32	%rd104, %r17;
add.s64 %rd105, %rd18, %rd104;
st.u8 [%rd105], %rs73;

BB85_67:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<53>;
.reg .b16 %rs<140>;
.reg .b32 %r<28>;
.reg .b64 %rd<37>;


ld.param.u64 %rd13, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u64 %rd14, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
cvt.u64.u32	%rd3, %r16;
setp.ge.u64	%p1, %rd3, %rd14;
@%p1 bra BB86_56;

mov.u32 %r17, %tid.x;
cvt.u64.u32	%rd15, %r17;
mov.u32 %r1, %ntid.x;
setp.ge.u64	%p2, %rd15, %rd13;
mov.u16 %rs138, %rs15;
@%p2 bra BB86_4;

ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd4, %rd16;
ld.param.u64 %rd17, [%rd2+208];
mul.lo.s64 %rd5, %rd3, %rd17;
cvt.u64.u32	%rd6, %r1;
mov.u64 %rd35, %rd15;
mov.u16 %rs139, %rs15;

BB86_3:
mov.u64 %rd8, %rd35;
add.s64 %rd18, %rd8, %rd5;
add.s64 %rd19, %rd4, %rd18;
ld.global.u8 %rs16, [%rd19];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p3, %rs18, 0;
selp.u16	%rs139, 1, 0, %p3;
add.s64 %rd9, %rd6, %rd8;
setp.lt.u64	%p4, %rd9, %rd13;
mov.u64 %rd35, %rd9;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p4 bra BB86_3;

BB86_4:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p5, %r1, 0;
mov.u16 %rs131, %rs15;
@%p5 bra BB86_54;

mov.u64 %rd21, smemChar;
add.s64 %rd10, %rd21, %rd15;
setp.ge.u32	%p6, %r17, %r1;
@%p6 bra BB86_7;

st.shared.u8 [%rd10], %rs3;

BB86_7:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p7, %r2, %r1;
mov.u16 %rs134, %rs3;
@%p7 bra BB86_15;

div.u32 %r21, %r17, %r2;
setp.ne.s32	%p8, %r21, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p8 bra BB86_15;

setp.lt.u32	%p9, %r17, %r1;
selp.b16	%rs135, %rs3, %rs15, %p9;
add.s32 %r26, %r2, %r17;
setp.ge.u32	%p10, %r26, %r1;
@%p10 bra BB86_14;

mov.u16 %rs136, %rs135;

BB86_11:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p11, %rs20, 0;
@%p11 bra BB86_13;

cvt.u64.u32	%rd22, %r26;
add.s64 %rd24, %rd21, %rd22;
ld.shared.u8 %rs21, [%rd24];
setp.ne.s16	%p12, %rs21, 0;
selp.u16	%rs137, 1, 0, %p12;

BB86_13:
mov.u16 %rs136, %rs137;
add.s32 %r26, %r26, %r2;
setp.lt.u32	%p13, %r26, %r1;
mov.u16 %rs135, %rs136;
@%p13 bra BB86_11;

BB86_14:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd10], %rs134;

BB86_15:
mov.u16 %rs9, %rs134;
bar.sync 0;
setp.ne.s32	%p14, %r17, 0;
mov.u16 %rs131, %rs9;
@%p14 bra BB86_54;

setp.eq.s32	%p15, %r3, 32;
@%p15 bra BB86_22;
bra.uni BB86_17;

BB86_22:
mov.u16 %rs25, 1;
setp.ne.s16	%p20, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p20 bra BB86_54;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p21, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p21 bra BB86_54;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p22, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p22 bra BB86_54;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p23, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p23 bra BB86_54;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p24, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p24 bra BB86_54;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p25, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p25 bra BB86_54;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p26, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p26 bra BB86_54;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p27, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p27 bra BB86_54;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p28, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p28 bra BB86_54;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p29, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p29 bra BB86_54;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p30, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p30 bra BB86_54;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p31, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p31 bra BB86_54;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p32, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p32 bra BB86_54;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p33, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p33 bra BB86_54;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p34, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p34 bra BB86_54;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p35, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p35 bra BB86_54;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p36, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p36 bra BB86_54;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p37, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p37 bra BB86_54;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p38, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p38 bra BB86_54;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p39, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p39 bra BB86_54;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p40, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p40 bra BB86_54;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p41, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p41 bra BB86_54;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p42, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p42 bra BB86_54;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p43, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p43 bra BB86_54;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p44, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p44 bra BB86_54;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p45, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p45 bra BB86_54;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p46, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p46 bra BB86_54;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p47, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p47 bra BB86_54;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p48, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p48 bra BB86_54;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p49, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p49 bra BB86_54;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p50, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p50 bra BB86_54;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p51, %rs86, 0;
selp.u16	%rs131, 1, 0, %p51;
bra.uni BB86_54;

BB86_17:
add.s64 %rd36, %rd21, 1;
mov.u32 %r27, 1;
setp.lt.u32	%p16, %r3, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p16 bra BB86_54;

mov.u16 %rs132, %rs9;

BB86_19:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p17, %rs23, 0;
@%p17 bra BB86_21;

ld.shared.u8 %rs24, [%rd36];
setp.ne.s16	%p18, %rs24, 0;
selp.u16	%rs133, 1, 0, %p18;

BB86_21:
mov.u16 %rs132, %rs133;
add.s64 %rd36, %rd36, 1;
add.s32 %r27, %r27, 1;
setp.lt.u32	%p19, %r27, %r3;
mov.u16 %rs131, %rs132;
@%p19 bra BB86_19;

BB86_54:
setp.ne.s32	%p52, %r17, 0;
@%p52 bra BB86_56;

ld.param.u64 %rd30, [%rd1];
cvta.to.global.u64 %rd31, %rd30;
ld.param.u64 %rd32, [%rd1+208];
mul.lo.s64 %rd33, %rd3, %rd32;
add.s64 %rd34, %rd31, %rd33;
st.global.u8 [%rd34], %rs131;

BB86_56:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .b32 %r<11>;
.reg .b64 %rd<29>;


ld.param.u64 %rd9, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u64 %rd10, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u64 %rd11, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
mov.u32 %r1, %nctaid.y;
mov.u32 %r2, %ctaid.z;
mov.u32 %r3, %ctaid.y;
mad.lo.s32 %r7, %r1, %r2, %r3;
mov.u32 %r4, %nctaid.x;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r8, %r7, %r4, %r5;
mul.wide.u32 %rd12, %r8, 512;
mov.u32 %r6, %tid.x;
cvt.u64.u32	%rd13, %r6;
add.s64 %rd3, %rd12, %rd13;
setp.ge.u64	%p1, %rd3, %rd11;
@%p1 bra BB87_5;

setp.eq.s64	%p2, %rd10, 0;
@%p2 bra BB87_4;

ld.param.u64 %rd15, [%rd2];
cvta.to.global.u64 %rd16, %rd15;
ld.param.u64 %rd17, [%rd2+208];
mad.lo.s32 %r10, %r4, %r7, %r5;
mul.wide.u32 %rd18, %r10, 512;
add.s64 %rd20, %rd18, %rd13;
mul.lo.s64 %rd21, %rd17, %rd20;
add.s64 %rd27, %rd16, %rd21;
mov.u64 %rd28, 0;

BB87_3:
ld.global.u8 %rs5, [%rd27];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p3, %rs7, 0;
selp.u16	%rs8, 1, 0, %p3;
add.s64 %rd27, %rd27, %rd9;
add.s64 %rd28, %rd28, 1;
setp.lt.u64	%p4, %rd28, %rd10;
@%p4 bra BB87_3;

BB87_4:
ld.param.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
ld.param.u64 %rd24, [%rd1+208];
mul.lo.s64 %rd25, %rd3, %rd24;
add.s64 %rd26, %rd23, %rd25;
st.global.u8 [%rd26], %rs8;

BB87_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 1 .b8 __local_depot88[2];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<61>;
.reg .b16 %rs<118>;
.reg .b32 %r<180>;
.reg .b64 %rd<185>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd184, __local_depot88;
cvta.local.u64 %SP, %rd184;
ld.param.u64 %rd38, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u64 %rd39, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u64 %rd40, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd41, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd42, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd43, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd44, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
ld.param.u64 %rd45, [%rd43];
cvta.to.global.u64 %rd46, %rd45;
ld.param.u64 %rd47, [%rd44];
cvta.to.global.u64 %rd1, %rd47;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r20, %r17, %r18, %r19;
cvt.u64.u32	%rd2, %r20;
mov.u32 %r1, %tid.y;
ld.param.u64 %rd48, [%rd43+208];
mul.lo.s64 %rd49, %rd2, %rd48;
ld.param.u64 %rd50, [%rd44+208];
mul.lo.s64 %rd3, %rd2, %rd50;
mov.u32 %r21, %nctaid.y;
setp.eq.s32	%p1, %r21, 1;
mov.u32 %r2, %ntid.y;
add.s64 %rd4, %rd46, %rd49;
@%p1 bra BB88_42;
bra.uni BB88_1;

BB88_42:
cvt.u64.u32	%rd151, %r2;
min.u64 %rd152, %rd39, %rd151;
cvt.u32.u64	%r13, %rd152;
setp.ge.u64	%p43, %rd2, %rd40;
mov.u16 %rs110, %rs33;
@%p43 bra BB88_52;

cvt.u64.u32	%rd183, %r1;
setp.ge.u64	%p44, %rd183, %rd39;
mov.u16 %rs110, %rs33;
@%p44 bra BB88_52;

mul.lo.s32 %r141, %r2, 3;
cvt.u64.u32	%rd27, %r141;
shl.b32 %r142, %r2, 1;
cvt.u64.u32	%rd28, %r142;
shl.b32 %r143, %r2, 2;
cvt.u64.u32	%rd29, %r143;
mov.u16 %rs111, %rs33;

BB88_45:
add.s64 %rd31, %rd183, %rd27;
setp.lt.u64	%p45, %rd31, %rd39;
add.s64 %rd32, %rd183, %rd151;
mul.lo.s64 %rd154, %rd183, %rd38;
add.s64 %rd155, %rd154, %rd3;
add.s64 %rd33, %rd1, %rd155;
mul.lo.s64 %rd156, %rd32, %rd38;
add.s64 %rd157, %rd156, %rd3;
add.s64 %rd34, %rd1, %rd157;
add.s64 %rd35, %rd183, %rd28;
mul.lo.s64 %rd158, %rd35, %rd38;
add.s64 %rd159, %rd158, %rd3;
add.s64 %rd36, %rd1, %rd159;
@%p45 bra BB88_50;
bra.uni BB88_46;

BB88_50:
ld.global.u8 %rs81, [%rd33];
mul.lo.s64 %rd160, %rd31, %rd38;
add.s64 %rd161, %rd160, %rd3;
add.s64 %rd162, %rd1, %rd161;
or.b16 %rs82, %rs81, %rs111;
ld.global.u8 %rs83, [%rd34];
or.b16 %rs84, %rs82, %rs83;
ld.global.u8 %rs85, [%rd36];
or.b16 %rs86, %rs84, %rs85;
ld.global.u8 %rs87, [%rd162];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB88_51;

BB88_46:
setp.lt.u64	%p46, %rd35, %rd39;
@%p46 bra BB88_49;
bra.uni BB88_47;

BB88_49:
ld.global.u8 %rs76, [%rd33];
or.b16 %rs77, %rs76, %rs111;
ld.global.u8 %rs78, [%rd34];
or.b16 %rs79, %rs77, %rs78;
ld.global.u8 %rs80, [%rd36];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB88_51;

BB88_47:
ld.global.u8 %rs74, [%rd33];
or.b16 %rs97, %rs74, %rs111;
setp.ge.u64	%p47, %rd32, %rd39;
@%p47 bra BB88_51;

ld.global.u8 %rs75, [%rd34];
or.b16 %rs97, %rs97, %rs75;

BB88_51:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p48, %rs88, 0;
selp.u16	%rs111, 1, 0, %p48;
add.s64 %rd183, %rd183, %rd29;
setp.lt.u64	%p49, %rd183, %rd39;
mov.u16 %rs110, %rs111;
@%p49 bra BB88_45;

BB88_52:
mad.lo.s32 %r148, %r1, %r17, %r19;
cvt.u64.u32	%rd163, %r148;
mov.u64 %rd164, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd165, %rd164, %rd163;
st.shared.u8 [%rd165], %rs110;
clz.b32 %r149, %r13;
mov.u32 %r150, 31;
sub.s32 %r151, %r150, %r149;
mov.u32 %r152, 1;
shl.b32 %r153, %r152, %r151;
setp.eq.s32	%p50, %r13, %r153;
selp.u32	%r154, 1, 0, %p50;
shr.s32 %r179, %r153, %r154;
setp.lt.s32	%p51, %r179, 1;
@%p51 bra BB88_58;

BB88_53:
bar.sync 0;
add.s32 %r155, %r179, %r1;
setp.lt.u32	%p52, %r155, %r13;
setp.lt.u32	%p53, %r1, %r179;
and.pred %p54, %p53, %p52;
@!%p54 bra BB88_57;
bra.uni BB88_54;

BB88_54:
ld.shared.u8 %rs90, [%rd165];
mov.u16 %rs117, 1;
setp.ne.s16	%p55, %rs90, 0;
@%p55 bra BB88_56;

mul.lo.s32 %r161, %r179, %r17;
cvt.u64.u32	%rd169, %r161;
add.s64 %rd171, %rd169, %rd163;
add.s64 %rd173, %rd164, %rd171;
ld.shared.u8 %rs91, [%rd173];
setp.ne.s16	%p56, %rs91, 0;
selp.u16	%rs117, 1, 0, %p56;

BB88_56:
st.shared.u8 [%rd165], %rs117;

BB88_57:
shr.s32 %r179, %r179, 1;
setp.gt.s32	%p57, %r179, 0;
@%p57 bra BB88_53;

BB88_58:
setp.lt.u64	%p58, %rd2, %rd40;
setp.eq.s32	%p59, %r1, 0;
and.pred %p60, %p59, %p58;
@!%p60 bra BB88_60;
bra.uni BB88_59;

BB88_59:
ld.shared.u8 %rs92, [%rd165];
st.global.u8 [%rd4], %rs92;
bra.uni BB88_60;

BB88_1:
mov.u32 %r26, %ctaid.y;
shl.b32 %r27, %r26, 8;
cvt.u64.u32	%rd52, %r27;
sub.s64 %rd53, %rd39, %rd52;
mov.u64 %rd54, 256;
min.u64 %rd5, %rd53, %rd54;
mul.lo.s64 %rd55, %rd52, %rd38;
add.s64 %rd6, %rd55, %rd3;
cvt.u64.u32	%rd56, %r2;
min.u64 %rd57, %rd5, %rd56;
cvt.u32.u64	%r3, %rd57;
setp.ge.u64	%p2, %rd2, %rd40;
mov.u16 %rs115, %rs33;
@%p2 bra BB88_11;

cvt.u64.u32	%rd181, %r1;
setp.ge.u64	%p3, %rd181, %rd5;
mov.u16 %rs98, %rs33;
mov.u16 %rs115, %rs98;
@%p3 bra BB88_11;

mov.u16 %rs116, %rs33;

BB88_4:
mul.lo.s32 %r32, %r2, 3;
cvt.u64.u32	%rd59, %r32;
add.s64 %rd9, %rd181, %rd59;
setp.lt.u64	%p4, %rd9, %rd5;
add.s64 %rd10, %rd181, %rd56;
shl.b32 %r33, %r2, 1;
cvt.u64.u32	%rd61, %r33;
add.s64 %rd11, %rd181, %rd61;
mul.lo.s64 %rd62, %rd181, %rd38;
add.s64 %rd63, %rd62, %rd6;
add.s64 %rd12, %rd1, %rd63;
mul.lo.s64 %rd64, %rd10, %rd38;
add.s64 %rd65, %rd64, %rd6;
add.s64 %rd13, %rd1, %rd65;
mul.lo.s64 %rd66, %rd11, %rd38;
add.s64 %rd67, %rd66, %rd6;
add.s64 %rd14, %rd1, %rd67;
@%p4 bra BB88_9;
bra.uni BB88_5;

BB88_9:
ld.global.u8 %rs41, [%rd12];
mul.lo.s64 %rd68, %rd9, %rd38;
add.s64 %rd69, %rd68, %rd6;
add.s64 %rd70, %rd1, %rd69;
or.b16 %rs42, %rs41, %rs116;
ld.global.u8 %rs43, [%rd13];
or.b16 %rs44, %rs42, %rs43;
ld.global.u8 %rs45, [%rd14];
or.b16 %rs46, %rs44, %rs45;
ld.global.u8 %rs47, [%rd70];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB88_10;

BB88_5:
setp.lt.u64	%p5, %rd11, %rd5;
@%p5 bra BB88_8;
bra.uni BB88_6;

BB88_8:
ld.global.u8 %rs36, [%rd12];
or.b16 %rs37, %rs36, %rs116;
ld.global.u8 %rs38, [%rd13];
or.b16 %rs39, %rs37, %rs38;
ld.global.u8 %rs40, [%rd14];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB88_10;

BB88_6:
ld.global.u8 %rs34, [%rd12];
or.b16 %rs93, %rs34, %rs116;
setp.ge.u64	%p6, %rd10, %rd5;
@%p6 bra BB88_10;

ld.global.u8 %rs35, [%rd13];
or.b16 %rs93, %rs93, %rs35;

BB88_10:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p7, %rs48, 0;
selp.u16	%rs116, 1, 0, %p7;
shl.b32 %r35, %r2, 2;
cvt.u64.u32	%rd71, %r35;
add.s64 %rd181, %rd181, %rd71;
setp.lt.u64	%p8, %rd181, %rd5;
mov.u16 %rs104, %rs116;
mov.u16 %rs115, %rs104;
@%p8 bra BB88_4;

BB88_11:
mov.u16 %rs8, %rs115;
mad.lo.s32 %r38, %r1, %r17, %r19;
cvt.u64.u32	%rd72, %r38;
mov.u64 %rd73, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd74, %rd73, %rd72;
st.shared.u8 [%rd74], %rs8;
clz.b32 %r39, %r3;
mov.u32 %r40, 31;
sub.s32 %r41, %r40, %r39;
mov.u32 %r42, 1;
shl.b32 %r43, %r42, %r41;
setp.eq.s32	%p9, %r3, %r43;
selp.u32	%r44, 1, 0, %p9;
shr.s32 %r177, %r43, %r44;
setp.lt.s32	%p10, %r177, 1;
@%p10 bra BB88_17;

BB88_12:
bar.sync 0;
add.s32 %r45, %r177, %r1;
setp.lt.u32	%p11, %r45, %r3;
setp.lt.u32	%p12, %r1, %r177;
and.pred %p13, %p12, %p11;
@!%p13 bra BB88_16;
bra.uni BB88_13;

BB88_13:
ld.shared.u8 %rs50, [%rd74];
mov.u16 %rs94, 1;
setp.ne.s16	%p14, %rs50, 0;
@%p14 bra BB88_15;

mul.lo.s32 %r51, %r177, %r17;
cvt.u64.u32	%rd78, %r51;
add.s64 %rd80, %rd78, %rd72;
add.s64 %rd82, %rd73, %rd80;
ld.shared.u8 %rs51, [%rd82];
setp.ne.s16	%p15, %rs51, 0;
selp.u16	%rs94, 1, 0, %p15;

BB88_15:
st.shared.u8 [%rd74], %rs94;

BB88_16:
shr.s32 %r177, %r177, 1;
setp.gt.s32	%p16, %r177, 0;
@%p16 bra BB88_12;

BB88_17:
setp.lt.u64	%p17, %rd2, %rd40;
setp.eq.s32	%p18, %r1, 0;
and.pred %p19, %p18, %p17;
@!%p19 bra BB88_19;
bra.uni BB88_18;

BB88_18:
ld.shared.u8 %rs52, [%rd74];
add.u64 %rd90, %SP, 1;
cvta.to.local.u64 %rd91, %rd90;
st.local.u8 [%rd91], %rs52;
ld.local.u8 %rs53, [%rd91];
add.u64 %rd92, %SP, 0;
cvta.to.local.u64 %rd93, %rd92;
st.local.u8 [%rd93], %rs53;
ld.local.u8 %rs54, [%rd93];
cvt.u64.u32	%rd94, %r26;
mul.lo.s64 %rd95, %rd94, %rd40;
add.s64 %rd97, %rd95, %rd2;
cvta.to.global.u64 %rd98, %rd41;
add.s64 %rd99, %rd98, %rd97;
st.volatile.global.u8 [%rd99], %rs54;

BB88_19:
membar.gl;
bar.sync 0;
or.b32 %r73, %r1, %r19;
setp.ne.s32	%p20, %r73, 0;
@%p20 bra BB88_21;

cvta.to.global.u64 %rd100, %rd42;
mul.wide.u32 %rd101, %r18, 4;
add.s64 %rd102, %rd100, %rd101;
atom.global.add.u32 %r75, [%rd102], 1;
add.s32 %r77, %r21, -1;
setp.eq.s32	%p21, %r75, %r77;
selp.u32	%r78, 1, 0, %p21;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r78;

BB88_21:
bar.sync 0;
ld.shared.u32 %r79, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Li1ELi1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p22, %r79, 0;
@%p22 bra BB88_60;

setp.ge.u32	%p23, %r1, %r21;
mov.u16 %rs114, %rs33;
@%p23 bra BB88_24;

cvt.u64.u32	%rd103, %r1;
mul.lo.s64 %rd104, %rd103, %rd40;
add.s64 %rd106, %rd104, %rd2;
cvta.to.global.u64 %rd107, %rd41;
add.s64 %rd108, %rd107, %rd106;
ld.volatile.global.u8 %rs114, [%rd108];

BB88_24:
mov.u16 %rs12, %rs114;
setp.lt.u32	%p24, %r21, %r2;
sub.s32 %r93, %r21, %r2;
cvt.u64.u32	%rd110, %r93;
selp.b64	%rd16, 0, %rd110, %p24;
min.u32 %r8, %r21, %r2;
mov.u16 %rs112, %rs12;
@%p2 bra BB88_34;

cvt.u64.u32	%rd182, %r1;
setp.ge.u64	%p26, %rd182, %rd16;
mov.u16 %rs106, %rs12;
mov.u16 %rs112, %rs106;
@%p26 bra BB88_34;

mov.u16 %rs113, %rs12;

BB88_27:
mul.lo.s32 %r96, %r2, 3;
cvt.u64.u32	%rd111, %r96;
add.s64 %rd19, %rd182, %rd111;
setp.lt.u64	%p27, %rd19, %rd16;
add.s64 %rd20, %rd182, %rd56;
shl.b32 %r97, %r2, 1;
cvt.u64.u32	%rd113, %r97;
add.s64 %rd21, %rd182, %rd113;
mul.lo.s64 %rd114, %rd56, %rd40;
add.s64 %rd116, %rd114, %rd2;
mul.lo.s64 %rd117, %rd182, %rd40;
add.s64 %rd118, %rd117, %rd116;
cvta.to.global.u64 %rd119, %rd41;
add.s64 %rd22, %rd119, %rd118;
mul.lo.s64 %rd120, %rd20, %rd40;
add.s64 %rd121, %rd120, %rd116;
add.s64 %rd23, %rd119, %rd121;
mul.lo.s64 %rd122, %rd21, %rd40;
add.s64 %rd123, %rd122, %rd116;
add.s64 %rd24, %rd119, %rd123;
@%p27 bra BB88_32;
bra.uni BB88_28;

BB88_32:
ld.volatile.global.u8 %rs62, [%rd22];
mul.lo.s64 %rd128, %rd19, %rd40;
add.s64 %rd129, %rd128, %rd116;
add.s64 %rd131, %rd119, %rd129;
or.b16 %rs63, %rs62, %rs113;
ld.volatile.global.u8 %rs64, [%rd23];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd24];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd131];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB88_33;

BB88_28:
setp.lt.u64	%p28, %rd21, %rd16;
@%p28 bra BB88_31;
bra.uni BB88_29;

BB88_31:
ld.volatile.global.u8 %rs57, [%rd22];
or.b16 %rs58, %rs57, %rs113;
ld.volatile.global.u8 %rs59, [%rd23];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd24];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB88_33;

BB88_29:
ld.volatile.global.u8 %rs55, [%rd22];
or.b16 %rs95, %rs55, %rs113;
setp.ge.u64	%p29, %rd20, %rd16;
@%p29 bra BB88_33;

ld.volatile.global.u8 %rs56, [%rd23];
or.b16 %rs95, %rs95, %rs56;

BB88_33:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p30, %rs69, 0;
selp.u16	%rs113, 1, 0, %p30;
shl.b32 %r108, %r2, 2;
cvt.u64.u32	%rd132, %r108;
add.s64 %rd182, %rd182, %rd132;
setp.lt.u64	%p31, %rd182, %rd16;
mov.u16 %rs112, %rs113;
@%p31 bra BB88_27;

BB88_34:
st.shared.u8 [%rd74], %rs112;
clz.b32 %r112, %r8;
sub.s32 %r114, %r40, %r112;
shl.b32 %r116, %r42, %r114;
setp.eq.s32	%p32, %r8, %r116;
selp.u32	%r117, 1, 0, %p32;
shr.s32 %r178, %r116, %r117;
setp.lt.s32	%p33, %r178, 1;
@%p33 bra BB88_40;

BB88_35:
bar.sync 0;
add.s32 %r118, %r178, %r1;
setp.lt.u32	%p34, %r118, %r8;
setp.lt.u32	%p35, %r1, %r178;
and.pred %p36, %p35, %p34;
@!%p36 bra BB88_39;
bra.uni BB88_36;

BB88_36:
ld.shared.u8 %rs71, [%rd74];
mov.u16 %rs96, 1;
setp.ne.s16	%p37, %rs71, 0;
@%p37 bra BB88_38;

mul.lo.s32 %r124, %r178, %r17;
cvt.u64.u32	%rd139, %r124;
add.s64 %rd141, %rd139, %rd72;
add.s64 %rd143, %rd73, %rd141;
ld.shared.u8 %rs72, [%rd143];
setp.ne.s16	%p38, %rs72, 0;
selp.u16	%rs96, 1, 0, %p38;

BB88_38:
st.shared.u8 [%rd74], %rs96;

BB88_39:
shr.s32 %r178, %r178, 1;
setp.gt.s32	%p39, %r178, 0;
@%p39 bra BB88_35;

BB88_40:
@!%p19 bra BB88_60;
bra.uni BB88_41;

BB88_41:
ld.shared.u8 %rs73, [%rd74];
st.global.u8 [%rd4], %rs73;

BB88_60:
ret;
}


.visible .entry _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3,
.param .u8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot89[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b16 %rs<140>;
.reg .b32 %r<62>;
.reg .b64 %rd<121>;


mov.u64 %rd120, __local_depot89;
cvta.local.u64 %SP, %rd120;
ld.param.u64 %rd53, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u64 %rd54, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u8 %rs15, [_Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_4];
mov.u64 %rd4, _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd55, %SP, 0;
cvta.to.local.u64 %rd2, %rd55;
add.u64 %rd56, %SP, 416;
cvta.to.local.u64 %rd3, %rd56;
mov.u32 %r56, 0;
mov.pred %p1, 0;
@%p1 bra BB89_2;

BB89_1:
mul.wide.s32 %rd57, %r56, 8;
add.s64 %rd58, %rd4, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd2, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p2, %r56, 52;
@%p2 bra BB89_1;

BB89_2:
mov.u32 %r57, 0;
@%p1 bra BB89_4;

BB89_3:
mul.wide.s32 %rd61, %r57, 8;
add.s64 %rd62, %rd1, %rd61;
ld.param.u64 %rd63, [%rd62];
add.s64 %rd64, %rd3, %rd61;
st.local.u64 [%rd64], %rd63;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p4, %r57, 52;
@%p4 bra BB89_3;

BB89_4:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
cvt.u64.u32	%rd8, %r30;
setp.ge.u64	%p5, %rd8, %rd54;
@%p5 bra BB89_72;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r58, %r5, -1;
mov.u64 %rd65, 0;
setp.lt.s32	%p6, %r58, 1;
mov.u64 %rd108, %rd8;
mov.u64 %rd116, %rd65;
@%p6 bra BB89_11;

mul.wide.s32 %rd67, %r5, 8;
add.s64 %rd95, %rd2, %rd67;
mov.u64 %rd117, 0;
mov.u64 %rd109, %rd8;

BB89_7:
ld.local.u64 %rd14, [%rd95];
or.b64 %rd68, %rd109, %rd14;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p7, %rd69, 0;
@%p7 bra BB89_9;
bra.uni BB89_8;

BB89_9:
cvt.u32.u64	%r31, %rd14;
cvt.u32.u64	%r32, %rd109;
div.u32 %r33, %r32, %r31;
rem.u32 %r34, %r32, %r31;
cvt.u64.u32	%rd110, %r33;
cvt.u64.u32	%rd96, %r34;
bra.uni BB89_10;

BB89_8:
div.u64 %rd110, %rd109, %rd14;
rem.u64 %rd96, %rd109, %rd14;

BB89_10:
mov.u64 %rd109, %rd110;
ld.local.u64 %rd70, [%rd95+200];
mul.lo.s64 %rd71, %rd70, %rd96;
add.s64 %rd117, %rd71, %rd117;
add.s64 %rd95, %rd95, -8;
add.s32 %r58, %r58, -1;
setp.gt.s32	%p8, %r58, 0;
mov.u64 %rd102, %rd109;
mov.u64 %rd108, %rd102;
mov.u64 %rd111, %rd117;
mov.u64 %rd116, %rd111;
@%p8 bra BB89_7;

BB89_11:
mov.u64 %rd24, %rd116;
mov.u64 %rd23, %rd108;
ld.local.u64 %rd73, [%rd2+208];
mul.lo.s64 %rd74, %rd73, %rd23;
add.s64 %rd25, %rd74, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r59, %r9, -1;
setp.lt.s32	%p9, %r59, 1;
mov.u64 %rd105, %rd8;
mov.u64 %rd114, %rd65;
@%p9 bra BB89_17;

mul.wide.s32 %rd76, %r9, 8;
add.s64 %rd97, %rd3, %rd76;
cvt.u64.u32	%rd106, %r30;
mov.u64 %rd115, 0;

BB89_13:
ld.local.u64 %rd33, [%rd97];
or.b64 %rd77, %rd106, %rd33;
and.b64 %rd78, %rd77, -4294967296;
setp.eq.s64	%p10, %rd78, 0;
@%p10 bra BB89_15;
bra.uni BB89_14;

BB89_15:
cvt.u32.u64	%r49, %rd33;
cvt.u32.u64	%r50, %rd106;
div.u32 %r51, %r50, %r49;
rem.u32 %r52, %r50, %r49;
cvt.u64.u32	%rd107, %r51;
cvt.u64.u32	%rd98, %r52;
bra.uni BB89_16;

BB89_14:
div.u64 %rd107, %rd106, %rd33;
rem.u64 %rd98, %rd106, %rd33;

BB89_16:
mov.u64 %rd106, %rd107;
ld.local.u64 %rd79, [%rd97+200];
mul.lo.s64 %rd80, %rd79, %rd98;
add.s64 %rd115, %rd80, %rd115;
add.s64 %rd97, %rd97, -8;
add.s32 %r59, %r59, -1;
setp.gt.s32	%p11, %r59, 0;
mov.u64 %rd105, %rd106;
mov.u64 %rd114, %rd115;
@%p11 bra BB89_13;

BB89_17:
ld.local.u64 %rd81, [%rd3+208];
mul.lo.s64 %rd82, %rd81, %rd105;
add.s64 %rd44, %rd82, %rd114;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd45, %r13;
mov.u32 %r14, %ntid.x;
setp.ge.u64	%p12, %rd45, %rd53;
mov.u16 %rs138, %rs15;
@%p12 bra BB89_20;

ld.local.u64 %rd83, [%rd3];
cvta.to.global.u64 %rd46, %rd83;
cvt.u64.u32	%rd47, %r14;
mov.u64 %rd118, %rd45;
mov.u16 %rs139, %rs15;

BB89_19:
mov.u64 %rd48, %rd118;
add.s64 %rd84, %rd44, %rd48;
add.s64 %rd85, %rd46, %rd84;
ld.global.u8 %rs16, [%rd85];
or.b16 %rs17, %rs16, %rs139;
and.b16 %rs18, %rs17, 255;
setp.ne.s16	%p13, %rs18, 0;
selp.u16	%rs139, 1, 0, %p13;
add.s64 %rd49, %rd47, %rd48;
setp.lt.u64	%p14, %rd49, %rd53;
mov.u64 %rd118, %rd49;
mov.u16 %rs89, %rs139;
mov.u16 %rs138, %rs89;
@%p14 bra BB89_19;

BB89_20:
mov.u16 %rs90, %rs138;
mov.u16 %rs3, %rs90;
setp.eq.s32	%p15, %r14, 0;
mov.u16 %rs131, %rs15;
@%p15 bra BB89_70;

mov.u64 %rd86, smemChar;
add.s64 %rd50, %rd86, %rd45;
setp.ge.u32	%p16, %r13, %r14;
@%p16 bra BB89_23;

st.shared.u8 [%rd50], %rs3;

BB89_23:
bar.sync 0;
mov.u32 %r15, WARP_SZ;
min.u32 %r16, %r14, %r15;
setp.ge.u32	%p17, %r15, %r14;
mov.u16 %rs134, %rs3;
@%p17 bra BB89_31;

div.u32 %r53, %r13, %r15;
setp.ne.s32	%p18, %r53, 0;
mov.u16 %rs91, %rs3;
mov.u16 %rs134, %rs91;
@%p18 bra BB89_31;

setp.lt.u32	%p19, %r13, %r14;
selp.b16	%rs135, %rs3, %rs15, %p19;
add.s32 %r60, %r15, %r13;
setp.ge.u32	%p20, %r60, %r14;
@%p20 bra BB89_30;

mov.u16 %rs136, %rs135;

BB89_27:
mov.u16 %rs5, %rs136;
and.b16 %rs20, %rs5, 255;
mov.u16 %rs137, 1;
setp.ne.s16	%p21, %rs20, 0;
@%p21 bra BB89_29;

cvt.u64.u32	%rd87, %r60;
add.s64 %rd89, %rd86, %rd87;
ld.shared.u8 %rs21, [%rd89];
setp.ne.s16	%p22, %rs21, 0;
selp.u16	%rs137, 1, 0, %p22;

BB89_29:
mov.u16 %rs136, %rs137;
add.s32 %r60, %r60, %r15;
setp.lt.u32	%p23, %r60, %r14;
mov.u16 %rs135, %rs136;
@%p23 bra BB89_27;

BB89_30:
mov.u16 %rs134, %rs135;
st.shared.u8 [%rd50], %rs134;

BB89_31:
mov.u16 %rs9, %rs134;
bar.sync 0;
cvt.u32.u64	%r54, %rd45;
setp.ne.s32	%p24, %r54, 0;
mov.u16 %rs131, %rs9;
@%p24 bra BB89_70;

setp.eq.s32	%p25, %r16, 32;
@%p25 bra BB89_38;
bra.uni BB89_33;

BB89_38:
mov.u16 %rs25, 1;
setp.ne.s16	%p30, %rs9, 0;
mov.u16 %rs131, %rs25;
@%p30 bra BB89_70;

ld.shared.u8 %rs27, [smemChar+1];
setp.ne.s16	%p31, %rs27, 0;
mov.u16 %rs101, %rs25;
mov.u16 %rs131, %rs101;
@%p31 bra BB89_70;

ld.shared.u8 %rs29, [smemChar+2];
setp.ne.s16	%p32, %rs29, 0;
mov.u16 %rs102, %rs25;
mov.u16 %rs131, %rs102;
@%p32 bra BB89_70;

ld.shared.u8 %rs31, [smemChar+3];
setp.ne.s16	%p33, %rs31, 0;
mov.u16 %rs103, %rs25;
mov.u16 %rs131, %rs103;
@%p33 bra BB89_70;

ld.shared.u8 %rs33, [smemChar+4];
setp.ne.s16	%p34, %rs33, 0;
mov.u16 %rs104, %rs25;
mov.u16 %rs131, %rs104;
@%p34 bra BB89_70;

ld.shared.u8 %rs35, [smemChar+5];
setp.ne.s16	%p35, %rs35, 0;
mov.u16 %rs105, %rs25;
mov.u16 %rs131, %rs105;
@%p35 bra BB89_70;

ld.shared.u8 %rs37, [smemChar+6];
setp.ne.s16	%p36, %rs37, 0;
mov.u16 %rs106, %rs25;
mov.u16 %rs131, %rs106;
@%p36 bra BB89_70;

ld.shared.u8 %rs39, [smemChar+7];
setp.ne.s16	%p37, %rs39, 0;
mov.u16 %rs107, %rs25;
mov.u16 %rs131, %rs107;
@%p37 bra BB89_70;

ld.shared.u8 %rs41, [smemChar+8];
setp.ne.s16	%p38, %rs41, 0;
mov.u16 %rs108, %rs25;
mov.u16 %rs131, %rs108;
@%p38 bra BB89_70;

ld.shared.u8 %rs43, [smemChar+9];
setp.ne.s16	%p39, %rs43, 0;
mov.u16 %rs109, %rs25;
mov.u16 %rs131, %rs109;
@%p39 bra BB89_70;

ld.shared.u8 %rs45, [smemChar+10];
setp.ne.s16	%p40, %rs45, 0;
mov.u16 %rs110, %rs25;
mov.u16 %rs131, %rs110;
@%p40 bra BB89_70;

ld.shared.u8 %rs47, [smemChar+11];
setp.ne.s16	%p41, %rs47, 0;
mov.u16 %rs111, %rs25;
mov.u16 %rs131, %rs111;
@%p41 bra BB89_70;

ld.shared.u8 %rs49, [smemChar+12];
setp.ne.s16	%p42, %rs49, 0;
mov.u16 %rs112, %rs25;
mov.u16 %rs131, %rs112;
@%p42 bra BB89_70;

ld.shared.u8 %rs51, [smemChar+13];
setp.ne.s16	%p43, %rs51, 0;
mov.u16 %rs113, %rs25;
mov.u16 %rs131, %rs113;
@%p43 bra BB89_70;

ld.shared.u8 %rs53, [smemChar+14];
setp.ne.s16	%p44, %rs53, 0;
mov.u16 %rs114, %rs25;
mov.u16 %rs131, %rs114;
@%p44 bra BB89_70;

ld.shared.u8 %rs55, [smemChar+15];
setp.ne.s16	%p45, %rs55, 0;
mov.u16 %rs115, %rs25;
mov.u16 %rs131, %rs115;
@%p45 bra BB89_70;

ld.shared.u8 %rs57, [smemChar+16];
setp.ne.s16	%p46, %rs57, 0;
mov.u16 %rs116, %rs25;
mov.u16 %rs131, %rs116;
@%p46 bra BB89_70;

ld.shared.u8 %rs59, [smemChar+17];
setp.ne.s16	%p47, %rs59, 0;
mov.u16 %rs117, %rs25;
mov.u16 %rs131, %rs117;
@%p47 bra BB89_70;

ld.shared.u8 %rs61, [smemChar+18];
setp.ne.s16	%p48, %rs61, 0;
mov.u16 %rs118, %rs25;
mov.u16 %rs131, %rs118;
@%p48 bra BB89_70;

ld.shared.u8 %rs63, [smemChar+19];
setp.ne.s16	%p49, %rs63, 0;
mov.u16 %rs119, %rs25;
mov.u16 %rs131, %rs119;
@%p49 bra BB89_70;

ld.shared.u8 %rs65, [smemChar+20];
setp.ne.s16	%p50, %rs65, 0;
mov.u16 %rs120, %rs25;
mov.u16 %rs131, %rs120;
@%p50 bra BB89_70;

ld.shared.u8 %rs67, [smemChar+21];
setp.ne.s16	%p51, %rs67, 0;
mov.u16 %rs121, %rs25;
mov.u16 %rs131, %rs121;
@%p51 bra BB89_70;

ld.shared.u8 %rs69, [smemChar+22];
setp.ne.s16	%p52, %rs69, 0;
mov.u16 %rs122, %rs25;
mov.u16 %rs131, %rs122;
@%p52 bra BB89_70;

ld.shared.u8 %rs71, [smemChar+23];
setp.ne.s16	%p53, %rs71, 0;
mov.u16 %rs123, %rs25;
mov.u16 %rs131, %rs123;
@%p53 bra BB89_70;

ld.shared.u8 %rs73, [smemChar+24];
setp.ne.s16	%p54, %rs73, 0;
mov.u16 %rs124, %rs25;
mov.u16 %rs131, %rs124;
@%p54 bra BB89_70;

ld.shared.u8 %rs75, [smemChar+25];
setp.ne.s16	%p55, %rs75, 0;
mov.u16 %rs125, %rs25;
mov.u16 %rs131, %rs125;
@%p55 bra BB89_70;

ld.shared.u8 %rs77, [smemChar+26];
setp.ne.s16	%p56, %rs77, 0;
mov.u16 %rs126, %rs25;
mov.u16 %rs131, %rs126;
@%p56 bra BB89_70;

ld.shared.u8 %rs79, [smemChar+27];
setp.ne.s16	%p57, %rs79, 0;
mov.u16 %rs127, %rs25;
mov.u16 %rs131, %rs127;
@%p57 bra BB89_70;

ld.shared.u8 %rs81, [smemChar+28];
setp.ne.s16	%p58, %rs81, 0;
mov.u16 %rs128, %rs25;
mov.u16 %rs131, %rs128;
@%p58 bra BB89_70;

ld.shared.u8 %rs83, [smemChar+29];
setp.ne.s16	%p59, %rs83, 0;
mov.u16 %rs129, %rs25;
mov.u16 %rs131, %rs129;
@%p59 bra BB89_70;

ld.shared.u8 %rs85, [smemChar+30];
setp.ne.s16	%p60, %rs85, 0;
mov.u16 %rs131, %rs25;
@%p60 bra BB89_70;

ld.shared.u8 %rs86, [smemChar+31];
setp.ne.s16	%p61, %rs86, 0;
selp.u16	%rs131, 1, 0, %p61;
bra.uni BB89_70;

BB89_33:
add.s64 %rd119, %rd86, 1;
mov.u32 %r61, 1;
setp.lt.u32	%p26, %r16, 2;
mov.u16 %rs98, %rs9;
mov.u16 %rs131, %rs98;
@%p26 bra BB89_70;

mov.u16 %rs132, %rs9;

BB89_35:
mov.u16 %rs10, %rs132;
and.b16 %rs23, %rs10, 255;
mov.u16 %rs133, 1;
setp.ne.s16	%p27, %rs23, 0;
@%p27 bra BB89_37;

ld.shared.u8 %rs24, [%rd119];
setp.ne.s16	%p28, %rs24, 0;
selp.u16	%rs133, 1, 0, %p28;

BB89_37:
mov.u16 %rs132, %rs133;
add.s64 %rd119, %rd119, 1;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p29, %r61, %r16;
mov.u16 %rs131, %rs132;
@%p29 bra BB89_35;

BB89_70:
setp.ne.s32	%p62, %r13, 0;
@%p62 bra BB89_72;

ld.local.u64 %rd92, [%rd2];
cvta.to.global.u64 %rd93, %rd92;
add.s64 %rd94, %rd93, %rd25;
st.global.u8 [%rd94], %rs131;

BB89_72:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4,
.param .u8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot90[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .b32 %r<51>;
.reg .b64 %rd<119>;


mov.u64 %rd118, __local_depot90;
cvta.local.u64 %SP, %rd118;
ld.param.u64 %rd49, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_2];
ld.param.u64 %rd50, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_3];
ld.param.u64 %rd51, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_4];
ld.param.u8 %rs8, [_Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_5];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4__param_1;
add.u64 %rd52, %SP, 416;
cvta.to.local.u64 %rd2, %rd52;
add.u64 %rd53, %SP, 0;
cvta.to.local.u64 %rd3, %rd53;
mov.u32 %r47, 0;
mov.pred %p1, 0;
@%p1 bra BB90_2;

BB90_1:
mul.wide.s32 %rd54, %r47, 8;
add.s64 %rd55, %rd4, %rd54;
ld.param.u64 %rd56, [%rd55];
add.s64 %rd57, %rd2, %rd54;
st.local.u64 [%rd57], %rd56;
add.s32 %r47, %r47, 1;
setp.lt.u32	%p2, %r47, 52;
@%p2 bra BB90_1;

BB90_2:
mov.u32 %r48, 0;
@%p1 bra BB90_4;

BB90_3:
mul.wide.s32 %rd58, %r48, 8;
add.s64 %rd59, %rd1, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd3, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p4, %r48, 52;
@%p4 bra BB90_3;

BB90_4:
mov.u32 %r15, %nctaid.y;
mov.u32 %r16, %ctaid.z;
mov.u32 %r17, %ctaid.y;
mad.lo.s32 %r18, %r15, %r16, %r17;
mov.u32 %r19, %nctaid.x;
mov.u32 %r20, %ctaid.x;
mad.lo.s32 %r21, %r18, %r19, %r20;
mul.wide.u32 %rd62, %r21, 512;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd63, %r22;
add.s64 %rd8, %rd62, %rd63;
setp.ge.u64	%p5, %rd8, %rd51;
@%p5 bra BB90_21;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r49, %r5, -1;
mov.u64 %rd64, 0;
setp.lt.s32	%p6, %r49, 1;
mov.u64 %rd106, %rd8;
mov.u64 %rd114, %rd64;
@%p6 bra BB90_11;

mul.wide.s32 %rd66, %r5, 8;
add.s64 %rd93, %rd2, %rd66;
mov.u64 %rd115, 0;
mov.u64 %rd107, %rd8;

BB90_7:
ld.local.u64 %rd14, [%rd93];
or.b64 %rd67, %rd107, %rd14;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB90_9;
bra.uni BB90_8;

BB90_9:
cvt.u32.u64	%r23, %rd14;
cvt.u32.u64	%r24, %rd107;
div.u32 %r25, %r24, %r23;
rem.u32 %r26, %r24, %r23;
cvt.u64.u32	%rd108, %r25;
cvt.u64.u32	%rd94, %r26;
bra.uni BB90_10;

BB90_8:
div.u64 %rd108, %rd107, %rd14;
rem.u64 %rd94, %rd107, %rd14;

BB90_10:
mov.u64 %rd107, %rd108;
ld.local.u64 %rd69, [%rd93+200];
mul.lo.s64 %rd70, %rd69, %rd94;
add.s64 %rd115, %rd70, %rd115;
add.s64 %rd93, %rd93, -8;
add.s32 %r49, %r49, -1;
setp.gt.s32	%p8, %r49, 0;
mov.u64 %rd100, %rd107;
mov.u64 %rd106, %rd100;
mov.u64 %rd109, %rd115;
mov.u64 %rd114, %rd109;
@%p8 bra BB90_7;

BB90_11:
mov.u64 %rd24, %rd114;
mov.u64 %rd23, %rd106;
ld.local.u64 %rd72, [%rd2+208];
mul.lo.s64 %rd73, %rd72, %rd23;
add.s64 %rd25, %rd73, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r50, %r9, -1;
setp.lt.s32	%p9, %r50, 1;
mov.u64 %rd103, %rd8;
mov.u64 %rd112, %rd64;
@%p9 bra BB90_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd95, %rd3, %rd77;
add.s64 %rd104, %rd62, %rd63;
mov.u64 %rd113, 0;

BB90_13:
ld.local.u64 %rd33, [%rd95];
or.b64 %rd80, %rd104, %rd33;
and.b64 %rd81, %rd80, -4294967296;
setp.eq.s64	%p10, %rd81, 0;
@%p10 bra BB90_15;
bra.uni BB90_14;

BB90_15:
cvt.u32.u64	%r43, %rd33;
cvt.u32.u64	%r44, %rd104;
div.u32 %r45, %r44, %r43;
rem.u32 %r46, %r44, %r43;
cvt.u64.u32	%rd105, %r45;
cvt.u64.u32	%rd96, %r46;
bra.uni BB90_16;

BB90_14:
div.u64 %rd105, %rd104, %rd33;
rem.u64 %rd96, %rd104, %rd33;

BB90_16:
mov.u64 %rd104, %rd105;
ld.local.u64 %rd82, [%rd95+200];
mul.lo.s64 %rd83, %rd82, %rd96;
add.s64 %rd113, %rd83, %rd113;
add.s64 %rd95, %rd95, -8;
add.s32 %r50, %r50, -1;
setp.gt.s32	%p11, %r50, 0;
mov.u64 %rd103, %rd104;
mov.u64 %rd112, %rd113;
@%p11 bra BB90_13;

BB90_17:
setp.eq.s64	%p12, %rd50, 0;
@%p12 bra BB90_20;

ld.local.u64 %rd85, [%rd3+208];
ld.local.u64 %rd86, [%rd3];
cvta.to.global.u64 %rd87, %rd86;
mul.lo.s64 %rd88, %rd103, %rd85;
add.s64 %rd89, %rd112, %rd88;
add.s64 %rd116, %rd87, %rd89;
mov.u64 %rd117, 0;

BB90_19:
ld.global.u8 %rs5, [%rd116];
or.b16 %rs6, %rs5, %rs8;
and.b16 %rs7, %rs6, 255;
setp.ne.s16	%p13, %rs7, 0;
selp.u16	%rs8, 1, 0, %p13;
add.s64 %rd116, %rd116, %rd49;
add.s64 %rd117, %rd117, 1;
setp.lt.u64	%p14, %rd117, %rd50;
@%p14 bra BB90_19;

BB90_20:
ld.local.u64 %rd90, [%rd2];
cvta.to.global.u64 %rd91, %rd90;
add.s64 %rd92, %rd91, %rd25;
st.global.u8 [%rd92], %rs8;

BB90_21:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4,
.param .u8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot91[840];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<75>;
.reg .b16 %rs<118>;
.reg .b32 %r<232>;
.reg .b64 %rd<286>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce[512];

mov.u64 %rd285, __local_depot91;
cvta.local.u64 %SP, %rd285;
ld.param.u64 %rd82, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_2];
ld.param.u64 %rd83, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_3];
ld.param.u64 %rd84, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_4];
ld.param.u64 %rd85, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_9];
ld.param.u64 %rd86, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_10];
ld.param.u8 %rs33, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_5];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi_param_1;
add.u64 %rd87, %SP, 8;
cvta.to.local.u64 %rd3, %rd87;
add.u64 %rd88, %SP, 424;
cvta.to.local.u64 %rd4, %rd88;
mov.u32 %r225, 0;
mov.pred %p1, 0;
@%p1 bra BB91_2;

BB91_1:
mul.wide.s32 %rd89, %r225, 8;
add.s64 %rd90, %rd1, %rd89;
ld.param.u64 %rd91, [%rd90];
add.s64 %rd92, %rd3, %rd89;
st.local.u64 [%rd92], %rd91;
add.s32 %r225, %r225, 1;
setp.lt.u32	%p2, %r225, 52;
@%p2 bra BB91_1;

BB91_2:
mov.u32 %r226, 0;
@%p1 bra BB91_4;

BB91_3:
mul.wide.s32 %rd93, %r226, 8;
add.s64 %rd94, %rd2, %rd93;
ld.param.u64 %rd95, [%rd94];
add.s64 %rd96, %rd4, %rd93;
st.local.u64 [%rd96], %rd95;
add.s32 %r226, %r226, 1;
setp.lt.u32	%p4, %r226, 52;
@%p4 bra BB91_3;

BB91_4:
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r34, %r31, %r32, %r33;
cvt.u64.u32	%rd9, %r34;
ld.param.u32 %r5, [%rd1+408];
add.s32 %r227, %r5, -1;
mov.u64 %rd97, 0;
setp.lt.s32	%p5, %r227, 1;
mov.u64 %rd272, %rd9;
mov.u64 %rd280, %rd97;
@%p5 bra BB91_10;

mul.wide.s32 %rd99, %r5, 8;
add.s64 %rd260, %rd3, %rd99;
cvt.u64.u32	%rd273, %r34;
mov.u64 %rd281, 0;

BB91_6:
ld.local.u64 %rd15, [%rd260];
or.b64 %rd100, %rd273, %rd15;
and.b64 %rd101, %rd100, -4294967296;
setp.eq.s64	%p6, %rd101, 0;
@%p6 bra BB91_8;
bra.uni BB91_7;

BB91_8:
cvt.u32.u64	%r40, %rd15;
cvt.u32.u64	%r41, %rd273;
div.u32 %r42, %r41, %r40;
rem.u32 %r43, %r41, %r40;
cvt.u64.u32	%rd274, %r42;
cvt.u64.u32	%rd261, %r43;
bra.uni BB91_9;

BB91_7:
div.u64 %rd274, %rd273, %rd15;
rem.u64 %rd261, %rd273, %rd15;

BB91_9:
mov.u64 %rd273, %rd274;
ld.local.u64 %rd102, [%rd260+200];
mul.lo.s64 %rd103, %rd102, %rd261;
add.s64 %rd281, %rd103, %rd281;
add.s64 %rd260, %rd260, -8;
add.s32 %r227, %r227, -1;
setp.gt.s32	%p7, %r227, 0;
mov.u64 %rd265, %rd273;
mov.u64 %rd272, %rd265;
mov.u64 %rd275, %rd281;
mov.u64 %rd280, %rd275;
@%p7 bra BB91_6;

BB91_10:
mov.u64 %rd25, %rd280;
mov.u64 %rd24, %rd272;
ld.local.u64 %rd105, [%rd3+208];
mul.lo.s64 %rd106, %rd105, %rd24;
add.s64 %rd26, %rd106, %rd25;
ld.local.u32 %r9, [%rd4+408];
add.s32 %r228, %r9, -1;
setp.lt.s32	%p8, %r228, 1;
mov.u64 %rd269, %rd9;
mov.u64 %rd278, %rd97;
@%p8 bra BB91_16;

mul.wide.s32 %rd108, %r9, 8;
add.s64 %rd262, %rd4, %rd108;
cvt.u64.u32	%rd270, %r34;
mov.u64 %rd279, 0;

BB91_12:
ld.local.u64 %rd33, [%rd262];
or.b64 %rd109, %rd270, %rd33;
and.b64 %rd110, %rd109, -4294967296;
setp.eq.s64	%p9, %rd110, 0;
@%p9 bra BB91_14;
bra.uni BB91_13;

BB91_14:
cvt.u32.u64	%r52, %rd33;
cvt.u32.u64	%r53, %rd270;
div.u32 %r54, %r53, %r52;
rem.u32 %r55, %r53, %r52;
cvt.u64.u32	%rd271, %r54;
cvt.u64.u32	%rd263, %r55;
bra.uni BB91_15;

BB91_13:
div.u64 %rd271, %rd270, %rd33;
rem.u64 %rd263, %rd270, %rd33;

BB91_15:
mov.u64 %rd270, %rd271;
ld.local.u64 %rd111, [%rd262+200];
mul.lo.s64 %rd112, %rd111, %rd263;
add.s64 %rd279, %rd112, %rd279;
add.s64 %rd262, %rd262, -8;
add.s32 %r228, %r228, -1;
setp.gt.s32	%p10, %r228, 0;
mov.u64 %rd269, %rd270;
mov.u64 %rd278, %rd279;
@%p10 bra BB91_12;

BB91_16:
ld.local.u64 %rd113, [%rd4+208];
mul.lo.s64 %rd114, %rd113, %rd269;
add.s64 %rd44, %rd114, %rd278;
mov.u32 %r56, %nctaid.y;
setp.eq.s32	%p11, %r56, 1;
mov.u32 %r13, %ntid.y;
cvt.u64.u32	%rd45, %r13;
@%p11 bra BB91_58;
bra.uni BB91_17;

BB91_58:
cvt.u64.u32	%rd230, %r34;
ld.local.u64 %rd68, [%rd3];
ld.local.u64 %rd69, [%rd4];
min.u64 %rd231, %rd83, %rd45;
cvt.u32.u64	%r24, %rd231;
setp.ge.u64	%p57, %rd230, %rd84;
mov.u16 %rs110, %rs33;
@%p57 bra BB91_68;

mov.u32 %r189, %tid.y;
cvt.u64.u32	%rd284, %r189;
setp.ge.u64	%p58, %rd284, %rd83;
mov.u16 %rs110, %rs33;
@%p58 bra BB91_68;

mul.lo.s32 %r190, %r13, 3;
cvt.u64.u32	%rd71, %r190;
shl.b32 %r191, %r13, 1;
cvt.u64.u32	%rd72, %r191;
shl.b32 %r192, %r13, 2;
cvt.u64.u32	%rd73, %r192;
mov.u16 %rs111, %rs33;

BB91_61:
add.s64 %rd75, %rd284, %rd71;
setp.lt.u64	%p59, %rd75, %rd83;
mul.lo.s64 %rd232, %rd284, %rd82;
add.s64 %rd233, %rd232, %rd44;
add.s64 %rd76, %rd69, %rd233;
add.s64 %rd77, %rd284, %rd45;
mul.lo.s64 %rd234, %rd77, %rd82;
add.s64 %rd235, %rd234, %rd44;
add.s64 %rd78, %rd69, %rd235;
add.s64 %rd79, %rd284, %rd72;
mul.lo.s64 %rd236, %rd79, %rd82;
add.s64 %rd237, %rd236, %rd44;
add.s64 %rd80, %rd69, %rd237;
@%p59 bra BB91_66;
bra.uni BB91_62;

BB91_66:
ld.u8 %rs81, [%rd76];
mul.lo.s64 %rd238, %rd75, %rd82;
add.s64 %rd239, %rd238, %rd44;
add.s64 %rd240, %rd69, %rd239;
or.b16 %rs82, %rs81, %rs111;
ld.u8 %rs83, [%rd78];
or.b16 %rs84, %rs82, %rs83;
ld.u8 %rs85, [%rd80];
or.b16 %rs86, %rs84, %rs85;
ld.u8 %rs87, [%rd240];
or.b16 %rs97, %rs86, %rs87;
bra.uni BB91_67;

BB91_62:
setp.lt.u64	%p60, %rd79, %rd83;
@%p60 bra BB91_65;
bra.uni BB91_63;

BB91_65:
ld.u8 %rs76, [%rd76];
or.b16 %rs77, %rs76, %rs111;
ld.u8 %rs78, [%rd78];
or.b16 %rs79, %rs77, %rs78;
ld.u8 %rs80, [%rd80];
or.b16 %rs97, %rs79, %rs80;
bra.uni BB91_67;

BB91_63:
ld.u8 %rs74, [%rd76];
or.b16 %rs97, %rs74, %rs111;
setp.ge.u64	%p61, %rd77, %rd83;
@%p61 bra BB91_67;

ld.u8 %rs75, [%rd78];
or.b16 %rs97, %rs97, %rs75;

BB91_67:
and.b16 %rs88, %rs97, 255;
setp.ne.s16	%p62, %rs88, 0;
selp.u16	%rs111, 1, 0, %p62;
add.s64 %rd284, %rd284, %rd73;
setp.lt.u64	%p63, %rd284, %rd83;
mov.u16 %rs110, %rs111;
@%p63 bra BB91_61;

BB91_68:
mov.u32 %r25, %tid.y;
mad.lo.s32 %r195, %r25, %r31, %r33;
cvt.u64.u32	%rd241, %r195;
mov.u64 %rd242, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd243, %rd242, %rd241;
st.shared.u8 [%rd243], %rs110;
clz.b32 %r196, %r24;
mov.u32 %r197, 31;
sub.s32 %r198, %r197, %r196;
mov.u32 %r199, 1;
shl.b32 %r200, %r199, %r198;
setp.eq.s32	%p64, %r24, %r200;
selp.u32	%r201, 1, 0, %p64;
shr.s32 %r231, %r200, %r201;
setp.lt.s32	%p65, %r231, 1;
@%p65 bra BB91_74;

BB91_69:
bar.sync 0;
add.s32 %r202, %r231, %r25;
setp.lt.u32	%p66, %r202, %r24;
setp.lt.u32	%p67, %r25, %r231;
and.pred %p68, %p67, %p66;
@!%p68 bra BB91_73;
bra.uni BB91_70;

BB91_70:
ld.shared.u8 %rs90, [%rd243];
mov.u16 %rs117, 1;
setp.ne.s16	%p69, %rs90, 0;
@%p69 bra BB91_72;

mul.lo.s32 %r208, %r231, %r31;
cvt.u64.u32	%rd247, %r208;
add.s64 %rd249, %rd247, %rd241;
add.s64 %rd251, %rd242, %rd249;
ld.shared.u8 %rs91, [%rd251];
setp.ne.s16	%p70, %rs91, 0;
selp.u16	%rs117, 1, 0, %p70;

BB91_72:
st.shared.u8 [%rd243], %rs117;

BB91_73:
shr.s32 %r231, %r231, 1;
setp.gt.s32	%p71, %r231, 0;
@%p71 bra BB91_69;

BB91_74:
setp.lt.u64	%p72, %rd230, %rd84;
setp.eq.s32	%p73, %r25, 0;
and.pred %p74, %p73, %p72;
@!%p74 bra BB91_76;
bra.uni BB91_75;

BB91_75:
ld.shared.u8 %rs92, [%rd243];
add.s64 %rd259, %rd68, %rd26;
st.u8 [%rd259], %rs92;
bra.uni BB91_76;

BB91_17:
cvt.u64.u32	%rd115, %r34;
mov.u32 %r61, %ctaid.y;
shl.b32 %r62, %r61, 8;
cvt.u64.u32	%rd116, %r62;
sub.s64 %rd117, %rd83, %rd116;
mov.u64 %rd118, 256;
min.u64 %rd46, %rd117, %rd118;
ld.local.u64 %rd47, [%rd4];
mul.lo.s64 %rd119, %rd116, %rd82;
add.s64 %rd48, %rd119, %rd44;
min.u64 %rd120, %rd46, %rd45;
cvt.u32.u64	%r14, %rd120;
setp.ge.u64	%p12, %rd115, %rd84;
mov.u16 %rs115, %rs33;
@%p12 bra BB91_27;

mov.u32 %r63, %tid.y;
cvt.u64.u32	%rd282, %r63;
setp.ge.u64	%p13, %rd282, %rd46;
mov.u16 %rs98, %rs33;
mov.u16 %rs115, %rs98;
@%p13 bra BB91_27;

mov.u16 %rs116, %rs33;

BB91_20:
mul.lo.s32 %r66, %r13, 3;
cvt.u64.u32	%rd122, %r66;
add.s64 %rd51, %rd282, %rd122;
setp.lt.u64	%p14, %rd51, %rd46;
add.s64 %rd52, %rd282, %rd45;
shl.b32 %r67, %r13, 1;
cvt.u64.u32	%rd124, %r67;
add.s64 %rd53, %rd282, %rd124;
mul.lo.s64 %rd125, %rd52, %rd82;
add.s64 %rd126, %rd125, %rd48;
add.s64 %rd54, %rd47, %rd126;
mul.lo.s64 %rd127, %rd53, %rd82;
add.s64 %rd128, %rd127, %rd48;
add.s64 %rd55, %rd47, %rd128;
@%p14 bra BB91_25;
bra.uni BB91_21;

BB91_25:
mul.lo.s64 %rd135, %rd282, %rd82;
add.s64 %rd136, %rd135, %rd48;
add.s64 %rd137, %rd47, %rd136;
mul.lo.s64 %rd138, %rd51, %rd82;
add.s64 %rd139, %rd138, %rd48;
add.s64 %rd140, %rd47, %rd139;
ld.u8 %rs41, [%rd137];
or.b16 %rs42, %rs41, %rs116;
ld.u8 %rs43, [%rd54];
or.b16 %rs44, %rs42, %rs43;
ld.u8 %rs45, [%rd55];
or.b16 %rs46, %rs44, %rs45;
ld.u8 %rs47, [%rd140];
or.b16 %rs93, %rs46, %rs47;
bra.uni BB91_26;

BB91_21:
setp.lt.u64	%p15, %rd53, %rd46;
@%p15 bra BB91_24;
bra.uni BB91_22;

BB91_24:
mul.lo.s64 %rd132, %rd282, %rd82;
add.s64 %rd133, %rd132, %rd48;
add.s64 %rd134, %rd47, %rd133;
ld.u8 %rs36, [%rd134];
or.b16 %rs37, %rs36, %rs116;
ld.u8 %rs38, [%rd54];
or.b16 %rs39, %rs37, %rs38;
ld.u8 %rs40, [%rd55];
or.b16 %rs93, %rs39, %rs40;
bra.uni BB91_26;

BB91_22:
mul.lo.s64 %rd129, %rd282, %rd82;
add.s64 %rd130, %rd129, %rd48;
add.s64 %rd131, %rd47, %rd130;
ld.u8 %rs34, [%rd131];
or.b16 %rs93, %rs34, %rs116;
setp.ge.u64	%p16, %rd52, %rd46;
@%p16 bra BB91_26;

ld.u8 %rs35, [%rd54];
or.b16 %rs93, %rs93, %rs35;

BB91_26:
and.b16 %rs48, %rs93, 255;
setp.ne.s16	%p17, %rs48, 0;
selp.u16	%rs116, 1, 0, %p17;
shl.b32 %r69, %r13, 2;
cvt.u64.u32	%rd141, %r69;
add.s64 %rd282, %rd282, %rd141;
setp.lt.u64	%p18, %rd282, %rd46;
mov.u16 %rs104, %rs116;
mov.u16 %rs115, %rs104;
@%p18 bra BB91_20;

BB91_27:
mov.u16 %rs8, %rs115;
mov.u32 %r15, %tid.y;
mad.lo.s32 %r72, %r15, %r31, %r33;
cvt.u64.u32	%rd142, %r72;
mov.u64 %rd143, _Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd144, %rd143, %rd142;
st.shared.u8 [%rd144], %rs8;
clz.b32 %r73, %r14;
mov.u32 %r74, 31;
sub.s32 %r75, %r74, %r73;
mov.u32 %r76, 1;
shl.b32 %r77, %r76, %r75;
setp.eq.s32	%p19, %r14, %r77;
selp.u32	%r78, 1, 0, %p19;
shr.s32 %r229, %r77, %r78;
setp.lt.s32	%p20, %r229, 1;
@%p20 bra BB91_33;

BB91_28:
bar.sync 0;
add.s32 %r79, %r229, %r15;
setp.lt.u32	%p21, %r79, %r14;
setp.lt.u32	%p22, %r15, %r229;
and.pred %p23, %p22, %p21;
@!%p23 bra BB91_32;
bra.uni BB91_29;

BB91_29:
ld.shared.u8 %rs50, [%rd144];
mov.u16 %rs94, 1;
setp.ne.s16	%p24, %rs50, 0;
@%p24 bra BB91_31;

mul.lo.s32 %r85, %r229, %r31;
cvt.u64.u32	%rd148, %r85;
add.s64 %rd150, %rd148, %rd142;
add.s64 %rd152, %rd143, %rd150;
ld.shared.u8 %rs51, [%rd152];
setp.ne.s16	%p25, %rs51, 0;
selp.u16	%rs94, 1, 0, %p25;

BB91_31:
st.shared.u8 [%rd144], %rs94;

BB91_32:
shr.s32 %r229, %r229, 1;
setp.gt.s32	%p26, %r229, 0;
@%p26 bra BB91_28;

BB91_33:
setp.lt.u64	%p27, %rd115, %rd84;
setp.eq.s32	%p28, %r15, 0;
and.pred %p29, %p28, %p27;
@!%p29 bra BB91_35;
bra.uni BB91_34;

BB91_34:
ld.shared.u8 %rs52, [%rd144];
add.u64 %rd160, %SP, 1;
cvta.to.local.u64 %rd161, %rd160;
st.local.u8 [%rd161], %rs52;
ld.local.u8 %rs53, [%rd161];
add.u64 %rd162, %SP, 0;
cvta.to.local.u64 %rd163, %rd162;
st.local.u8 [%rd163], %rs53;
ld.local.u8 %rs54, [%rd163];
cvt.u64.u32	%rd164, %r61;
mul.lo.s64 %rd165, %rd164, %rd84;
add.s64 %rd167, %rd165, %rd115;
cvta.to.global.u64 %rd168, %rd85;
add.s64 %rd169, %rd168, %rd167;
st.volatile.global.u8 [%rd169], %rs54;

BB91_35:
membar.gl;
bar.sync 0;
or.b32 %r107, %r15, %r33;
setp.ne.s32	%p30, %r107, 0;
@%p30 bra BB91_37;

cvta.to.global.u64 %rd170, %rd86;
mul.wide.u32 %rd171, %r32, 4;
add.s64 %rd172, %rd170, %rd171;
atom.global.add.u32 %r109, [%rd172], 1;
add.s32 %r111, %r56, -1;
setp.eq.s32	%p31, %r109, %r111;
selp.u32	%r112, 1, 0, %p31;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r112;

BB91_37:
bar.sync 0;
ld.shared.u32 %r113, [_Z31kernelReduceNoncontigDim_sharedIhmhN6thrust8identityIhEE10LogicalAnyS2_Lin1ELin1EEv10TensorInfoIT_T0_ES7_S6_S6_S6_T1_T2_T3_T4_PVS8_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p32, %r113, 0;
@%p32 bra BB91_76;

setp.ge.u32	%p33, %r15, %r56;
mov.u16 %rs114, %rs33;
@%p33 bra BB91_40;

cvt.u64.u32	%rd173, %r15;
mul.lo.s64 %rd174, %rd173, %rd84;
add.s64 %rd176, %rd174, %rd115;
cvta.to.global.u64 %rd177, %rd85;
add.s64 %rd178, %rd177, %rd176;
ld.volatile.global.u8 %rs114, [%rd178];

BB91_40:
mov.u16 %rs12, %rs114;
setp.lt.u32	%p34, %r56, %r13;
sub.s32 %r127, %r56, %r13;
cvt.u64.u32	%rd180, %r127;
selp.b64	%rd57, 0, %rd180, %p34;
ld.local.u64 %rd58, [%rd3];
min.u32 %r19, %r56, %r13;
mov.u16 %rs112, %rs12;
@%p12 bra BB91_50;

cvt.u64.u32	%rd283, %r15;
setp.ge.u64	%p36, %rd283, %rd57;
mov.u16 %rs106, %rs12;
mov.u16 %rs112, %rs106;
@%p36 bra BB91_50;

mov.u16 %rs113, %rs12;

BB91_43:
mul.lo.s32 %r130, %r13, 3;
cvt.u64.u32	%rd181, %r130;
add.s64 %rd61, %rd283, %rd181;
setp.lt.u64	%p38, %rd61, %rd57;
add.s64 %rd62, %rd283, %rd45;
shl.b32 %r133, %r13, 1;
cvt.u64.u32	%rd185, %r133;
add.s64 %rd63, %rd283, %rd185;
mul.lo.s64 %rd186, %rd45, %rd84;
add.s64 %rd188, %rd186, %rd115;
mul.lo.s64 %rd189, %rd283, %rd84;
add.s64 %rd190, %rd189, %rd188;
cvta.to.global.u64 %rd191, %rd85;
add.s64 %rd64, %rd191, %rd190;
mul.lo.s64 %rd192, %rd62, %rd84;
add.s64 %rd193, %rd192, %rd188;
add.s64 %rd65, %rd191, %rd193;
mul.lo.s64 %rd194, %rd63, %rd84;
add.s64 %rd195, %rd194, %rd188;
add.s64 %rd66, %rd191, %rd195;
@%p38 bra BB91_48;
bra.uni BB91_44;

BB91_48:
ld.volatile.global.u8 %rs62, [%rd64];
mul.lo.s64 %rd204, %rd61, %rd84;
add.s64 %rd205, %rd204, %rd188;
add.s64 %rd207, %rd191, %rd205;
or.b16 %rs63, %rs62, %rs113;
ld.volatile.global.u8 %rs64, [%rd65];
or.b16 %rs65, %rs63, %rs64;
ld.volatile.global.u8 %rs66, [%rd66];
or.b16 %rs67, %rs65, %rs66;
ld.volatile.global.u8 %rs68, [%rd207];
or.b16 %rs95, %rs67, %rs68;
bra.uni BB91_49;

BB91_44:
setp.lt.u64	%p40, %rd63, %rd57;
@%p40 bra BB91_47;
bra.uni BB91_45;

BB91_47:
ld.volatile.global.u8 %rs57, [%rd64];
or.b16 %rs58, %rs57, %rs113;
ld.volatile.global.u8 %rs59, [%rd65];
or.b16 %rs60, %rs58, %rs59;
ld.volatile.global.u8 %rs61, [%rd66];
or.b16 %rs95, %rs60, %rs61;
bra.uni BB91_49;

BB91_45:
ld.volatile.global.u8 %rs55, [%rd64];
or.b16 %rs95, %rs55, %rs113;
setp.ge.u64	%p42, %rd62, %rd57;
@%p42 bra BB91_49;

ld.volatile.global.u8 %rs56, [%rd65];
or.b16 %rs95, %rs95, %rs56;

BB91_49:
and.b16 %rs69, %rs95, 255;
setp.ne.s16	%p43, %rs69, 0;
selp.u16	%rs113, 1, 0, %p43;
shl.b32 %r150, %r13, 2;
cvt.u64.u32	%rd208, %r150;
add.s64 %rd283, %rd283, %rd208;
setp.lt.u64	%p45, %rd283, %rd57;
mov.u16 %rs112, %rs113;
@%p45 bra BB91_43;

BB91_50:
st.shared.u8 [%rd144], %rs112;
clz.b32 %r156, %r19;
sub.s32 %r158, %r74, %r156;
shl.b32 %r160, %r76, %r158;
setp.eq.s32	%p46, %r19, %r160;
selp.u32	%r161, 1, 0, %p46;
shr.s32 %r230, %r160, %r161;
setp.lt.s32	%p47, %r230, 1;
@%p47 bra BB91_56;

BB91_51:
bar.sync 0;
add.s32 %r162, %r230, %r15;
setp.lt.u32	%p48, %r162, %r19;
setp.lt.u32	%p49, %r15, %r230;
and.pred %p50, %p49, %p48;
@!%p50 bra BB91_55;
bra.uni BB91_52;

BB91_52:
ld.shared.u8 %rs71, [%rd144];
mov.u16 %rs96, 1;
setp.ne.s16	%p51, %rs71, 0;
@%p51 bra BB91_54;

mul.lo.s32 %r168, %r230, %r31;
cvt.u64.u32	%rd217, %r168;
add.s64 %rd219, %rd217, %rd142;
add.s64 %rd221, %rd143, %rd219;
ld.shared.u8 %rs72, [%rd221];
setp.ne.s16	%p52, %rs72, 0;
selp.u16	%rs96, 1, 0, %p52;

BB91_54:
st.shared.u8 [%rd144], %rs96;

BB91_55:
shr.s32 %r230, %r230, 1;
setp.gt.s32	%p53, %r230, 0;
@%p53 bra BB91_51;

BB91_56:
@!%p29 bra BB91_76;
bra.uni BB91_57;

BB91_57:
ld.shared.u8 %rs73, [%rd144];
add.s64 %rd229, %rd58, %rd26;
st.u8 [%rd229], %rs73;

BB91_76:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


