# do vlog_wave_tb_tomasulo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:26:57 on Jun 23,2025
# vlog -reportprogress 300 "+acc" tomasulo.v memoria_instrucoes.v memoria_dados.v fila_de_instrucoes.v CDB_arbiter.v register_status.v unidade_despacho.v res_station_R.v tb_tomasulo.v 
# -- Compiling module tomasulo
# -- Compiling module memoria_instrucoes
# -- Compiling module memoria_dados
# -- Compiling module fila_de_instrucoes
# -- Compiling module CDB_arbiter
# -- Compiling module register_status
# -- Compiling module unidade_despacho
# -- Compiling module res_station_R
# -- Compiling module tb_tomasulo
# 
# Top level modules:
# 	memoria_dados
# 	CDB_arbiter
# 	tb_tomasulo
# End time: 06:26:57 on Jun 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera work.tb_tomasulo 
# Start time: 06:26:57 on Jun 23,2025
# Loading work.tb_tomasulo
# Loading work.tomasulo
# Loading work.register_status
# Loading work.fila_de_instrucoes
# Loading work.memoria_instrucoes
# Loading work.unidade_despacho
# Loading work.res_station_R
# ** Error: (vsim-3033) Instantiation of 'unidade_funcional_R' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_tomasulo/uut File: tomasulo.v Line: 115
#         Searched libraries:
#             /home/gi/intelFPGA/20.1/modelsim_ase/altera/vhdl/altera
#             /home/gi/Desktop/Semestre8/LAOC2_REPO/Laoc2_Pratica3/v_modules/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./vlog_wave_tb_tomasulo.do PAUSED at line 11
