THERMCTL_LVL0_DN_STATS	,	V_138
soctherm_clk_enable	,	F_38
of_match_node	,	F_67
THROT_PSKIP_CTRL_ENABLE_MASK	,	V_192
"Resume failed: set hwtrips failed\n"	,	L_90
CCROC_THROT_PSKIP_CTRL_ENB_MASK	,	V_182
"In"	,	L_45
inode	,	V_149
thermtrip_enable_mask	,	V_69
trip	,	V_41
dev	,	V_47
THROT_STATUS	,	V_140
seq_puts	,	F_29
"throttle-cfgs"	,	L_68
THROT_VECT_NONE	,	V_190
THROT_PRIORITY_LOCK	,	V_202
np_stc	,	V_165
THROT_PSKIP_RAMP_STEP_MASK	,	V_199
"failed to create debugfs file\n"	,	L_67
throttrip_program	,	F_15
READBACK_VALUE_SHIFT	,	V_32
reset_control_deassert	,	F_41
__maybe_unused	,	T_6
THERMCTL_LVL0_CPU0_CPU_THROT_HEAVY	,	V_80
of_node	,	V_168
"can't get ccroc registers"	,	L_83
tegra_thermctl_set_trip_temp	,	F_11
regs_show	,	F_27
THERMCTL_LVL0_CPU0_STATUS_MASK	,	V_133
SENSOR_CONFIG1_TSAMPLE_SHIFT	,	V_21
tegra_soctherm_remove	,	F_79
throt_cooling_ops	,	V_173
tegra_soctherm	,	V_1
get_crit_temp	,	V_92
THROT_PSKIP_RAMP_DURATION_MASK	,	V_198
of_property_read_u32	,	F_49
tegra_soctherm_soc	,	V_224
SENSOR_STATUS0_VALID_MASK	,	V_110
"throttrip: %s: missing throttle cdev\n"	,	L_9
i	,	V_8
"ten_count(%d) "	,	L_15
CCROC_THROT_PSKIP_RAMP_CPU_REG	,	F_55
throt	,	V_73
disable_clocks	,	V_233
r	,	V_65
s	,	V_95
t	,	V_30
v	,	V_129
"N(%d) "	,	L_63
set_throttle	,	V_93
of_get_child_by_name	,	F_47
z	,	V_219
"H"	,	L_40
config	,	V_16
platform_device	,	V_96
of_node_put	,	F_51
throttlectl_cpu_mn	,	F_60
"Over(%d/"	,	L_22
"Thresh(%d)\n"	,	L_55
shared_calib	,	V_221
"can't get tsensor clock\n"	,	L_86
CCROC_THROT_PSKIP_CTRL_DIVISOR_MASK	,	V_184
clamp_val	,	F_17
reg	,	V_4
tall	,	V_17
"thermtrip: %s: error during enable\n"	,	L_4
SENSOR_TEMP2_PLLX_TEMP_MASK	,	V_126
SENSOR_CONFIG1_TIDDQ_EN_SHIFT	,	V_23
reset_control_assert	,	F_39
"reg_contents"	,	L_66
ret	,	V_49
pllx_hotspot_mask	,	V_215
res	,	V_223
throt_set_cdev_state	,	F_45
"(%s) "	,	L_37
"Dn(%d)\n"	,	L_52
THROT_PSKIP_RAMP	,	F_59
STATS_CTL_CLR_DN	,	V_209
use_ccroc	,	V_145
THERMCTL_LVL0_CPU0_CPU_THROT_LIGHT	,	V_78
regs_open	,	F_32
"     %s En(%d) "	,	L_54
THROT_VECT_LOW	,	V_187
"PDIV: 0x%x\n"	,	L_26
SENSOR_TEMP2_MEM_TEMP_MASK	,	V_127
"%s:\n"	,	L_33
"Res"	,	L_46
private	,	V_98
calib	,	V_28
thermal_trip_type	,	V_48
"Temperatures: CPU(%d) "	,	L_29
STATS_CTL_EN_DN	,	V_136
"Therm_A/B(%d/"	,	L_24
XPU_PSKIP_STATUS_N_MASK	,	V_148
SENSOR_CONFIG1_TSAMPLE_MASK	,	V_105
debugfs_create_dir	,	F_35
THERMAL_TRIP_CRITICAL	,	V_53
root	,	V_153
THROTTLE_DEV_CPU	,	V_191
"nvidia,priority"	,	L_71
THROT_PSKIP_CTRL_DIVIDEND_MASK	,	V_196
CAR_SUPER_CCLKG_DIVIDER	,	V_208
"soctherm: trip temperature %d forced to %d\n"	,	L_1
tegra_soctherm_of_match	,	V_225
get_trip_temp	,	V_90
"L"	,	L_39
cdev	,	V_57
sensor_temp_mask	,	V_40
ENOMEM	,	V_229
SENSOR_CONFIG1_TEN_COUNT_SHIFT	,	V_25
dev_get_drvdata	,	F_19
tsample	,	V_20
"can't get car clk registers"	,	L_81
"En"	,	L_49
"state(%d) "	,	L_59
"Capture(%d/"	,	L_19
tegra_of_thermal_ops	,	V_235
tsensors	,	V_12
THERMCTL_LVL0_CPU0_CPU_THROT_MASK	,	V_85
soctherm_throttle_program	,	F_61
out_temp	,	V_36
id	,	V_75
to_platform_device	,	F_81
init	,	V_61
find_throttle_cfg_by_name	,	F_14
THERMCTL_THERMTRIP_CTL	,	V_68
THROT_VECT_MED	,	V_188
SENSOR_CONFIG1_TEMP_ENABLE	,	V_26
enforce_temp_range	,	F_16
"throttle-cfg: %s: failed to register cooling device\n"	,	L_77
"Tall(%d) "	,	L_21
TEGRA_SOCTHERM_THROT_LEVEL_LOW	,	V_176
SENSOR_CONFIG2_THERMB_MASK	,	V_118
debugfs_remove_recursive	,	F_37
"ccroc-reg"	,	L_82
" GPU(%d) "	,	L_30
"%d)\n"	,	L_25
REG_GET_MASK	,	F_10
"none"	,	L_38
file	,	V_150
TEGRA_SOCTHERM_THROT_LEVEL_NONE	,	V_179
pdiv_mask	,	V_213
u16	,	T_3
THROT_GLOBAL_ENB_MASK	,	V_204
err	,	V_157
"failed to create debugfs directory\n"	,	L_65
soctherm_throttle_id	,	V_185
SENSOR_CONFIG0_CPTR_OVER	,	V_116
off	,	V_131
clk_writel	,	F_1
"can't get soctherm clock\n"	,	L_87
"can't get soctherm registers"	,	L_79
CCROC_GLOBAL_CFG	,	V_205
"-----SOC_THERM-----\n"	,	L_28
soc	,	V_11
SENSOR_CONFIG0_TALL_MASK	,	V_113
pdev	,	V_97
"STATS: Up(%s) Dn(%s)\n"	,	L_48
min_low_temp	,	V_63
THROT_PRIORITY_LOCK_PRIORITY_MASK	,	V_203
u32	,	T_1
"throttrip: %s: error during enable\n"	,	L_7
"soctherm"	,	L_64
np_stcc	,	V_166
level	,	V_101
thermal_zone_device	,	V_43
throt_vect	,	V_186
debugfs_dir	,	V_154
tegra_calc_tsensor_calib	,	F_77
sensor	,	V_10
XPU_PSKIP_STATUS_ENABLED_MASK	,	V_146
SENSOR_CONFIG0_TALL_SHIFT	,	V_18
SENSOR_STATUS1_TEMP_MASK	,	V_108
devm_kzalloc	,	F_68
pllx_hotspot_diff	,	V_216
platform_get_drvdata	,	F_28
"throttrip: will throttle when %s reaches %d mC\n"	,	L_8
tegra_soctherm_set_hwtrips	,	F_25
devdata	,	V_163
CCROC_THROT_PSKIP_RAMP_DURATION_MASK	,	V_180
CDIVG_USE_THERM_CONTROLS_MASK	,	V_207
devm_reset_control_get	,	F_74
throt_names	,	V_167
s16	,	V_119
soctherm_init_hw_throt_cdev	,	F_46
THROT_PRIORITY_CTRL	,	F_62
writel	,	F_2
platform_get_resource_byname	,	F_70
dev_warn	,	F_22
SENSOR_CONFIG1_TIDDQ_EN_MASK	,	V_103
thermal_cooling_device	,	V_56
enable_tsensor	,	F_7
"%d) "	,	L_18
"---------------------------------------------------\n"	,	L_57
soctherm_init	,	F_65
SENSOR_TEMP2	,	V_125
SENSOR_TEMP1	,	V_122
IS_ERR	,	F_72
THROT_PSKIP_CTRL	,	F_58
soctherm_throt_cfg	,	V_58
thermtrip_program	,	F_12
READBACK_ADD_HALF	,	V_33
num_tsensors	,	V_102
tegra_soctherm_probe	,	F_66
s32	,	T_4
THERMCTL_LVL0_CPU0_GPU_THROT_MASK	,	V_86
pdiv	,	V_211
THERMAL_TRIP_HOT	,	V_54
state	,	V_100
sign_extend32	,	F_31
THERMCTL_LVL0_CPU0_EN_MASK	,	V_87
stc	,	V_59
THERMCTL_LVL0_CPU0_GPU_THROT_HEAVY	,	V_81
cpu_throt_depth	,	V_172
"CPU Throt"	,	L_36
"Resume failed: enable clocks failed\n"	,	L_89
GFP_KERNEL	,	V_228
device	,	V_46
THERMCTL_LVL0_CPU0_GPU_THROT_LIGHT	,	V_79
"throttle-cfg: %s: missing cpu-throt-level\n"	,	L_74
throt_get_cdev_cur_state	,	F_44
SENSOR_HOTSPOT_OFF	,	V_121
tegra_calc_shared_calib	,	F_76
thermctl_tzs	,	V_232
tegra_tsensor	,	V_9
SENSOR_TEMP1_CPU_TEMP_MASK	,	V_123
device_node	,	V_164
i_private	,	V_151
clock_soctherm	,	V_158
seq_printf	,	F_30
"-----TSENSE (convert HW)-----\n"	,	L_10
"thermtrip: will shut down when %s reaches %d mC\n"	,	L_5
sg	,	V_39
"Thermtrip Any En(%d)\n"	,	L_53
tegra	,	V_7
get_thermal_instance	,	F_13
temperature	,	V_91
CPU_PSKIP_STATUS	,	V_144
dividend	,	V_175
tegra_thermctl_get_temp	,	F_9
"tiddq(%d) "	,	L_14
thermctl_lvl0_up_thresh_mask	,	V_83
"soctherm-reg"	,	L_78
cur_state	,	V_162
TEGRA124_SOCTHERM_SENSOR_PLLX	,	V_214
THERMCTL_STATS_CTL	,	V_134
devm_ioremap_resource	,	F_71
u8	,	T_5
THROT_DELAY_LITE_DELAY_MASK	,	V_201
gpu_throt	,	V_72
seq_file	,	V_94
clk_regs	,	V_5
regs	,	V_14
XPU_PSKIP_STATUS_M_MASK	,	V_147
thresh_grain	,	V_67
"CPU PSKIP STATUS: M(%d) "	,	L_62
IS_ERR_OR_NULL	,	F_52
THROT_PRIORITY_LITE_PRIO_MASK	,	V_200
THROT_DELAY_CTRL	,	F_63
"can't get soctherm reset\n"	,	L_84
soctherm_suspend	,	F_80
max_high_temp	,	V_64
"GLOBAL THROTTLE CONFIG: 0x%08x\n"	,	L_56
sensor_temp_offset	,	V_234
clk_readl	,	F_3
READBACK_NEGATE	,	V_34
SENSOR_TEMP1_GPU_TEMP_MASK	,	V_124
ts	,	V_2
tegra_thermctl_zone	,	V_37
tsensor_shared_calib	,	V_220
tz	,	V_44
"throttle-cfg: no throttle-cfgs - not enabling\n"	,	L_69
__iomem	,	T_2
"GPU Throt"	,	L_42
SENSOR_CONFIG0	,	V_19
CCROC_THROT_PSKIP_RAMP_STEP_MASK	,	V_181
SENSOR_CONFIG2	,	V_29
SENSOR_CONFIG1	,	V_27
"%d ) "	,	L_35
"tsample(%d) "	,	L_16
THERMCTL_LVL0_UP_STATS	,	V_137
"H+L"	,	L_41
throttlectl_cpu_level_select	,	F_57
SENSOR_PDIV	,	V_120
THROT_DEPTH_DIVIDEND	,	F_54
"nvidia,cpu-throt-level"	,	L_73
TEGRA_SOCTHERM_THROT_LEVEL_HIGH	,	V_178
THROT_GLOBAL_CFG	,	V_139
CCROC_THROT_PSKIP_CTRL_DIVIDEND_MASK	,	V_183
thermctl_lvl0_dn_thresh_mask	,	V_84
THROT_PSKIP_RAMP_SEQ_BYPASS_MODE_MASK	,	V_195
THROT_STATUS_ENABLED_MASK	,	V_143
ops	,	V_51
name	,	V_88
soctherm_resume	,	F_82
STATS_CTL_CLR_UP	,	V_210
"Temp(%d/"	,	L_17
TEGRA_SOCTHERM_THROT_LEVEL_MED	,	V_177
tiddq_en	,	V_22
THROT_VECT_HIGH	,	V_189
dev_set_drvdata	,	F_69
THROT_STATUS_BREACH_MASK	,	V_141
"invalid throt id %d - assuming HEAVY"	,	L_2
of_thermal_get_ntrips	,	F_24
thermtrip_threshold_mask	,	V_66
"   %d: Up/Dn(%d /"	,	L_34
ccroc_regs	,	V_6
dev_err	,	F_26
"Stop(%d) "	,	L_20
" MEM(%d)\n"	,	L_32
devm_thermal_zone_of_sensor_register	,	F_78
SENSOR_CONFIG0_OVER	,	V_115
SENSOR_CONFIG0_TCALC_OVER	,	V_114
of_device_id	,	V_217
mask	,	V_130
THROT_PSKIP_CTRL_DIVISOR_MASK	,	V_197
throt_cfgs	,	V_60
TEGRA124_SOCTHERM_SENSOR_NUM	,	V_227
devm_clk_get	,	F_75
thermctl_lvl0_offset	,	V_76
soctherm_debug_init	,	F_34
dentry	,	V_152
clk_disable_unprepare	,	F_42
"thermtrip: %s: missing critical temperature\n"	,	L_3
ccroc_readl	,	F_6
regs_fops	,	V_155
ccroc_writel	,	F_5
base	,	V_13
STATS_CTL_EN_UP	,	V_135
dev_info	,	F_18
ntrips	,	V_89
"throttle-cfg: could not find %s\n"	,	L_70
enable	,	V_156
"car-reg"	,	L_80
"nvidia,cpu-throt-percent"	,	L_75
"CPU PSKIP STATUS: enabled(%d)\n"	,	L_61
THROT_PSKIP_CTRL_VECT2_CPU_MASK	,	V_194
val	,	V_15
REG_SET_MASK	,	F_20
" PLLX(%d) "	,	L_31
single_open	,	F_33
"THROT STATUS: breach(%d) "	,	L_58
priority	,	V_170
"--"	,	L_50
reset	,	V_160
ENODEV	,	V_226
hotspot	,	V_212
THROTTLE_SIZE	,	V_55
tfuse	,	V_231
debugfs_create_file	,	F_36
READBACK_VALUE_MASK	,	V_31
clock_tsensor	,	V_159
for_each_child_of_node	,	F_48
ttgs	,	V_99
tegra_soctherm_throttle	,	F_64
THROTTLE_LIGHT	,	V_77
get_hot_temp	,	F_23
clk_prepare_enable	,	F_40
bptt	,	V_132
SENSOR_STATUS0_CAPTURE_MASK	,	V_111
thermtrip_any_en_mask	,	V_70
tegra_tsensor_group	,	V_45
cpu_throt	,	V_71
"%s: "	,	L_11
EINVAL	,	V_50
depth	,	V_174
"  Level_%d Up(%d) "	,	L_51
"\n"	,	L_13
"En(%d) "	,	L_12
data	,	V_35
CCROC_THROT_PSKIP_CTRL_CPU_REG	,	F_56
"failed to register sensor: %d\n"	,	L_88
"LO"	,	L_44
throttlectl_cpu_level_cfg	,	F_53
THROTTLE_HEAVY	,	V_82
zone	,	V_38
SENSOR_CONFIG1_TEN_COUNT_MASK	,	V_104
translate_temp	,	F_8
get_trip_type	,	V_52
SENSOR_STATUS0	,	V_109
resource	,	V_222
SENSOR_STATUS1	,	V_106
SENSOR_CONFIG0_STOP	,	V_112
THERMCTL_LVL_REG	,	F_21
thermal_of_cooling_device_register	,	F_50
"throttrip: %s: missing hot temperature\n"	,	L_6
PTR_ERR	,	F_73
THROT_STATUS_STATE_MASK	,	V_142
"HOTSPOT: 0x%x\n"	,	L_27
"Status(%s)\n"	,	L_43
"enabled(%d)\n"	,	L_60
cpu_throt_level	,	V_171
THROT_PSKIP_CTRL_VECT_CPU_MASK	,	V_193
"HI"	,	L_47
tcd	,	V_169
IORESOURCE_MEM	,	V_230
value	,	V_3
temp	,	V_42
readl	,	F_4
SENSOR_CONFIG2_THERMA_MASK	,	V_117
"%d/"	,	L_23
ten_count	,	V_24
trip_temp	,	V_62
match	,	V_218
"throttle-cfg: %s: missing cpu-throt-percent\n"	,	L_76
throt_get_cdev_max_state	,	F_43
CCROC_SUPER_CCLKG_DIVIDER	,	V_206
num_ttgs	,	V_128
"throttle-cfg: %s: missing priority\n"	,	L_72
reg_off	,	V_74
max_state	,	V_161
SENSOR_STATUS1_TEMP_VALID_MASK	,	V_107
"tsensor"	,	L_85
