# compile vhdl design source files
vhdl xil_defaultlib  "../../../../PrimaProva.srcs/sources_1/new/writeToFile4.vhd"
vhdl xil_defaultlib  "../../../../PrimaProva.srcs/sources_1/new/writeToFile2.vhd"
vhdl xil_defaultlib  "../../../../PrimaProva.srcs/sources_1/new/writeToFile1.vhd"
vhdl xil_defaultlib  "../../../../PrimaProva.srcs/sources_1/new/wirteToFile3.vhd"
vhdl xil_defaultlib  "../../../../PrimaProva.srcs/sim_2/new/ChipSimulation.vhd"

# Do not sort compile order
nosort
