-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 22:56:36 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v5
  Current state: schedule
  Project: Catapult_2
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     342 1865525    1865531            0  0        ? 
    Design Total:                                    342 1865525    1865531            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks     
    ------------ ------ ------ ----------------- ----------- ----------------------------
    clk          rising 10.000             20.00    0.000000 /inPlaceNTT_DIF_precomp/core 
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    run:rsc.vld             IN   Unsigned         1                                     
    vec:rsc.qa              IN   Unsigned        32                                     
    vec:rsc.qb              IN   Unsigned        32                                     
    p:rsc.dat               IN   Unsigned        32                                     
    r:rsc.dat               IN   Unsigned        32                                     
    twiddle:rsc.qa          IN   Unsigned        32                                     
    twiddle:rsc.qb          IN   Unsigned        32                                     
    twiddle_h:rsc.qa        IN   Unsigned        32                                     
    twiddle_h:rsc.qb        IN   Unsigned        32                                     
    complete:rsc.rdy        IN   Unsigned         1                                     
    run:rsc.rdy             OUT  Unsigned         1                                     
    vec:rsc.adra            OUT  Unsigned        14                                     
    vec:rsc.da              OUT  Unsigned        32                                     
    vec:rsc.wea             OUT  Unsigned         1                                     
    vec:rsc.adrb            OUT  Unsigned        14                                     
    vec:rsc.db              OUT  Unsigned        32                                     
    vec:rsc.web             OUT  Unsigned         1                                     
    vec:rsc.triosy.lz       OUT  Unsigned         1                                     
    p:rsc.triosy.lz         OUT  Unsigned         1                                     
    r:rsc.triosy.lz         OUT  Unsigned         1                                     
    twiddle:rsc.adra        OUT  Unsigned        14                                     
    twiddle:rsc.da          OUT  Unsigned        32                                     
    twiddle:rsc.wea         OUT  Unsigned         1                                     
    twiddle:rsc.adrb        OUT  Unsigned        14                                     
    twiddle:rsc.db          OUT  Unsigned        32                                     
    twiddle:rsc.web         OUT  Unsigned         1                                     
    twiddle:rsc.triosy.lz   OUT  Unsigned         1                                     
    twiddle_h:rsc.adra      OUT  Unsigned        14                                     
    twiddle_h:rsc.da        OUT  Unsigned        32                                     
    twiddle_h:rsc.wea       OUT  Unsigned         1                                     
    twiddle_h:rsc.adrb      OUT  Unsigned        14                                     
    twiddle_h:rsc.db        OUT  Unsigned        32                                     
    twiddle_h:rsc.web       OUT  Unsigned         1                                     
    twiddle_h:rsc.triosy.lz OUT  Unsigned         1                                     
    complete:rsc.vld        OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/base:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                Indices Phys Memory Address     
      --------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/base    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/m:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                             Indices Phys Memory Address     
      ------------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/m    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                  Indices Phys Memory Address     
      ----------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                           Indices Phys Memory Address     
      -------------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/base:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                Indices Phys Memory Address     
      --------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/base    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/m:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                             Indices Phys Memory Address     
      ------------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/m    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                  Indices Phys Memory Address     
      ----------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                           Indices Phys Memory Address     
      -------------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/x:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                       Indices Phys Memory Address     
      ------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/x    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/y:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                       Indices Phys Memory Address     
      ------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/y    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/y_:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                        Indices Phys Memory Address     
      ------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/y_    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                       Indices Phys Memory Address     
      ------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                            Indices Phys Memory Address     
      ----------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                     Indices Phys Memory Address     
      -------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/run:rsc
      Memory Component: ccs_sync_in_wait             Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address     
      --------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/run     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/vec:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         16384 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address         
      --------------------------- ------- ---------------------------
      /inPlaceNTT_DIF_precomp/vec    0:31 00003fff-00000000 (16383-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/r:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/r    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/twiddle:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         16384 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                        Indices Phys Memory Address         
      ------------------------------- ------- ---------------------------
      /inPlaceNTT_DIF_precomp/twiddle    0:31 00003fff-00000000 (16383-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/twiddle_h:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         16384 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                          Indices Phys Memory Address         
      --------------------------------- ------- ---------------------------
      /inPlaceNTT_DIF_precomp/twiddle_h    0:31 00003fff-00000000 (16383-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/complete:rsc
      Memory Component: ccs_sync_out_wait            Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                         Indices Phys Memory Address     
      -------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/complete     0:0 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                      Loop                      Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ---------------------------- ------------------------- ---------- ------- ------------- --------- ------ ---- --------
    /inPlaceNTT_DIF_precomp/core core:rlp                    Infinite       0    1865531 ?  18.66 ms                       
    /inPlaceNTT_DIF_precomp/core  main                       Infinite       3    1865531 ?  18.66 ms                       
    /inPlaceNTT_DIF_precomp/core   STAGE_LOOP                      14       2    1865528 ?  18.66 ms                       
    /inPlaceNTT_DIF_precomp/core    COMP_LOOP                    1025      18     133250 ?   1.33 ms      16               
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-1:VEC_LOOP           ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-2:VEC_LOOP           ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-3:VEC_LOOP           ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-4:VEC_LOOP           ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-5:VEC_LOOP           ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-6:VEC_LOOP           ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-7:VEC_LOOP           ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-8:VEC_LOOP           ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-9:VEC_LOOP           ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-10:VEC_LOOP          ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-11:VEC_LOOP          ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-12:VEC_LOOP          ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-13:VEC_LOOP          ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-14:VEC_LOOP          ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-15:VEC_LOOP          ?       7          7 ?  70.00 ns                       
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-16:VEC_LOOP          ?       7          7 ?  70.00 ns                       
    
  Loop Execution Profile
    Process                      Loop                      Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------------------- ------------------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF_precomp/core core:rlp                          0 ?                        0.00        1865531 ?           
    /inPlaceNTT_DIF_precomp/core  main                             3 ?                        0.00        1865531 ?           
    /inPlaceNTT_DIF_precomp/core   STAGE_LOOP                     28 ?                        0.00        1865528 ?           
    /inPlaceNTT_DIF_precomp/core    COMP_LOOP                 258300 ?                       13.85        1865500 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-1:VEC_LOOP     100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-2:VEC_LOOP     100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-3:VEC_LOOP     100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-4:VEC_LOOP     100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-5:VEC_LOOP     100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-6:VEC_LOOP     100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-7:VEC_LOOP     100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-8:VEC_LOOP     100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-9:VEC_LOOP     100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-10:VEC_LOOP    100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-11:VEC_LOOP    100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-12:VEC_LOOP    100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-13:VEC_LOOP    100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-14:VEC_LOOP    100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-15:VEC_LOOP    100450 ?                        5.38         100450 ?           
    /inPlaceNTT_DIF_precomp/core     COMP_LOOP-16:VEC_LOOP    100450 ?                        5.38         100450 ?           
    
  End of Report
