
*** Running vivado
    with args -log system_sys_audio_clkgen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_sys_audio_clkgen_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_sys_audio_clkgen_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chubbysoap/Documents/ADgit/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_audio_clkgen_0
Command: synth_design -top system_sys_audio_clkgen_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41794
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2751.969 ; gain = 376.801 ; free physical = 34724 ; free virtual = 46257
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.773; parent = 1863.961; children = 147.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3729.000; parent = 2755.941; children = 973.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0' [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 44.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 80.250000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 9 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' (0#1) [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0' (0#1) [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2822.906 ; gain = 447.738 ; free physical = 34867 ; free virtual = 46386
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.773; parent = 1863.961; children = 147.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3795.969; parent = 2822.910; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2840.719 ; gain = 465.551 ; free physical = 34867 ; free virtual = 46386
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.773; parent = 1863.961; children = 147.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3813.781; parent = 2840.723; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2840.719 ; gain = 465.551 ; free physical = 34867 ; free virtual = 46386
Synthesis current peak Physical Memory [PSS] (MB): peak = 2011.773; parent = 1863.961; children = 147.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3813.781; parent = 2840.723; children = 973.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.656 ; gain = 0.000 ; free physical = 34894 ; free virtual = 46413
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'inst'
Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.656 ; gain = 0.000 ; free physical = 35036 ; free virtual = 46531
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2913.656 ; gain = 0.000 ; free physical = 35034 ; free virtual = 46529
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36717 ; free virtual = 48236
Synthesis current peak Physical Memory [PSS] (MB): peak = 2017.675; parent = 1865.214; children = 152.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36717 ; free virtual = 48235
Synthesis current peak Physical Memory [PSS] (MB): peak = 2017.675; parent = 1865.214; children = 152.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36739 ; free virtual = 48257
Synthesis current peak Physical Memory [PSS] (MB): peak = 2017.675; parent = 1865.214; children = 152.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36741 ; free virtual = 48261
Synthesis current peak Physical Memory [PSS] (MB): peak = 2017.675; parent = 1865.214; children = 152.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36758 ; free virtual = 48289
Synthesis current peak Physical Memory [PSS] (MB): peak = 2017.675; parent = 1865.214; children = 152.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36174 ; free virtual = 47705
Synthesis current peak Physical Memory [PSS] (MB): peak = 2102.729; parent = 1943.516; children = 159.213
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36179 ; free virtual = 47711
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.021; parent = 1943.697; children = 159.323
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36218 ; free virtual = 47750
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.153; parent = 1943.829; children = 159.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36199 ; free virtual = 47725
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.163; parent = 1943.839; children = 159.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36193 ; free virtual = 47718
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.179; parent = 1943.854; children = 159.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36184 ; free virtual = 47710
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.179; parent = 1943.854; children = 159.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36184 ; free virtual = 47710
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.179; parent = 1943.854; children = 159.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36184 ; free virtual = 47710
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.179; parent = 1943.854; children = 159.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36184 ; free virtual = 47710
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.179; parent = 1943.854; children = 159.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |LUT1       |     1|
|3     |MMCME2_ADV |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36184 ; free virtual = 47710
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.195; parent = 1943.871; children = 159.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.703; parent = 2881.645; children = 973.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2913.656 ; gain = 465.551 ; free physical = 36186 ; free virtual = 47711
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2913.656 ; gain = 538.488 ; free physical = 36184 ; free virtual = 47709
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.656 ; gain = 0.000 ; free physical = 36184 ; free virtual = 47710
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.656 ; gain = 0.000 ; free physical = 36547 ; free virtual = 48048
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 14a6f8ce
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2913.656 ; gain = 872.020 ; free physical = 36830 ; free virtual = 48330
INFO: [Common 17-1381] The checkpoint '/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/system_sys_audio_clkgen_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_sys_audio_clkgen_0, cache-ID = 1cf5d3155f851830
INFO: [Common 17-1381] The checkpoint '/home/chubbysoap/Documents/ADgit/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/system_sys_audio_clkgen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_sys_audio_clkgen_0_utilization_synth.rpt -pb system_sys_audio_clkgen_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  6 05:46:01 2026...
