

================================================================
== Vitis HLS Report for 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'
================================================================
* Date:           Thu Oct 30 18:13:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.446 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      291|      291|  2.910 us|  2.910 us|  291|  291|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_STATIONARY_CONV3_VITIS_LOOP_409_4  |      289|      289|         1|          1|          1|   289|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten19"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i9 %indvar_flatten19" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 12 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%icmp_ln408 = icmp_eq  i9 %indvar_flatten19_load, i9 289" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 13 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%add_ln408_1 = add i9 %indvar_flatten19_load, i9 1" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 14 'add' 'add_ln408_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %icmp_ln408, void %for.inc38.i, void %for.body60.i.preheader.exitStub" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 15 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 16 'load' 'j_load' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln408 = add i5 %i_load, i5 1" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 18 'add' 'add_ln408' <Predicate = (!icmp_ln408)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln409 = icmp_eq  i5 %j_load, i5 17" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 21 'icmp' 'icmp_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.41ns)   --->   "%select_ln408 = select i1 %icmp_ln409, i5 0, i5 %j_load" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 22 'select' 'select_ln408' <Predicate = (!icmp_ln408)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln408_1 = select i1 %icmp_ln409, i5 %add_ln408, i5 %i_load" [src/srcnn.cpp:408->src/srcnn.cpp:122]   --->   Operation 23 'select' 'select_ln408_1' <Predicate = (!icmp_ln408)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i5 %select_ln408_1" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 24 'zext' 'zext_ln411' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln408_1, i4 0" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 25 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln411 = add i9 %tmp_7, i9 %zext_ln411" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 26 'add' 'add_ln411' <Predicate = (!icmp_ln408)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln411_1 = zext i5 %select_ln408" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 27 'zext' 'zext_ln411_1' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln411_1 = add i9 %add_ln411, i9 %zext_ln411_1" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 28 'add' 'add_ln411_1' <Predicate = (!icmp_ln408)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln411_2 = zext i9 %add_ln411_1" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 29 'zext' 'zext_ln411_2' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer3_output_tile_0_addr = getelementptr i32 %layer3_output_tile_0, i64 0, i64 %zext_ln411_2" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 30 'getelementptr' 'layer3_output_tile_0_addr' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln410 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_132" [src/srcnn.cpp:410->src/srcnn.cpp:122]   --->   Operation 31 'specpipeline' 'specpipeline_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_174" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 32 'specloopname' 'specloopname_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln411 = store i32 %p_read_1, i9 %layer3_output_tile_0_addr" [src/srcnn.cpp:411->src/srcnn.cpp:122]   --->   Operation 33 'store' 'store_ln411' <Predicate = (!icmp_ln408)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln409 = add i5 %select_ln408, i5 1" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 34 'add' 'add_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln409 = store i9 %add_ln408_1, i9 %indvar_flatten19" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 35 'store' 'store_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln409 = store i5 %select_ln408_1, i5 %i" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 36 'store' 'store_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln409 = store i5 %add_ln409, i5 %j" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 37 'store' 'store_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln409 = br void %for.inc35.i" [src/srcnn.cpp:409->src/srcnn.cpp:122]   --->   Operation 38 'br' 'br_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln408)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.446ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0.000 ns)
	'load' operation ('j_load', src/srcnn.cpp:409->src/srcnn.cpp:122) on local variable 'j' [17]  (0.000 ns)
	'icmp' operation ('icmp_ln409', src/srcnn.cpp:409->src/srcnn.cpp:122) [22]  (0.789 ns)
	'select' operation ('select_ln408', src/srcnn.cpp:408->src/srcnn.cpp:122) [23]  (0.414 ns)
	'add' operation ('add_ln411_1', src/srcnn.cpp:411->src/srcnn.cpp:122) [29]  (1.006 ns)
	'getelementptr' operation ('layer3_output_tile_0_addr', src/srcnn.cpp:411->src/srcnn.cpp:122) [31]  (0.000 ns)
	'store' operation ('store_ln411', src/srcnn.cpp:411->src/srcnn.cpp:122) of variable 'p_read_1' on array 'layer3_output_tile_0' [34]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
