Summary
Top-level Name,test

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
Enabled3,,1,\clk,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk
Enabled,\data_o,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\data_o
Enabled,\en,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\en
