#############################################################################
##
## IP Name  : testing2
## Desc     : Automatically generated IP core wrapping a
##            Simulink Xilinx System Generator netlist.
##            Please do not modify by hand, this file will be erased
##
#############################################################################

BEGIN testing2

###################
# Generic Options #
###################
OPTION IPTYPE = IP
OPTION STYLE  = BLACKBOX

###################
# Clock port      #
###################
PORT clk = "", DIR = I, SIGIS = CLK, CLK_FREQ = 135000000

###################
# Interfaces      #
###################

# testing2/XSG_core_config

# testing2/4narrow
PORT testing2_4narrow_data_out = "", DIR = in, VEC = [31:0]
PORT testing2_4narrow_addr = "", DIR = out, VEC = [9:0]
PORT testing2_4narrow_data_in = "", DIR = out, VEC = [31:0]
PORT testing2_4narrow_we = "", DIR = out

# testing2/adc0_delay
PORT testing2_adc0_delay_user_data_out = "", DIR = in, VEC = [31:0]

# testing2/adcsnap0/bram
PORT testing2_adcsnap0_bram_data_out = "", DIR = in, VEC = [127:0]
PORT testing2_adcsnap0_bram_addr = "", DIR = out, VEC = [9:0]
PORT testing2_adcsnap0_bram_data_in = "", DIR = out, VEC = [127:0]
PORT testing2_adcsnap0_bram_we = "", DIR = out

# testing2/adcsnap0/ctrl
PORT testing2_adcsnap0_ctrl_user_data_out = "", DIR = in, VEC = [31:0]

# testing2/adcsnap0/status
PORT testing2_adcsnap0_status_user_data_in = "", DIR = out, VEC = [31:0]

# testing2/adcsnap0/trig_offset
PORT testing2_adcsnap0_trig_offset_user_data_out = "", DIR = in, VEC = [31:0]

# testing2/asiaa_adc5g0
PORT testing2_asiaa_adc5g0_sync = "", DIR = in
PORT testing2_asiaa_adc5g0_user_data_i0 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_i1 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_i2 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_i3 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_i4 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_i5 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_i6 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_i7 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_q0 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_q1 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_q2 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_q3 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_q4 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_q5 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_q6 = "", DIR = in, VEC = [7:0]
PORT testing2_asiaa_adc5g0_user_data_q7 = "", DIR = in, VEC = [7:0]

# testing2/cnt_rst
PORT testing2_cnt_rst_user_data_out = "", DIR = in, VEC = [31:0]

# testing2/fft_out
PORT testing2_fft_out_data_out = "", DIR = in, VEC = [31:0]
PORT testing2_fft_out_addr = "", DIR = out, VEC = [9:0]
PORT testing2_fft_out_data_in = "", DIR = out, VEC = [31:0]
PORT testing2_fft_out_we = "", DIR = out

# testing2/fft_out1
PORT testing2_fft_out1_data_out = "", DIR = in, VEC = [31:0]
PORT testing2_fft_out1_addr = "", DIR = out, VEC = [9:0]
PORT testing2_fft_out1_data_in = "", DIR = out, VEC = [31:0]
PORT testing2_fft_out1_we = "", DIR = out

# testing2/get_data
PORT testing2_get_data_user_data_out = "", DIR = in, VEC = [31:0]

# testing2/pfb_out
PORT testing2_pfb_out_data_out = "", DIR = in, VEC = [63:0]
PORT testing2_pfb_out_addr = "", DIR = out, VEC = [9:0]
PORT testing2_pfb_out_data_in = "", DIR = out, VEC = [63:0]
PORT testing2_pfb_out_we = "", DIR = out

# testing2/snap_trig
PORT testing2_snap_trig_user_data_out = "", DIR = in, VEC = [31:0]

# testing2/sync_gen/sync
PORT testing2_sync_gen_sync_user_data_out = "", DIR = in, VEC = [31:0]

# testing2/sync_gen/sync_period_sel
PORT testing2_sync_gen_sync_period_sel_user_data_out = "", DIR = in, VEC = [31:0]

# testing2/sync_gen/sync_period_var
PORT testing2_sync_gen_sync_period_var_user_data_out = "", DIR = in, VEC = [31:0]

END
