Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov  7 16:45:01 2018
| Host         : pc-klas2-6.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hweval_montgomery_timing_summary_routed.rpt -rpx hweval_montgomery_timing_summary_routed.rpx
| Design       : hweval_montgomery
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.305        0.000                      0                24292        0.019        0.000                      0                24292        4.500        0.000                       0                  9816  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.305        0.000                      0                24292        0.019        0.000                      0                24292        4.500        0.000                       0                  9816  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[867]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 6.544ns (68.761%)  route 2.973ns (31.239%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/carry_reg_reg/Q
                         net (fo=1, routed)           1.665     7.450    montgomery_instance/adder/carry_reg
    SLICE_X18Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.574 r  montgomery_instance/adder/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.574    montgomery_instance/adder/a[691]_i_6_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.106 r  montgomery_instance/adder/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.106    montgomery_instance/adder/a_reg[691]_i_2_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  montgomery_instance/adder/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    montgomery_instance/adder/a_reg[695]_i_2_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  montgomery_instance/adder/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.334    montgomery_instance/adder/a_reg[699]_i_2_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  montgomery_instance/adder/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.448    montgomery_instance/adder/a_reg[703]_i_2_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  montgomery_instance/adder/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.562    montgomery_instance/adder/a_reg[707]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  montgomery_instance/adder/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.676    montgomery_instance/adder/a_reg[711]_i_2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  montgomery_instance/adder/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.790    montgomery_instance/adder/a_reg[715]_i_2_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  montgomery_instance/adder/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    montgomery_instance/adder/a_reg[719]_i_2_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  montgomery_instance/adder/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    montgomery_instance/adder/a_reg[723]_i_2_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  montgomery_instance/adder/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.132    montgomery_instance/adder/a_reg[727]_i_2_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  montgomery_instance/adder/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.246    montgomery_instance/adder/a_reg[731]_i_2_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  montgomery_instance/adder/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.360    montgomery_instance/adder/a_reg[735]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  montgomery_instance/adder/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    montgomery_instance/adder/a_reg[739]_i_2_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  montgomery_instance/adder/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.588    montgomery_instance/adder/a_reg[743]_i_2_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  montgomery_instance/adder/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    montgomery_instance/adder/a_reg[747]_i_2_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  montgomery_instance/adder/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.816    montgomery_instance/adder/a_reg[751]_i_2_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  montgomery_instance/adder/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.930    montgomery_instance/adder/a_reg[755]_i_2_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  montgomery_instance/adder/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.044    montgomery_instance/adder/a_reg[759]_i_2_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  montgomery_instance/adder/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.158    montgomery_instance/adder/a_reg[763]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  montgomery_instance/adder/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    montgomery_instance/adder/a_reg[767]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  montgomery_instance/adder/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.395    montgomery_instance/adder/a_reg[771]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  montgomery_instance/adder/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.509    montgomery_instance/adder/a_reg[775]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  montgomery_instance/adder/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    montgomery_instance/adder/a_reg[779]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  montgomery_instance/adder/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    montgomery_instance/adder/a_reg[783]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  montgomery_instance/adder/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    montgomery_instance/adder/a_reg[787]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  montgomery_instance/adder/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    montgomery_instance/adder/a_reg[791]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  montgomery_instance/adder/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    montgomery_instance/adder/a_reg[795]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  montgomery_instance/adder/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    montgomery_instance/adder/a_reg[799]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  montgomery_instance/adder/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    montgomery_instance/adder/a_reg[803]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  montgomery_instance/adder/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.421    montgomery_instance/adder/a_reg[807]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  montgomery_instance/adder/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    montgomery_instance/adder/a_reg[811]_i_2_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  montgomery_instance/adder/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.649    montgomery_instance/adder/a_reg[815]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  montgomery_instance/adder/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    montgomery_instance/adder/a_reg[819]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  montgomery_instance/adder/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.877    montgomery_instance/adder/a_reg[823]_i_2_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  montgomery_instance/adder/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[827]_i_2_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  montgomery_instance/adder/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.105    montgomery_instance/adder/a_reg[831]_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  montgomery_instance/adder/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.219    montgomery_instance/adder/a_reg[835]_i_2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  montgomery_instance/adder/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.333    montgomery_instance/adder/a_reg[839]_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  montgomery_instance/adder/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.447    montgomery_instance/adder/a_reg[843]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  montgomery_instance/adder/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.561    montgomery_instance/adder/a_reg[847]_i_2_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  montgomery_instance/adder/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.675    montgomery_instance/adder/a_reg[851]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  montgomery_instance/adder/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.789    montgomery_instance/adder/a_reg[855]_i_2_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.903 r  montgomery_instance/adder/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.903    montgomery_instance/adder/a_reg[859]_i_2_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.174 r  montgomery_instance/adder/carry_reg_reg_i_4/CO[0]
                         net (fo=173, routed)         1.299    14.473    montgomery_instance/adder/p_0_in
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.373    14.846 r  montgomery_instance/adder/a[867]_i_1/O
                         net (fo=1, routed)           0.000    14.846    montgomery_instance/adder/a_mux[867]
    SLICE_X23Y30         FDRE                                         r  montgomery_instance/adder/a_reg[867]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.487    14.879    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  montgomery_instance/adder/a_reg[867]/C
                         clock pessimism              0.277    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X23Y30         FDRE (Setup_fdre_C_D)        0.031    15.151    montgomery_instance/adder/a_reg[867]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[916]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 6.544ns (68.888%)  route 2.955ns (31.112%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/carry_reg_reg/Q
                         net (fo=1, routed)           1.665     7.450    montgomery_instance/adder/carry_reg
    SLICE_X18Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.574 r  montgomery_instance/adder/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.574    montgomery_instance/adder/a[691]_i_6_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.106 r  montgomery_instance/adder/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.106    montgomery_instance/adder/a_reg[691]_i_2_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  montgomery_instance/adder/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    montgomery_instance/adder/a_reg[695]_i_2_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  montgomery_instance/adder/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.334    montgomery_instance/adder/a_reg[699]_i_2_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  montgomery_instance/adder/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.448    montgomery_instance/adder/a_reg[703]_i_2_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  montgomery_instance/adder/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.562    montgomery_instance/adder/a_reg[707]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  montgomery_instance/adder/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.676    montgomery_instance/adder/a_reg[711]_i_2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  montgomery_instance/adder/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.790    montgomery_instance/adder/a_reg[715]_i_2_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  montgomery_instance/adder/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    montgomery_instance/adder/a_reg[719]_i_2_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  montgomery_instance/adder/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    montgomery_instance/adder/a_reg[723]_i_2_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  montgomery_instance/adder/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.132    montgomery_instance/adder/a_reg[727]_i_2_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  montgomery_instance/adder/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.246    montgomery_instance/adder/a_reg[731]_i_2_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  montgomery_instance/adder/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.360    montgomery_instance/adder/a_reg[735]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  montgomery_instance/adder/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    montgomery_instance/adder/a_reg[739]_i_2_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  montgomery_instance/adder/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.588    montgomery_instance/adder/a_reg[743]_i_2_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  montgomery_instance/adder/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    montgomery_instance/adder/a_reg[747]_i_2_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  montgomery_instance/adder/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.816    montgomery_instance/adder/a_reg[751]_i_2_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  montgomery_instance/adder/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.930    montgomery_instance/adder/a_reg[755]_i_2_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  montgomery_instance/adder/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.044    montgomery_instance/adder/a_reg[759]_i_2_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  montgomery_instance/adder/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.158    montgomery_instance/adder/a_reg[763]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  montgomery_instance/adder/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    montgomery_instance/adder/a_reg[767]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  montgomery_instance/adder/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.395    montgomery_instance/adder/a_reg[771]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  montgomery_instance/adder/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.509    montgomery_instance/adder/a_reg[775]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  montgomery_instance/adder/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    montgomery_instance/adder/a_reg[779]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  montgomery_instance/adder/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    montgomery_instance/adder/a_reg[783]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  montgomery_instance/adder/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    montgomery_instance/adder/a_reg[787]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  montgomery_instance/adder/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    montgomery_instance/adder/a_reg[791]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  montgomery_instance/adder/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    montgomery_instance/adder/a_reg[795]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  montgomery_instance/adder/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    montgomery_instance/adder/a_reg[799]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  montgomery_instance/adder/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    montgomery_instance/adder/a_reg[803]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  montgomery_instance/adder/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.421    montgomery_instance/adder/a_reg[807]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  montgomery_instance/adder/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    montgomery_instance/adder/a_reg[811]_i_2_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  montgomery_instance/adder/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.649    montgomery_instance/adder/a_reg[815]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  montgomery_instance/adder/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    montgomery_instance/adder/a_reg[819]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  montgomery_instance/adder/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.877    montgomery_instance/adder/a_reg[823]_i_2_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  montgomery_instance/adder/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[827]_i_2_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  montgomery_instance/adder/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.105    montgomery_instance/adder/a_reg[831]_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  montgomery_instance/adder/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.219    montgomery_instance/adder/a_reg[835]_i_2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  montgomery_instance/adder/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.333    montgomery_instance/adder/a_reg[839]_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  montgomery_instance/adder/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.447    montgomery_instance/adder/a_reg[843]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  montgomery_instance/adder/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.561    montgomery_instance/adder/a_reg[847]_i_2_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  montgomery_instance/adder/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.675    montgomery_instance/adder/a_reg[851]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  montgomery_instance/adder/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.789    montgomery_instance/adder/a_reg[855]_i_2_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.903 r  montgomery_instance/adder/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.903    montgomery_instance/adder/a_reg[859]_i_2_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.174 r  montgomery_instance/adder/carry_reg_reg_i_4/CO[0]
                         net (fo=173, routed)         1.282    14.456    montgomery_instance/adder/p_0_in
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.373    14.829 r  montgomery_instance/adder/a[916]_i_1/O
                         net (fo=1, routed)           0.000    14.829    montgomery_instance/adder/a_mux[916]
    SLICE_X23Y32         FDRE                                         r  montgomery_instance/adder/a_reg[916]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.490    14.882    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X23Y32         FDRE                                         r  montgomery_instance/adder/a_reg[916]/C
                         clock pessimism              0.277    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)        0.032    15.155    montgomery_instance/adder/a_reg[916]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[884]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 6.544ns (68.924%)  route 2.950ns (31.076%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/carry_reg_reg/Q
                         net (fo=1, routed)           1.665     7.450    montgomery_instance/adder/carry_reg
    SLICE_X18Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.574 r  montgomery_instance/adder/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.574    montgomery_instance/adder/a[691]_i_6_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.106 r  montgomery_instance/adder/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.106    montgomery_instance/adder/a_reg[691]_i_2_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  montgomery_instance/adder/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    montgomery_instance/adder/a_reg[695]_i_2_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  montgomery_instance/adder/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.334    montgomery_instance/adder/a_reg[699]_i_2_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  montgomery_instance/adder/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.448    montgomery_instance/adder/a_reg[703]_i_2_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  montgomery_instance/adder/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.562    montgomery_instance/adder/a_reg[707]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  montgomery_instance/adder/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.676    montgomery_instance/adder/a_reg[711]_i_2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  montgomery_instance/adder/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.790    montgomery_instance/adder/a_reg[715]_i_2_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  montgomery_instance/adder/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    montgomery_instance/adder/a_reg[719]_i_2_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  montgomery_instance/adder/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    montgomery_instance/adder/a_reg[723]_i_2_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  montgomery_instance/adder/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.132    montgomery_instance/adder/a_reg[727]_i_2_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  montgomery_instance/adder/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.246    montgomery_instance/adder/a_reg[731]_i_2_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  montgomery_instance/adder/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.360    montgomery_instance/adder/a_reg[735]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  montgomery_instance/adder/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    montgomery_instance/adder/a_reg[739]_i_2_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  montgomery_instance/adder/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.588    montgomery_instance/adder/a_reg[743]_i_2_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  montgomery_instance/adder/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    montgomery_instance/adder/a_reg[747]_i_2_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  montgomery_instance/adder/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.816    montgomery_instance/adder/a_reg[751]_i_2_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  montgomery_instance/adder/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.930    montgomery_instance/adder/a_reg[755]_i_2_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  montgomery_instance/adder/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.044    montgomery_instance/adder/a_reg[759]_i_2_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  montgomery_instance/adder/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.158    montgomery_instance/adder/a_reg[763]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  montgomery_instance/adder/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    montgomery_instance/adder/a_reg[767]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  montgomery_instance/adder/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.395    montgomery_instance/adder/a_reg[771]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  montgomery_instance/adder/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.509    montgomery_instance/adder/a_reg[775]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  montgomery_instance/adder/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    montgomery_instance/adder/a_reg[779]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  montgomery_instance/adder/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    montgomery_instance/adder/a_reg[783]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  montgomery_instance/adder/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    montgomery_instance/adder/a_reg[787]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  montgomery_instance/adder/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    montgomery_instance/adder/a_reg[791]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  montgomery_instance/adder/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    montgomery_instance/adder/a_reg[795]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  montgomery_instance/adder/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    montgomery_instance/adder/a_reg[799]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  montgomery_instance/adder/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    montgomery_instance/adder/a_reg[803]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  montgomery_instance/adder/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.421    montgomery_instance/adder/a_reg[807]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  montgomery_instance/adder/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    montgomery_instance/adder/a_reg[811]_i_2_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  montgomery_instance/adder/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.649    montgomery_instance/adder/a_reg[815]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  montgomery_instance/adder/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    montgomery_instance/adder/a_reg[819]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  montgomery_instance/adder/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.877    montgomery_instance/adder/a_reg[823]_i_2_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  montgomery_instance/adder/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[827]_i_2_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  montgomery_instance/adder/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.105    montgomery_instance/adder/a_reg[831]_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  montgomery_instance/adder/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.219    montgomery_instance/adder/a_reg[835]_i_2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  montgomery_instance/adder/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.333    montgomery_instance/adder/a_reg[839]_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  montgomery_instance/adder/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.447    montgomery_instance/adder/a_reg[843]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  montgomery_instance/adder/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.561    montgomery_instance/adder/a_reg[847]_i_2_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  montgomery_instance/adder/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.675    montgomery_instance/adder/a_reg[851]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  montgomery_instance/adder/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.789    montgomery_instance/adder/a_reg[855]_i_2_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.903 r  montgomery_instance/adder/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.903    montgomery_instance/adder/a_reg[859]_i_2_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.174 r  montgomery_instance/adder/carry_reg_reg_i_4/CO[0]
                         net (fo=173, routed)         1.277    14.451    montgomery_instance/adder/p_0_in
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.373    14.824 r  montgomery_instance/adder/a[884]_i_1/O
                         net (fo=1, routed)           0.000    14.824    montgomery_instance/adder/a_mux[884]
    SLICE_X23Y32         FDRE                                         r  montgomery_instance/adder/a_reg[884]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.490    14.882    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X23Y32         FDRE                                         r  montgomery_instance/adder/a_reg[884]/C
                         clock pessimism              0.277    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)        0.031    15.154    montgomery_instance/adder/a_reg[884]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[889]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 6.544ns (68.908%)  route 2.953ns (31.092%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/carry_reg_reg/Q
                         net (fo=1, routed)           1.665     7.450    montgomery_instance/adder/carry_reg
    SLICE_X18Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.574 r  montgomery_instance/adder/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.574    montgomery_instance/adder/a[691]_i_6_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.106 r  montgomery_instance/adder/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.106    montgomery_instance/adder/a_reg[691]_i_2_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  montgomery_instance/adder/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    montgomery_instance/adder/a_reg[695]_i_2_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  montgomery_instance/adder/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.334    montgomery_instance/adder/a_reg[699]_i_2_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  montgomery_instance/adder/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.448    montgomery_instance/adder/a_reg[703]_i_2_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  montgomery_instance/adder/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.562    montgomery_instance/adder/a_reg[707]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  montgomery_instance/adder/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.676    montgomery_instance/adder/a_reg[711]_i_2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  montgomery_instance/adder/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.790    montgomery_instance/adder/a_reg[715]_i_2_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  montgomery_instance/adder/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    montgomery_instance/adder/a_reg[719]_i_2_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  montgomery_instance/adder/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    montgomery_instance/adder/a_reg[723]_i_2_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  montgomery_instance/adder/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.132    montgomery_instance/adder/a_reg[727]_i_2_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  montgomery_instance/adder/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.246    montgomery_instance/adder/a_reg[731]_i_2_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  montgomery_instance/adder/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.360    montgomery_instance/adder/a_reg[735]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  montgomery_instance/adder/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    montgomery_instance/adder/a_reg[739]_i_2_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  montgomery_instance/adder/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.588    montgomery_instance/adder/a_reg[743]_i_2_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  montgomery_instance/adder/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    montgomery_instance/adder/a_reg[747]_i_2_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  montgomery_instance/adder/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.816    montgomery_instance/adder/a_reg[751]_i_2_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  montgomery_instance/adder/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.930    montgomery_instance/adder/a_reg[755]_i_2_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  montgomery_instance/adder/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.044    montgomery_instance/adder/a_reg[759]_i_2_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  montgomery_instance/adder/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.158    montgomery_instance/adder/a_reg[763]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  montgomery_instance/adder/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    montgomery_instance/adder/a_reg[767]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  montgomery_instance/adder/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.395    montgomery_instance/adder/a_reg[771]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  montgomery_instance/adder/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.509    montgomery_instance/adder/a_reg[775]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  montgomery_instance/adder/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    montgomery_instance/adder/a_reg[779]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  montgomery_instance/adder/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    montgomery_instance/adder/a_reg[783]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  montgomery_instance/adder/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    montgomery_instance/adder/a_reg[787]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  montgomery_instance/adder/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    montgomery_instance/adder/a_reg[791]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  montgomery_instance/adder/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    montgomery_instance/adder/a_reg[795]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  montgomery_instance/adder/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    montgomery_instance/adder/a_reg[799]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  montgomery_instance/adder/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    montgomery_instance/adder/a_reg[803]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  montgomery_instance/adder/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.421    montgomery_instance/adder/a_reg[807]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  montgomery_instance/adder/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    montgomery_instance/adder/a_reg[811]_i_2_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  montgomery_instance/adder/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.649    montgomery_instance/adder/a_reg[815]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  montgomery_instance/adder/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    montgomery_instance/adder/a_reg[819]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  montgomery_instance/adder/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.877    montgomery_instance/adder/a_reg[823]_i_2_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  montgomery_instance/adder/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[827]_i_2_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  montgomery_instance/adder/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.105    montgomery_instance/adder/a_reg[831]_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  montgomery_instance/adder/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.219    montgomery_instance/adder/a_reg[835]_i_2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  montgomery_instance/adder/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.333    montgomery_instance/adder/a_reg[839]_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  montgomery_instance/adder/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.447    montgomery_instance/adder/a_reg[843]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  montgomery_instance/adder/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.561    montgomery_instance/adder/a_reg[847]_i_2_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  montgomery_instance/adder/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.675    montgomery_instance/adder/a_reg[851]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  montgomery_instance/adder/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.789    montgomery_instance/adder/a_reg[855]_i_2_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.903 r  montgomery_instance/adder/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.903    montgomery_instance/adder/a_reg[859]_i_2_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.174 r  montgomery_instance/adder/carry_reg_reg_i_4/CO[0]
                         net (fo=173, routed)         1.279    14.453    montgomery_instance/adder/p_0_in
    SLICE_X19Y33         LUT6 (Prop_lut6_I1_O)        0.373    14.826 r  montgomery_instance/adder/a[889]_i_1/O
                         net (fo=1, routed)           0.000    14.826    montgomery_instance/adder/a_mux[889]
    SLICE_X19Y33         FDRE                                         r  montgomery_instance/adder/a_reg[889]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.496    14.888    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y33         FDRE                                         r  montgomery_instance/adder/a_reg[889]/C
                         clock pessimism              0.277    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X19Y33         FDRE (Setup_fdre_C_D)        0.031    15.160    montgomery_instance/adder/a_reg[889]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[874]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 6.544ns (69.138%)  route 2.921ns (30.861%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/carry_reg_reg/Q
                         net (fo=1, routed)           1.665     7.450    montgomery_instance/adder/carry_reg
    SLICE_X18Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.574 r  montgomery_instance/adder/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.574    montgomery_instance/adder/a[691]_i_6_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.106 r  montgomery_instance/adder/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.106    montgomery_instance/adder/a_reg[691]_i_2_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  montgomery_instance/adder/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    montgomery_instance/adder/a_reg[695]_i_2_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  montgomery_instance/adder/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.334    montgomery_instance/adder/a_reg[699]_i_2_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  montgomery_instance/adder/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.448    montgomery_instance/adder/a_reg[703]_i_2_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  montgomery_instance/adder/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.562    montgomery_instance/adder/a_reg[707]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  montgomery_instance/adder/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.676    montgomery_instance/adder/a_reg[711]_i_2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  montgomery_instance/adder/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.790    montgomery_instance/adder/a_reg[715]_i_2_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  montgomery_instance/adder/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    montgomery_instance/adder/a_reg[719]_i_2_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  montgomery_instance/adder/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    montgomery_instance/adder/a_reg[723]_i_2_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  montgomery_instance/adder/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.132    montgomery_instance/adder/a_reg[727]_i_2_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  montgomery_instance/adder/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.246    montgomery_instance/adder/a_reg[731]_i_2_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  montgomery_instance/adder/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.360    montgomery_instance/adder/a_reg[735]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  montgomery_instance/adder/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    montgomery_instance/adder/a_reg[739]_i_2_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  montgomery_instance/adder/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.588    montgomery_instance/adder/a_reg[743]_i_2_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  montgomery_instance/adder/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    montgomery_instance/adder/a_reg[747]_i_2_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  montgomery_instance/adder/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.816    montgomery_instance/adder/a_reg[751]_i_2_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  montgomery_instance/adder/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.930    montgomery_instance/adder/a_reg[755]_i_2_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  montgomery_instance/adder/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.044    montgomery_instance/adder/a_reg[759]_i_2_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  montgomery_instance/adder/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.158    montgomery_instance/adder/a_reg[763]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  montgomery_instance/adder/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    montgomery_instance/adder/a_reg[767]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  montgomery_instance/adder/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.395    montgomery_instance/adder/a_reg[771]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  montgomery_instance/adder/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.509    montgomery_instance/adder/a_reg[775]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  montgomery_instance/adder/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    montgomery_instance/adder/a_reg[779]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  montgomery_instance/adder/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    montgomery_instance/adder/a_reg[783]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  montgomery_instance/adder/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    montgomery_instance/adder/a_reg[787]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  montgomery_instance/adder/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    montgomery_instance/adder/a_reg[791]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  montgomery_instance/adder/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    montgomery_instance/adder/a_reg[795]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  montgomery_instance/adder/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    montgomery_instance/adder/a_reg[799]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  montgomery_instance/adder/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    montgomery_instance/adder/a_reg[803]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  montgomery_instance/adder/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.421    montgomery_instance/adder/a_reg[807]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  montgomery_instance/adder/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    montgomery_instance/adder/a_reg[811]_i_2_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  montgomery_instance/adder/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.649    montgomery_instance/adder/a_reg[815]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  montgomery_instance/adder/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    montgomery_instance/adder/a_reg[819]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  montgomery_instance/adder/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.877    montgomery_instance/adder/a_reg[823]_i_2_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  montgomery_instance/adder/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[827]_i_2_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  montgomery_instance/adder/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.105    montgomery_instance/adder/a_reg[831]_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  montgomery_instance/adder/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.219    montgomery_instance/adder/a_reg[835]_i_2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  montgomery_instance/adder/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.333    montgomery_instance/adder/a_reg[839]_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  montgomery_instance/adder/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.447    montgomery_instance/adder/a_reg[843]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  montgomery_instance/adder/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.561    montgomery_instance/adder/a_reg[847]_i_2_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  montgomery_instance/adder/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.675    montgomery_instance/adder/a_reg[851]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  montgomery_instance/adder/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.789    montgomery_instance/adder/a_reg[855]_i_2_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.903 r  montgomery_instance/adder/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.903    montgomery_instance/adder/a_reg[859]_i_2_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.174 r  montgomery_instance/adder/carry_reg_reg_i_4/CO[0]
                         net (fo=173, routed)         1.247    14.421    montgomery_instance/adder/p_0_in
    SLICE_X25Y32         LUT6 (Prop_lut6_I1_O)        0.373    14.794 r  montgomery_instance/adder/a[874]_i_1/O
                         net (fo=1, routed)           0.000    14.794    montgomery_instance/adder/a_mux[874]
    SLICE_X25Y32         FDRE                                         r  montgomery_instance/adder/a_reg[874]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.490    14.882    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  montgomery_instance/adder/a_reg[874]/C
                         clock pessimism              0.277    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.032    15.155    montgomery_instance/adder/a_reg[874]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[914]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 6.544ns (69.392%)  route 2.886ns (30.608%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/carry_reg_reg/Q
                         net (fo=1, routed)           1.665     7.450    montgomery_instance/adder/carry_reg
    SLICE_X18Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.574 r  montgomery_instance/adder/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.574    montgomery_instance/adder/a[691]_i_6_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.106 r  montgomery_instance/adder/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.106    montgomery_instance/adder/a_reg[691]_i_2_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  montgomery_instance/adder/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    montgomery_instance/adder/a_reg[695]_i_2_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  montgomery_instance/adder/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.334    montgomery_instance/adder/a_reg[699]_i_2_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  montgomery_instance/adder/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.448    montgomery_instance/adder/a_reg[703]_i_2_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  montgomery_instance/adder/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.562    montgomery_instance/adder/a_reg[707]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  montgomery_instance/adder/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.676    montgomery_instance/adder/a_reg[711]_i_2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  montgomery_instance/adder/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.790    montgomery_instance/adder/a_reg[715]_i_2_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  montgomery_instance/adder/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    montgomery_instance/adder/a_reg[719]_i_2_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  montgomery_instance/adder/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    montgomery_instance/adder/a_reg[723]_i_2_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  montgomery_instance/adder/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.132    montgomery_instance/adder/a_reg[727]_i_2_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  montgomery_instance/adder/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.246    montgomery_instance/adder/a_reg[731]_i_2_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  montgomery_instance/adder/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.360    montgomery_instance/adder/a_reg[735]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  montgomery_instance/adder/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    montgomery_instance/adder/a_reg[739]_i_2_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  montgomery_instance/adder/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.588    montgomery_instance/adder/a_reg[743]_i_2_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  montgomery_instance/adder/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    montgomery_instance/adder/a_reg[747]_i_2_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  montgomery_instance/adder/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.816    montgomery_instance/adder/a_reg[751]_i_2_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  montgomery_instance/adder/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.930    montgomery_instance/adder/a_reg[755]_i_2_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  montgomery_instance/adder/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.044    montgomery_instance/adder/a_reg[759]_i_2_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  montgomery_instance/adder/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.158    montgomery_instance/adder/a_reg[763]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  montgomery_instance/adder/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    montgomery_instance/adder/a_reg[767]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  montgomery_instance/adder/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.395    montgomery_instance/adder/a_reg[771]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  montgomery_instance/adder/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.509    montgomery_instance/adder/a_reg[775]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  montgomery_instance/adder/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    montgomery_instance/adder/a_reg[779]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  montgomery_instance/adder/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    montgomery_instance/adder/a_reg[783]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  montgomery_instance/adder/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    montgomery_instance/adder/a_reg[787]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  montgomery_instance/adder/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    montgomery_instance/adder/a_reg[791]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  montgomery_instance/adder/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    montgomery_instance/adder/a_reg[795]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  montgomery_instance/adder/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    montgomery_instance/adder/a_reg[799]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  montgomery_instance/adder/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    montgomery_instance/adder/a_reg[803]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  montgomery_instance/adder/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.421    montgomery_instance/adder/a_reg[807]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  montgomery_instance/adder/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    montgomery_instance/adder/a_reg[811]_i_2_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  montgomery_instance/adder/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.649    montgomery_instance/adder/a_reg[815]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  montgomery_instance/adder/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    montgomery_instance/adder/a_reg[819]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  montgomery_instance/adder/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.877    montgomery_instance/adder/a_reg[823]_i_2_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  montgomery_instance/adder/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[827]_i_2_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  montgomery_instance/adder/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.105    montgomery_instance/adder/a_reg[831]_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  montgomery_instance/adder/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.219    montgomery_instance/adder/a_reg[835]_i_2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  montgomery_instance/adder/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.333    montgomery_instance/adder/a_reg[839]_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  montgomery_instance/adder/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.447    montgomery_instance/adder/a_reg[843]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  montgomery_instance/adder/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.561    montgomery_instance/adder/a_reg[847]_i_2_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  montgomery_instance/adder/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.675    montgomery_instance/adder/a_reg[851]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  montgomery_instance/adder/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.789    montgomery_instance/adder/a_reg[855]_i_2_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.903 r  montgomery_instance/adder/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.903    montgomery_instance/adder/a_reg[859]_i_2_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.174 r  montgomery_instance/adder/carry_reg_reg_i_4/CO[0]
                         net (fo=173, routed)         1.212    14.387    montgomery_instance/adder/p_0_in
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.373    14.760 r  montgomery_instance/adder/a[914]_i_1/O
                         net (fo=1, routed)           0.000    14.760    montgomery_instance/adder/a_mux[914]
    SLICE_X21Y34         FDRE                                         r  montgomery_instance/adder/a_reg[914]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.496    14.888    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y34         FDRE                                         r  montgomery_instance/adder/a_reg[914]/C
                         clock pessimism              0.277    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X21Y34         FDRE (Setup_fdre_C_D)        0.031    15.160    montgomery_instance/adder/a_reg[914]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[877]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 6.544ns (69.469%)  route 2.876ns (30.531%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/carry_reg_reg/Q
                         net (fo=1, routed)           1.665     7.450    montgomery_instance/adder/carry_reg
    SLICE_X18Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.574 r  montgomery_instance/adder/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.574    montgomery_instance/adder/a[691]_i_6_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.106 r  montgomery_instance/adder/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.106    montgomery_instance/adder/a_reg[691]_i_2_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  montgomery_instance/adder/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    montgomery_instance/adder/a_reg[695]_i_2_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  montgomery_instance/adder/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.334    montgomery_instance/adder/a_reg[699]_i_2_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  montgomery_instance/adder/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.448    montgomery_instance/adder/a_reg[703]_i_2_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  montgomery_instance/adder/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.562    montgomery_instance/adder/a_reg[707]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  montgomery_instance/adder/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.676    montgomery_instance/adder/a_reg[711]_i_2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  montgomery_instance/adder/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.790    montgomery_instance/adder/a_reg[715]_i_2_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  montgomery_instance/adder/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    montgomery_instance/adder/a_reg[719]_i_2_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  montgomery_instance/adder/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    montgomery_instance/adder/a_reg[723]_i_2_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  montgomery_instance/adder/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.132    montgomery_instance/adder/a_reg[727]_i_2_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  montgomery_instance/adder/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.246    montgomery_instance/adder/a_reg[731]_i_2_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  montgomery_instance/adder/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.360    montgomery_instance/adder/a_reg[735]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  montgomery_instance/adder/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    montgomery_instance/adder/a_reg[739]_i_2_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  montgomery_instance/adder/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.588    montgomery_instance/adder/a_reg[743]_i_2_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  montgomery_instance/adder/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    montgomery_instance/adder/a_reg[747]_i_2_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  montgomery_instance/adder/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.816    montgomery_instance/adder/a_reg[751]_i_2_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  montgomery_instance/adder/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.930    montgomery_instance/adder/a_reg[755]_i_2_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  montgomery_instance/adder/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.044    montgomery_instance/adder/a_reg[759]_i_2_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  montgomery_instance/adder/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.158    montgomery_instance/adder/a_reg[763]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  montgomery_instance/adder/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    montgomery_instance/adder/a_reg[767]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  montgomery_instance/adder/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.395    montgomery_instance/adder/a_reg[771]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  montgomery_instance/adder/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.509    montgomery_instance/adder/a_reg[775]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  montgomery_instance/adder/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    montgomery_instance/adder/a_reg[779]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  montgomery_instance/adder/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    montgomery_instance/adder/a_reg[783]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  montgomery_instance/adder/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    montgomery_instance/adder/a_reg[787]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  montgomery_instance/adder/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    montgomery_instance/adder/a_reg[791]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  montgomery_instance/adder/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    montgomery_instance/adder/a_reg[795]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  montgomery_instance/adder/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    montgomery_instance/adder/a_reg[799]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  montgomery_instance/adder/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    montgomery_instance/adder/a_reg[803]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  montgomery_instance/adder/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.421    montgomery_instance/adder/a_reg[807]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  montgomery_instance/adder/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    montgomery_instance/adder/a_reg[811]_i_2_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  montgomery_instance/adder/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.649    montgomery_instance/adder/a_reg[815]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  montgomery_instance/adder/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    montgomery_instance/adder/a_reg[819]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  montgomery_instance/adder/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.877    montgomery_instance/adder/a_reg[823]_i_2_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  montgomery_instance/adder/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[827]_i_2_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  montgomery_instance/adder/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.105    montgomery_instance/adder/a_reg[831]_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  montgomery_instance/adder/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.219    montgomery_instance/adder/a_reg[835]_i_2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  montgomery_instance/adder/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.333    montgomery_instance/adder/a_reg[839]_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  montgomery_instance/adder/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.447    montgomery_instance/adder/a_reg[843]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  montgomery_instance/adder/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.561    montgomery_instance/adder/a_reg[847]_i_2_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  montgomery_instance/adder/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.675    montgomery_instance/adder/a_reg[851]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  montgomery_instance/adder/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.789    montgomery_instance/adder/a_reg[855]_i_2_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.903 r  montgomery_instance/adder/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.903    montgomery_instance/adder/a_reg[859]_i_2_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.174 r  montgomery_instance/adder/carry_reg_reg_i_4/CO[0]
                         net (fo=173, routed)         1.202    14.376    montgomery_instance/adder/p_0_in
    SLICE_X23Y31         LUT6 (Prop_lut6_I1_O)        0.373    14.749 r  montgomery_instance/adder/a[877]_i_1/O
                         net (fo=1, routed)           0.000    14.749    montgomery_instance/adder/a_mux[877]
    SLICE_X23Y31         FDRE                                         r  montgomery_instance/adder/a_reg[877]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.488    14.880    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  montgomery_instance/adder/a_reg[877]/C
                         clock pessimism              0.277    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X23Y31         FDRE (Setup_fdre_C_D)        0.029    15.150    montgomery_instance/adder/a_reg[877]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -14.749    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[923]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 6.544ns (69.399%)  route 2.885ns (30.600%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/carry_reg_reg/Q
                         net (fo=1, routed)           1.665     7.450    montgomery_instance/adder/carry_reg
    SLICE_X18Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.574 r  montgomery_instance/adder/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.574    montgomery_instance/adder/a[691]_i_6_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.106 r  montgomery_instance/adder/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.106    montgomery_instance/adder/a_reg[691]_i_2_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  montgomery_instance/adder/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    montgomery_instance/adder/a_reg[695]_i_2_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  montgomery_instance/adder/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.334    montgomery_instance/adder/a_reg[699]_i_2_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  montgomery_instance/adder/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.448    montgomery_instance/adder/a_reg[703]_i_2_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  montgomery_instance/adder/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.562    montgomery_instance/adder/a_reg[707]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  montgomery_instance/adder/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.676    montgomery_instance/adder/a_reg[711]_i_2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  montgomery_instance/adder/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.790    montgomery_instance/adder/a_reg[715]_i_2_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  montgomery_instance/adder/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    montgomery_instance/adder/a_reg[719]_i_2_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  montgomery_instance/adder/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    montgomery_instance/adder/a_reg[723]_i_2_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  montgomery_instance/adder/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.132    montgomery_instance/adder/a_reg[727]_i_2_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  montgomery_instance/adder/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.246    montgomery_instance/adder/a_reg[731]_i_2_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  montgomery_instance/adder/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.360    montgomery_instance/adder/a_reg[735]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  montgomery_instance/adder/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    montgomery_instance/adder/a_reg[739]_i_2_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  montgomery_instance/adder/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.588    montgomery_instance/adder/a_reg[743]_i_2_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  montgomery_instance/adder/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    montgomery_instance/adder/a_reg[747]_i_2_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  montgomery_instance/adder/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.816    montgomery_instance/adder/a_reg[751]_i_2_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  montgomery_instance/adder/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.930    montgomery_instance/adder/a_reg[755]_i_2_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  montgomery_instance/adder/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.044    montgomery_instance/adder/a_reg[759]_i_2_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  montgomery_instance/adder/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.158    montgomery_instance/adder/a_reg[763]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  montgomery_instance/adder/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    montgomery_instance/adder/a_reg[767]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  montgomery_instance/adder/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.395    montgomery_instance/adder/a_reg[771]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  montgomery_instance/adder/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.509    montgomery_instance/adder/a_reg[775]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  montgomery_instance/adder/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    montgomery_instance/adder/a_reg[779]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  montgomery_instance/adder/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    montgomery_instance/adder/a_reg[783]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  montgomery_instance/adder/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    montgomery_instance/adder/a_reg[787]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  montgomery_instance/adder/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    montgomery_instance/adder/a_reg[791]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  montgomery_instance/adder/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    montgomery_instance/adder/a_reg[795]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  montgomery_instance/adder/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    montgomery_instance/adder/a_reg[799]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  montgomery_instance/adder/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    montgomery_instance/adder/a_reg[803]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  montgomery_instance/adder/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.421    montgomery_instance/adder/a_reg[807]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  montgomery_instance/adder/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    montgomery_instance/adder/a_reg[811]_i_2_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  montgomery_instance/adder/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.649    montgomery_instance/adder/a_reg[815]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  montgomery_instance/adder/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    montgomery_instance/adder/a_reg[819]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  montgomery_instance/adder/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.877    montgomery_instance/adder/a_reg[823]_i_2_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  montgomery_instance/adder/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[827]_i_2_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  montgomery_instance/adder/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.105    montgomery_instance/adder/a_reg[831]_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  montgomery_instance/adder/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.219    montgomery_instance/adder/a_reg[835]_i_2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  montgomery_instance/adder/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.333    montgomery_instance/adder/a_reg[839]_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  montgomery_instance/adder/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.447    montgomery_instance/adder/a_reg[843]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  montgomery_instance/adder/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.561    montgomery_instance/adder/a_reg[847]_i_2_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  montgomery_instance/adder/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.675    montgomery_instance/adder/a_reg[851]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  montgomery_instance/adder/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.789    montgomery_instance/adder/a_reg[855]_i_2_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.903 r  montgomery_instance/adder/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.903    montgomery_instance/adder/a_reg[859]_i_2_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.174 r  montgomery_instance/adder/carry_reg_reg_i_4/CO[0]
                         net (fo=173, routed)         1.211    14.386    montgomery_instance/adder/p_0_in
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.373    14.759 r  montgomery_instance/adder/a[923]_i_1/O
                         net (fo=1, routed)           0.000    14.759    montgomery_instance/adder/a_mux[923]
    SLICE_X21Y34         FDRE                                         r  montgomery_instance/adder/a_reg[923]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.496    14.888    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y34         FDRE                                         r  montgomery_instance/adder/a_reg[923]/C
                         clock pessimism              0.277    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X21Y34         FDRE (Setup_fdre_C_D)        0.032    15.161    montgomery_instance/adder/a_reg[923]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[878]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 6.544ns (69.491%)  route 2.873ns (30.509%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/carry_reg_reg/Q
                         net (fo=1, routed)           1.665     7.450    montgomery_instance/adder/carry_reg
    SLICE_X18Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.574 r  montgomery_instance/adder/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.574    montgomery_instance/adder/a[691]_i_6_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.106 r  montgomery_instance/adder/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.106    montgomery_instance/adder/a_reg[691]_i_2_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  montgomery_instance/adder/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    montgomery_instance/adder/a_reg[695]_i_2_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  montgomery_instance/adder/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.334    montgomery_instance/adder/a_reg[699]_i_2_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  montgomery_instance/adder/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.448    montgomery_instance/adder/a_reg[703]_i_2_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  montgomery_instance/adder/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.562    montgomery_instance/adder/a_reg[707]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  montgomery_instance/adder/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.676    montgomery_instance/adder/a_reg[711]_i_2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  montgomery_instance/adder/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.790    montgomery_instance/adder/a_reg[715]_i_2_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  montgomery_instance/adder/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    montgomery_instance/adder/a_reg[719]_i_2_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  montgomery_instance/adder/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    montgomery_instance/adder/a_reg[723]_i_2_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  montgomery_instance/adder/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.132    montgomery_instance/adder/a_reg[727]_i_2_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  montgomery_instance/adder/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.246    montgomery_instance/adder/a_reg[731]_i_2_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  montgomery_instance/adder/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.360    montgomery_instance/adder/a_reg[735]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  montgomery_instance/adder/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    montgomery_instance/adder/a_reg[739]_i_2_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  montgomery_instance/adder/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.588    montgomery_instance/adder/a_reg[743]_i_2_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  montgomery_instance/adder/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    montgomery_instance/adder/a_reg[747]_i_2_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  montgomery_instance/adder/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.816    montgomery_instance/adder/a_reg[751]_i_2_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  montgomery_instance/adder/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.930    montgomery_instance/adder/a_reg[755]_i_2_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  montgomery_instance/adder/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.044    montgomery_instance/adder/a_reg[759]_i_2_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  montgomery_instance/adder/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.158    montgomery_instance/adder/a_reg[763]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  montgomery_instance/adder/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    montgomery_instance/adder/a_reg[767]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  montgomery_instance/adder/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.395    montgomery_instance/adder/a_reg[771]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  montgomery_instance/adder/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.509    montgomery_instance/adder/a_reg[775]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  montgomery_instance/adder/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    montgomery_instance/adder/a_reg[779]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  montgomery_instance/adder/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    montgomery_instance/adder/a_reg[783]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  montgomery_instance/adder/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    montgomery_instance/adder/a_reg[787]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  montgomery_instance/adder/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    montgomery_instance/adder/a_reg[791]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  montgomery_instance/adder/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    montgomery_instance/adder/a_reg[795]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  montgomery_instance/adder/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    montgomery_instance/adder/a_reg[799]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  montgomery_instance/adder/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    montgomery_instance/adder/a_reg[803]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  montgomery_instance/adder/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.421    montgomery_instance/adder/a_reg[807]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  montgomery_instance/adder/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    montgomery_instance/adder/a_reg[811]_i_2_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  montgomery_instance/adder/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.649    montgomery_instance/adder/a_reg[815]_i_2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  montgomery_instance/adder/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    montgomery_instance/adder/a_reg[819]_i_2_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  montgomery_instance/adder/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.877    montgomery_instance/adder/a_reg[823]_i_2_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  montgomery_instance/adder/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[827]_i_2_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  montgomery_instance/adder/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.105    montgomery_instance/adder/a_reg[831]_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  montgomery_instance/adder/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.219    montgomery_instance/adder/a_reg[835]_i_2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  montgomery_instance/adder/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.333    montgomery_instance/adder/a_reg[839]_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  montgomery_instance/adder/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.447    montgomery_instance/adder/a_reg[843]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  montgomery_instance/adder/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.561    montgomery_instance/adder/a_reg[847]_i_2_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  montgomery_instance/adder/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.675    montgomery_instance/adder/a_reg[851]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.789 r  montgomery_instance/adder/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.789    montgomery_instance/adder/a_reg[855]_i_2_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.903 r  montgomery_instance/adder/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.903    montgomery_instance/adder/a_reg[859]_i_2_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.174 r  montgomery_instance/adder/carry_reg_reg_i_4/CO[0]
                         net (fo=173, routed)         1.199    14.373    montgomery_instance/adder/p_0_in
    SLICE_X23Y31         LUT6 (Prop_lut6_I1_O)        0.373    14.746 r  montgomery_instance/adder/a[878]_i_1/O
                         net (fo=1, routed)           0.000    14.746    montgomery_instance/adder/a_mux[878]
    SLICE_X23Y31         FDRE                                         r  montgomery_instance/adder/a_reg[878]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.488    14.880    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  montgomery_instance/adder/a_reg[878]/C
                         clock pessimism              0.277    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X23Y31         FDRE (Setup_fdre_C_D)        0.031    15.152    montgomery_instance/adder/a_reg[878]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/carry_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 7.479ns (79.516%)  route 1.927ns (20.484%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.661     5.329    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X25Y18         FDRE                                         r  montgomery_instance/adder/a_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  montgomery_instance/adder/a_reg[172]/Q
                         net (fo=4, routed)           0.618     6.403    montgomery_instance/adder/adder_result[172]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.527 r  montgomery_instance/adder/a[863]_i_6/O
                         net (fo=1, routed)           0.000     6.527    montgomery_instance/adder/a[863]_i_6_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.040 r  montgomery_instance/adder/a_reg[863]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.040    montgomery_instance/adder/a_reg[863]_i_2_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  montgomery_instance/adder/a_reg[867]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    montgomery_instance/adder/a_reg[867]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  montgomery_instance/adder/a_reg[871]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.274    montgomery_instance/adder/a_reg[871]_i_2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  montgomery_instance/adder/a_reg[875]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.391    montgomery_instance/adder/a_reg[875]_i_2_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  montgomery_instance/adder/a_reg[879]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.508    montgomery_instance/adder/a_reg[879]_i_2_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.625 r  montgomery_instance/adder/a_reg[883]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.625    montgomery_instance/adder/a_reg[883]_i_2_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.742 r  montgomery_instance/adder/a_reg[887]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    montgomery_instance/adder/a_reg[887]_i_2_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.859 r  montgomery_instance/adder/a_reg[891]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.868    montgomery_instance/adder/a_reg[891]_i_2_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.985 r  montgomery_instance/adder/a_reg[895]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.985    montgomery_instance/adder/a_reg[895]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.102 r  montgomery_instance/adder/a_reg[899]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.102    montgomery_instance/adder/a_reg[899]_i_2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.219 r  montgomery_instance/adder/a_reg[903]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.219    montgomery_instance/adder/a_reg[903]_i_2_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.336 r  montgomery_instance/adder/a_reg[907]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.336    montgomery_instance/adder/a_reg[907]_i_2_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.453 r  montgomery_instance/adder/a_reg[911]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.453    montgomery_instance/adder/a_reg[911]_i_2_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.570 r  montgomery_instance/adder/a_reg[915]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.570    montgomery_instance/adder/a_reg[915]_i_2_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.687 r  montgomery_instance/adder/a_reg[919]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.687    montgomery_instance/adder/a_reg[919]_i_2_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.804 r  montgomery_instance/adder/a_reg[923]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.804    montgomery_instance/adder/a_reg[923]_i_2_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.921 r  montgomery_instance/adder/a_reg[927]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    montgomery_instance/adder/a_reg[927]_i_2_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  montgomery_instance/adder/a_reg[931]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.038    montgomery_instance/adder/a_reg[931]_i_2_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  montgomery_instance/adder/a_reg[935]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.155    montgomery_instance/adder/a_reg[935]_i_2_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  montgomery_instance/adder/a_reg[939]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.272    montgomery_instance/adder/a_reg[939]_i_2_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  montgomery_instance/adder/a_reg[943]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    montgomery_instance/adder/a_reg[943]_i_2_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  montgomery_instance/adder/a_reg[947]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    montgomery_instance/adder/a_reg[947]_i_2_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  montgomery_instance/adder/a_reg[951]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    montgomery_instance/adder/a_reg[951]_i_2_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  montgomery_instance/adder/a_reg[955]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    montgomery_instance/adder/a_reg[955]_i_2_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  montgomery_instance/adder/a_reg[959]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    montgomery_instance/adder/a_reg[959]_i_2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  montgomery_instance/adder/a_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    montgomery_instance/adder/a_reg[963]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  montgomery_instance/adder/a_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    montgomery_instance/adder/a_reg[967]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  montgomery_instance/adder/a_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    montgomery_instance/adder/a_reg[971]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  montgomery_instance/adder/a_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    montgomery_instance/adder/a_reg[975]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  montgomery_instance/adder/a_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    montgomery_instance/adder/a_reg[979]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  montgomery_instance/adder/a_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    montgomery_instance/adder/a_reg[983]_i_2_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  montgomery_instance/adder/a_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    montgomery_instance/adder/a_reg[987]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  montgomery_instance/adder/a_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.794    montgomery_instance/adder/a_reg[991]_i_2_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.911 r  montgomery_instance/adder/a_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.911    montgomery_instance/adder/a_reg[995]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.028 r  montgomery_instance/adder/a_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.028    montgomery_instance/adder/a_reg[999]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.145 r  montgomery_instance/adder/a_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.145    montgomery_instance/adder/a_reg[1003]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.262 r  montgomery_instance/adder/a_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.262    montgomery_instance/adder/a_reg[1007]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.379 r  montgomery_instance/adder/a_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.379    montgomery_instance/adder/a_reg[1011]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.496 r  montgomery_instance/adder/a_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.496    montgomery_instance/adder/a_reg[1015]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.613 r  montgomery_instance/adder/a_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.613    montgomery_instance/adder/a_reg[1019]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.852 r  montgomery_instance/adder/a_reg[1023]_i_2/O[2]
                         net (fo=2, routed)           0.616    12.467    montgomery_instance_n_162
    SLICE_X22Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.318 r  a_reg[1024]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.318    a_reg[1024]_i_2_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.432 r  a_reg[1028]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.432    a_reg[1028]_i_2_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.745 r  carry_reg_reg_i_3/O[3]
                         net (fo=1, routed)           0.684    14.429    montgomery_instance/adder/a_reg[343]_0[3]
    SLICE_X19Y51         LUT5 (Prop_lut5_I2_O)        0.306    14.735 r  montgomery_instance/adder/carry_reg_i_1/O
                         net (fo=1, routed)           0.000    14.735    montgomery_instance/adder/carry_mux
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        1.488    14.879    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  montgomery_instance/adder/carry_reg_reg/C
                         clock pessimism              0.277    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X19Y51         FDRE (Setup_fdre_C_D)        0.029    15.150    montgomery_instance/adder/carry_reg_reg
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                  0.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 in_b_reg[963]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b_reg[963]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.245%)  route 0.165ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.587     1.499    clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  in_b_reg[963]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.647 r  in_b_reg[963]/Q
                         net (fo=2, routed)           0.165     1.812    montgomery_instance/in_b[963]
    SLICE_X39Y49         FDRE                                         r  montgomery_instance/b_reg[963]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.862     2.021    montgomery_instance/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  montgomery_instance/b_reg[963]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.019     1.793    montgomery_instance/b_reg[963]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 montgomery_instance/adder/a_reg[863]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[861]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.759%)  route 0.230ns (55.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.562     1.474    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  montgomery_instance/adder/a_reg[863]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  montgomery_instance/adder/a_reg[863]/Q
                         net (fo=3, routed)           0.230     1.844    montgomery_instance/adder/adder_result[863]
    SLICE_X20Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.889 r  montgomery_instance/adder/c[861]_i_1/O
                         net (fo=1, routed)           0.000     1.889    montgomery_instance/p_1_in[861]
    SLICE_X20Y42         FDRE                                         r  montgomery_instance/c_reg[861]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.831     1.990    montgomery_instance/clk_IBUF_BUFG
    SLICE_X20Y42         FDRE                                         r  montgomery_instance/c_reg[861]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.120     1.858    montgomery_instance/c_reg[861]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[716]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b3_reg[716]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.799%)  route 0.232ns (62.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.562     1.474    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y4          FDRE                                         r  montgomery_instance/c_reg[716]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  montgomery_instance/c_reg[716]/Q
                         net (fo=5, routed)           0.232     1.847    montgomery_instance/Q[714]
    SLICE_X22Y1          FDRE                                         r  montgomery_instance/b3_reg[716]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.831     1.990    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y1          FDRE                                         r  montgomery_instance/b3_reg[716]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.070     1.808    montgomery_instance/b3_reg[716]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[859]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/m3_reg[859]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.172%)  route 0.228ns (61.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.562     1.474    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  montgomery_instance/c_reg[859]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  montgomery_instance/c_reg[859]/Q
                         net (fo=5, routed)           0.228     1.843    montgomery_instance/Q[857]
    SLICE_X25Y48         FDRE                                         r  montgomery_instance/m3_reg[859]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.831     1.990    montgomery_instance/clk_IBUF_BUFG
    SLICE_X25Y48         FDRE                                         r  montgomery_instance/m3_reg[859]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.066     1.804    montgomery_instance/m3_reg[859]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 in_b_reg[502]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.965%)  route 0.196ns (57.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.563     1.475    clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  in_b_reg[502]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  in_b_reg[502]/Q
                         net (fo=2, routed)           0.196     1.819    montgomery_instance/in_b[502]
    SLICE_X9Y49          FDRE                                         r  montgomery_instance/b_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.837     1.996    montgomery_instance/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  montgomery_instance/b_reg[502]/C
                         clock pessimism             -0.247     1.749    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.023     1.772    montgomery_instance/b_reg[502]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 montgomery_instance/adder/a_reg[508]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.353%)  route 0.224ns (54.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.566     1.478    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  montgomery_instance/adder/a_reg[508]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  montgomery_instance/adder/a_reg[508]/Q
                         net (fo=3, routed)           0.224     1.843    montgomery_instance/adder/adder_result[508]
    SLICE_X14Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.888 r  montgomery_instance/adder/c[506]_i_1/O
                         net (fo=1, routed)           0.000     1.888    montgomery_instance/p_1_in[506]
    SLICE_X14Y50         FDRE                                         r  montgomery_instance/c_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.829     1.988    montgomery_instance/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  montgomery_instance/c_reg[506]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.092     1.833    montgomery_instance/c_reg[506]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/m3_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.550     1.462    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y23         FDRE                                         r  montgomery_instance/c_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  montgomery_instance/c_reg[90]/Q
                         net (fo=5, routed)           0.250     1.852    montgomery_instance/Q[88]
    SLICE_X23Y21         FDRE                                         r  montgomery_instance/m3_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.818     1.977    montgomery_instance/clk_IBUF_BUFG
    SLICE_X23Y21         FDRE                                         r  montgomery_instance/m3_reg[90]/C
                         clock pessimism             -0.252     1.725    
    SLICE_X23Y21         FDRE (Hold_fdre_C_D)         0.072     1.797    montgomery_instance/m3_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[275]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[275]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.553%)  route 0.213ns (50.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.560     1.472    montgomery_instance/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  montgomery_instance/c_reg[275]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  montgomery_instance/c_reg[275]/Q
                         net (fo=5, routed)           0.213     1.849    montgomery_instance/adder/c_reg[1026]_0[275]
    SLICE_X27Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  montgomery_instance/adder/a[275]_i_1/O
                         net (fo=1, routed)           0.000     1.894    montgomery_instance/adder/a_mux[275]
    SLICE_X27Y47         FDRE                                         r  montgomery_instance/adder/a_reg[275]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.834     1.993    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  montgomery_instance/adder/a_reg[275]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X27Y47         FDRE (Hold_fdre_C_D)         0.091     1.837    montgomery_instance/adder/a_reg[275]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 montgomery_instance/adder/a_reg[1027]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[1025]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.760%)  route 0.259ns (58.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.556     1.468    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X23Y54         FDRE                                         r  montgomery_instance/adder/a_reg[1027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  montgomery_instance/adder/a_reg[1027]/Q
                         net (fo=2, routed)           0.259     1.868    montgomery_instance/adder/adder_result[1027]
    SLICE_X20Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.913 r  montgomery_instance/adder/c[1025]_i_1/O
                         net (fo=1, routed)           0.000     1.913    montgomery_instance/p_1_in[1025]
    SLICE_X20Y58         FDRE                                         r  montgomery_instance/c_reg[1025]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.826     1.985    montgomery_instance/clk_IBUF_BUFG
    SLICE_X20Y58         FDRE                                         r  montgomery_instance/c_reg[1025]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X20Y58         FDRE (Hold_fdre_C_D)         0.121     1.854    montgomery_instance/c_reg[1025]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[685]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b3_reg[685]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.310%)  route 0.258ns (64.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.554     1.466    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y61         FDRE                                         r  montgomery_instance/c_reg[685]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  montgomery_instance/c_reg[685]/Q
                         net (fo=5, routed)           0.258     1.865    montgomery_instance/Q[683]
    SLICE_X21Y64         FDRE                                         r  montgomery_instance/b3_reg[685]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9815, routed)        0.822     1.981    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y64         FDRE                                         r  montgomery_instance/b3_reg[685]/C
                         clock pessimism             -0.252     1.729    
    SLICE_X21Y64         FDRE (Hold_fdre_C_D)         0.076     1.805    montgomery_instance/b3_reg[685]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y3     in_a_reg[717]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y3     in_a_reg[718]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y3     in_a_reg[719]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y18    in_a_reg[71]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y1     in_a_reg[720]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y1     in_a_reg[721]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y3     in_a_reg[722]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y3     in_a_reg[723]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y2      in_a_reg[724]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     montgomery_instance/adder/b_reg[785]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     montgomery_instance/adder/b_reg[786]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     montgomery_instance/m3_reg[766]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     montgomery_instance/m3_reg[767]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     montgomery_instance/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21     montgomery_instance/b3_reg[766]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21     montgomery_instance/b3_reg[767]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49    montgomery_instance/adder/b_reg[621]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50    montgomery_instance/adder/b_reg[622]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49    montgomery_instance/adder/b_reg[623]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y3     in_a_reg[718]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y3     in_a_reg[718]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y3     in_a_reg[719]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y3     in_a_reg[719]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y18    in_a_reg[71]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y1     in_a_reg[720]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y1     in_a_reg[721]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y2      in_a_reg[724]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y18    in_a_reg[72]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y1     in_b_reg[721]/C



