
servo-with-bt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a984  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  0800ab58  0800ab58  0001ab58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0dc  0800b0dc  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0dc  0800b0dc  0001b0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0e4  0800b0e4  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0e4  0800b0e4  0001b0e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0e8  0800b0e8  0001b0e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800b0ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005cc0  200001f8  0800b2e0  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20005eb8  0800b2e0  00025eb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000191df  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000357f  00000000  00000000  00039403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001560  00000000  00000000  0003c988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001418  00000000  00000000  0003dee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004ba3  00000000  00000000  0003f300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017971  00000000  00000000  00043ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc95f  00000000  00000000  0005b814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00138173  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d6c  00000000  00000000  001381c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ab3c 	.word	0x0800ab3c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	0800ab3c 	.word	0x0800ab3c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b9aa 	b.w	8000f94 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f83c 	bl	8000cc4 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2lz>:
 8000c58:	b538      	push	{r3, r4, r5, lr}
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	4604      	mov	r4, r0
 8000c60:	460d      	mov	r5, r1
 8000c62:	f7ff ff5b 	bl	8000b1c <__aeabi_dcmplt>
 8000c66:	b928      	cbnz	r0, 8000c74 <__aeabi_d2lz+0x1c>
 8000c68:	4620      	mov	r0, r4
 8000c6a:	4629      	mov	r1, r5
 8000c6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c70:	f000 b80a 	b.w	8000c88 <__aeabi_d2ulz>
 8000c74:	4620      	mov	r0, r4
 8000c76:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c7a:	f000 f805 	bl	8000c88 <__aeabi_d2ulz>
 8000c7e:	4240      	negs	r0, r0
 8000c80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c84:	bd38      	pop	{r3, r4, r5, pc}
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2ulz>:
 8000c88:	b5d0      	push	{r4, r6, r7, lr}
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <__aeabi_d2ulz+0x34>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	4606      	mov	r6, r0
 8000c90:	460f      	mov	r7, r1
 8000c92:	f7ff fcd1 	bl	8000638 <__aeabi_dmul>
 8000c96:	f7ff ffa7 	bl	8000be8 <__aeabi_d2uiz>
 8000c9a:	4604      	mov	r4, r0
 8000c9c:	f7ff fc52 	bl	8000544 <__aeabi_ui2d>
 8000ca0:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <__aeabi_d2ulz+0x38>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f7ff fcc8 	bl	8000638 <__aeabi_dmul>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	460b      	mov	r3, r1
 8000cac:	4630      	mov	r0, r6
 8000cae:	4639      	mov	r1, r7
 8000cb0:	f7ff fb0a 	bl	80002c8 <__aeabi_dsub>
 8000cb4:	f7ff ff98 	bl	8000be8 <__aeabi_d2uiz>
 8000cb8:	4621      	mov	r1, r4
 8000cba:	bdd0      	pop	{r4, r6, r7, pc}
 8000cbc:	3df00000 	.word	0x3df00000
 8000cc0:	41f00000 	.word	0x41f00000

08000cc4 <__udivmoddi4>:
 8000cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cc8:	9d08      	ldr	r5, [sp, #32]
 8000cca:	4604      	mov	r4, r0
 8000ccc:	468e      	mov	lr, r1
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d14d      	bne.n	8000d6e <__udivmoddi4+0xaa>
 8000cd2:	428a      	cmp	r2, r1
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	d969      	bls.n	8000dac <__udivmoddi4+0xe8>
 8000cd8:	fab2 f282 	clz	r2, r2
 8000cdc:	b152      	cbz	r2, 8000cf4 <__udivmoddi4+0x30>
 8000cde:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce2:	f1c2 0120 	rsb	r1, r2, #32
 8000ce6:	fa20 f101 	lsr.w	r1, r0, r1
 8000cea:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cee:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf2:	4094      	lsls	r4, r2
 8000cf4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf8:	0c21      	lsrs	r1, r4, #16
 8000cfa:	fbbe f6f8 	udiv	r6, lr, r8
 8000cfe:	fa1f f78c 	uxth.w	r7, ip
 8000d02:	fb08 e316 	mls	r3, r8, r6, lr
 8000d06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0a:	fb06 f107 	mul.w	r1, r6, r7
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	d90a      	bls.n	8000d28 <__udivmoddi4+0x64>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1a:	f080 811f 	bcs.w	8000f5c <__udivmoddi4+0x298>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 811c 	bls.w	8000f5c <__udivmoddi4+0x298>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	4463      	add	r3, ip
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 f707 	mul.w	r7, r0, r7
 8000d3c:	42a7      	cmp	r7, r4
 8000d3e:	d90a      	bls.n	8000d56 <__udivmoddi4+0x92>
 8000d40:	eb1c 0404 	adds.w	r4, ip, r4
 8000d44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d48:	f080 810a 	bcs.w	8000f60 <__udivmoddi4+0x29c>
 8000d4c:	42a7      	cmp	r7, r4
 8000d4e:	f240 8107 	bls.w	8000f60 <__udivmoddi4+0x29c>
 8000d52:	4464      	add	r4, ip
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5a:	1be4      	subs	r4, r4, r7
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa4>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xc2>
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	f000 80ef 	beq.w	8000f56 <__udivmoddi4+0x292>
 8000d78:	2600      	movs	r6, #0
 8000d7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7e:	4630      	mov	r0, r6
 8000d80:	4631      	mov	r1, r6
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f683 	clz	r6, r3
 8000d8a:	2e00      	cmp	r6, #0
 8000d8c:	d14a      	bne.n	8000e24 <__udivmoddi4+0x160>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd4>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80f9 	bhi.w	8000f8a <__udivmoddi4+0x2c6>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	469e      	mov	lr, r3
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa4>
 8000da6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa4>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xec>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 8092 	bne.w	8000ede <__udivmoddi4+0x21a>
 8000dba:	eba1 010c 	sub.w	r1, r1, ip
 8000dbe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc2:	fa1f fe8c 	uxth.w	lr, ip
 8000dc6:	2601      	movs	r6, #1
 8000dc8:	0c20      	lsrs	r0, r4, #16
 8000dca:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dce:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dd6:	fb0e f003 	mul.w	r0, lr, r3
 8000dda:	4288      	cmp	r0, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x12c>
 8000dde:	eb1c 0101 	adds.w	r1, ip, r1
 8000de2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x12a>
 8000de8:	4288      	cmp	r0, r1
 8000dea:	f200 80cb 	bhi.w	8000f84 <__udivmoddi4+0x2c0>
 8000dee:	4643      	mov	r3, r8
 8000df0:	1a09      	subs	r1, r1, r0
 8000df2:	b2a4      	uxth	r4, r4
 8000df4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000df8:	fb07 1110 	mls	r1, r7, r0, r1
 8000dfc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e00:	fb0e fe00 	mul.w	lr, lr, r0
 8000e04:	45a6      	cmp	lr, r4
 8000e06:	d908      	bls.n	8000e1a <__udivmoddi4+0x156>
 8000e08:	eb1c 0404 	adds.w	r4, ip, r4
 8000e0c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e10:	d202      	bcs.n	8000e18 <__udivmoddi4+0x154>
 8000e12:	45a6      	cmp	lr, r4
 8000e14:	f200 80bb 	bhi.w	8000f8e <__udivmoddi4+0x2ca>
 8000e18:	4608      	mov	r0, r1
 8000e1a:	eba4 040e 	sub.w	r4, r4, lr
 8000e1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e22:	e79c      	b.n	8000d5e <__udivmoddi4+0x9a>
 8000e24:	f1c6 0720 	rsb	r7, r6, #32
 8000e28:	40b3      	lsls	r3, r6
 8000e2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e2e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e32:	fa20 f407 	lsr.w	r4, r0, r7
 8000e36:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3a:	431c      	orrs	r4, r3
 8000e3c:	40f9      	lsrs	r1, r7
 8000e3e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e42:	fa00 f306 	lsl.w	r3, r0, r6
 8000e46:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4a:	0c20      	lsrs	r0, r4, #16
 8000e4c:	fa1f fe8c 	uxth.w	lr, ip
 8000e50:	fb09 1118 	mls	r1, r9, r8, r1
 8000e54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e58:	fb08 f00e 	mul.w	r0, r8, lr
 8000e5c:	4288      	cmp	r0, r1
 8000e5e:	fa02 f206 	lsl.w	r2, r2, r6
 8000e62:	d90b      	bls.n	8000e7c <__udivmoddi4+0x1b8>
 8000e64:	eb1c 0101 	adds.w	r1, ip, r1
 8000e68:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e6c:	f080 8088 	bcs.w	8000f80 <__udivmoddi4+0x2bc>
 8000e70:	4288      	cmp	r0, r1
 8000e72:	f240 8085 	bls.w	8000f80 <__udivmoddi4+0x2bc>
 8000e76:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7a:	4461      	add	r1, ip
 8000e7c:	1a09      	subs	r1, r1, r0
 8000e7e:	b2a4      	uxth	r4, r4
 8000e80:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e84:	fb09 1110 	mls	r1, r9, r0, r1
 8000e88:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e8c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e90:	458e      	cmp	lr, r1
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x1e2>
 8000e94:	eb1c 0101 	adds.w	r1, ip, r1
 8000e98:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e9c:	d26c      	bcs.n	8000f78 <__udivmoddi4+0x2b4>
 8000e9e:	458e      	cmp	lr, r1
 8000ea0:	d96a      	bls.n	8000f78 <__udivmoddi4+0x2b4>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	4461      	add	r1, ip
 8000ea6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eaa:	fba0 9402 	umull	r9, r4, r0, r2
 8000eae:	eba1 010e 	sub.w	r1, r1, lr
 8000eb2:	42a1      	cmp	r1, r4
 8000eb4:	46c8      	mov	r8, r9
 8000eb6:	46a6      	mov	lr, r4
 8000eb8:	d356      	bcc.n	8000f68 <__udivmoddi4+0x2a4>
 8000eba:	d053      	beq.n	8000f64 <__udivmoddi4+0x2a0>
 8000ebc:	b15d      	cbz	r5, 8000ed6 <__udivmoddi4+0x212>
 8000ebe:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ec6:	fa01 f707 	lsl.w	r7, r1, r7
 8000eca:	fa22 f306 	lsr.w	r3, r2, r6
 8000ece:	40f1      	lsrs	r1, r6
 8000ed0:	431f      	orrs	r7, r3
 8000ed2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ed6:	2600      	movs	r6, #0
 8000ed8:	4631      	mov	r1, r6
 8000eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ede:	f1c2 0320 	rsb	r3, r2, #32
 8000ee2:	40d8      	lsrs	r0, r3
 8000ee4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ee8:	fa21 f303 	lsr.w	r3, r1, r3
 8000eec:	4091      	lsls	r1, r2
 8000eee:	4301      	orrs	r1, r0
 8000ef0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef4:	fa1f fe8c 	uxth.w	lr, ip
 8000ef8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000efc:	fb07 3610 	mls	r6, r7, r0, r3
 8000f00:	0c0b      	lsrs	r3, r1, #16
 8000f02:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f06:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0a:	429e      	cmp	r6, r3
 8000f0c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f10:	d908      	bls.n	8000f24 <__udivmoddi4+0x260>
 8000f12:	eb1c 0303 	adds.w	r3, ip, r3
 8000f16:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1a:	d22f      	bcs.n	8000f7c <__udivmoddi4+0x2b8>
 8000f1c:	429e      	cmp	r6, r3
 8000f1e:	d92d      	bls.n	8000f7c <__udivmoddi4+0x2b8>
 8000f20:	3802      	subs	r0, #2
 8000f22:	4463      	add	r3, ip
 8000f24:	1b9b      	subs	r3, r3, r6
 8000f26:	b289      	uxth	r1, r1
 8000f28:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f2c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f34:	fb06 f30e 	mul.w	r3, r6, lr
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x28a>
 8000f3c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f40:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f44:	d216      	bcs.n	8000f74 <__udivmoddi4+0x2b0>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d914      	bls.n	8000f74 <__udivmoddi4+0x2b0>
 8000f4a:	3e02      	subs	r6, #2
 8000f4c:	4461      	add	r1, ip
 8000f4e:	1ac9      	subs	r1, r1, r3
 8000f50:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f54:	e738      	b.n	8000dc8 <__udivmoddi4+0x104>
 8000f56:	462e      	mov	r6, r5
 8000f58:	4628      	mov	r0, r5
 8000f5a:	e705      	b.n	8000d68 <__udivmoddi4+0xa4>
 8000f5c:	4606      	mov	r6, r0
 8000f5e:	e6e3      	b.n	8000d28 <__udivmoddi4+0x64>
 8000f60:	4618      	mov	r0, r3
 8000f62:	e6f8      	b.n	8000d56 <__udivmoddi4+0x92>
 8000f64:	454b      	cmp	r3, r9
 8000f66:	d2a9      	bcs.n	8000ebc <__udivmoddi4+0x1f8>
 8000f68:	ebb9 0802 	subs.w	r8, r9, r2
 8000f6c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f70:	3801      	subs	r0, #1
 8000f72:	e7a3      	b.n	8000ebc <__udivmoddi4+0x1f8>
 8000f74:	4646      	mov	r6, r8
 8000f76:	e7ea      	b.n	8000f4e <__udivmoddi4+0x28a>
 8000f78:	4620      	mov	r0, r4
 8000f7a:	e794      	b.n	8000ea6 <__udivmoddi4+0x1e2>
 8000f7c:	4640      	mov	r0, r8
 8000f7e:	e7d1      	b.n	8000f24 <__udivmoddi4+0x260>
 8000f80:	46d0      	mov	r8, sl
 8000f82:	e77b      	b.n	8000e7c <__udivmoddi4+0x1b8>
 8000f84:	3b02      	subs	r3, #2
 8000f86:	4461      	add	r1, ip
 8000f88:	e732      	b.n	8000df0 <__udivmoddi4+0x12c>
 8000f8a:	4630      	mov	r0, r6
 8000f8c:	e709      	b.n	8000da2 <__udivmoddi4+0xde>
 8000f8e:	4464      	add	r4, ip
 8000f90:	3802      	subs	r0, #2
 8000f92:	e742      	b.n	8000e1a <__udivmoddi4+0x156>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	while (HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) != HAL_OK) {};
 8000fa0:	bf00      	nop
 8000fa2:	1d39      	adds	r1, r7, #4
 8000fa4:	230a      	movs	r3, #10
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	4805      	ldr	r0, [pc, #20]	; (8000fc0 <__io_putchar+0x28>)
 8000faa:	f002 f8b2 	bl	8003112 <HAL_UART_Transmit>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1f6      	bne.n	8000fa2 <__io_putchar+0xa>
	return ch;
 8000fb4:	687b      	ldr	r3, [r7, #4]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000214 	.word	0x20000214

08000fc4 <__io_getchar>:
#define GETCHAR_PROTOTYPE int __io_getchar (void)
#else
#define GETCHAR_PROTOTYPE int fgetc(FILE * f)
#endif /* __GNUC__ */
GETCHAR_PROTOTYPE
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	71fb      	strb	r3, [r7, #7]
	// Clear the Overrun flag just before receiving the first character
	__HAL_UART_CLEAR_OREFLAG(&huart2);
 8000fce:	2300      	movs	r3, #0
 8000fd0:	603b      	str	r3, [r7, #0]
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	; (8001010 <__io_getchar+0x4c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	603b      	str	r3, [r7, #0]
 8000fda:	4b0d      	ldr	r3, [pc, #52]	; (8001010 <__io_getchar+0x4c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	603b      	str	r3, [r7, #0]
 8000fe2:	683b      	ldr	r3, [r7, #0]
	HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000fe4:	1df9      	adds	r1, r7, #7
 8000fe6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fea:	2201      	movs	r2, #1
 8000fec:	4808      	ldr	r0, [pc, #32]	; (8001010 <__io_getchar+0x4c>)
 8000fee:	f002 f922 	bl	8003236 <HAL_UART_Receive>
	while (HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) != HAL_OK) {};
 8000ff2:	bf00      	nop
 8000ff4:	1df9      	adds	r1, r7, #7
 8000ff6:	230a      	movs	r3, #10
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4805      	ldr	r0, [pc, #20]	; (8001010 <__io_getchar+0x4c>)
 8000ffc:	f002 f889 	bl	8003112 <HAL_UART_Transmit>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1f6      	bne.n	8000ff4 <__io_getchar+0x30>
	return ch;
 8001006:	79fb      	ldrb	r3, [r7, #7]
}
 8001008:	4618      	mov	r0, r3
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000214 	.word	0x20000214

08001014 <servoOneStep>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void servoOneStep()
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800101e:	4808      	ldr	r0, [pc, #32]	; (8001040 <servoOneStep+0x2c>)
 8001020:	f000 ff7e 	bl	8001f20 <HAL_GPIO_WritePin>
  osDelay(1);
 8001024:	2001      	movs	r0, #1
 8001026:	f002 fe8a 	bl	8003d3e <osDelay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001030:	4803      	ldr	r0, [pc, #12]	; (8001040 <servoOneStep+0x2c>)
 8001032:	f000 ff75 	bl	8001f20 <HAL_GPIO_WritePin>
  osDelay(1);
 8001036:	2001      	movs	r0, #1
 8001038:	f002 fe81 	bl	8003d3e <osDelay>
}
 800103c:	bf00      	nop
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40020000 	.word	0x40020000

08001044 <servoSetClockwiseDirection>:

void servoSetClockwiseDirection()
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800104e:	4802      	ldr	r0, [pc, #8]	; (8001058 <servoSetClockwiseDirection+0x14>)
 8001050:	f000 ff66 	bl	8001f20 <HAL_GPIO_WritePin>
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40020000 	.word	0x40020000

0800105c <servoSetCounterClockwiseDirection>:

void servoSetCounterClockwiseDirection()
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001066:	4802      	ldr	r0, [pc, #8]	; (8001070 <servoSetCounterClockwiseDirection+0x14>)
 8001068:	f000 ff5a 	bl	8001f20 <HAL_GPIO_WritePin>
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40020000 	.word	0x40020000

08001074 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001078:	f000 fc76 	bl	8001968 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107c:	f000 f838 	bl	80010f0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001080:	f000 f8fc 	bl	800127c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001084:	f000 f8a6 	bl	80011d4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //MX_DMA_Init();
  MX_USART6_UART_Init();
 8001088:	f000 f8ce 	bl	8001228 <MX_USART6_UART_Init>

  HAL_Delay(1000);
 800108c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001090:	f000 fcac 	bl	80019ec <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001094:	f002 fd74 	bl	8003b80 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of rotationQueue */
  rotationQueueHandle = osMessageQueueNew (100, sizeof(double), &rotationQueue_attributes);
 8001098:	4a0d      	ldr	r2, [pc, #52]	; (80010d0 <main+0x5c>)
 800109a:	2108      	movs	r1, #8
 800109c:	2064      	movs	r0, #100	; 0x64
 800109e:	f002 fe69 	bl	8003d74 <osMessageQueueNew>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <main+0x60>)
 80010a6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of servoControlTask */
  servoControlTaskHandle = osThreadNew(StartServoControl, NULL, &servoControlTask_attributes);
 80010a8:	4a0b      	ldr	r2, [pc, #44]	; (80010d8 <main+0x64>)
 80010aa:	2100      	movs	r1, #0
 80010ac:	480b      	ldr	r0, [pc, #44]	; (80010dc <main+0x68>)
 80010ae:	f002 fdb3 	bl	8003c18 <osThreadNew>
 80010b2:	4603      	mov	r3, r0
 80010b4:	4a0a      	ldr	r2, [pc, #40]	; (80010e0 <main+0x6c>)
 80010b6:	6013      	str	r3, [r2, #0]

  /* creation of uartPollTask */
  uartPollTaskHandle = osThreadNew(StartUartPoll, NULL, &uartPollTask_attributes);
 80010b8:	4a0a      	ldr	r2, [pc, #40]	; (80010e4 <main+0x70>)
 80010ba:	2100      	movs	r1, #0
 80010bc:	480a      	ldr	r0, [pc, #40]	; (80010e8 <main+0x74>)
 80010be:	f002 fdab 	bl	8003c18 <osThreadNew>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4a09      	ldr	r2, [pc, #36]	; (80010ec <main+0x78>)
 80010c6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010c8:	f002 fd80 	bl	8003bcc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010cc:	e7fe      	b.n	80010cc <main+0x58>
 80010ce:	bf00      	nop
 80010d0:	0800ac10 	.word	0x0800ac10
 80010d4:	200002a4 	.word	0x200002a4
 80010d8:	0800abc8 	.word	0x0800abc8
 80010dc:	08001321 	.word	0x08001321
 80010e0:	2000029c 	.word	0x2000029c
 80010e4:	0800abec 	.word	0x0800abec
 80010e8:	08001479 	.word	0x08001479
 80010ec:	200002a0 	.word	0x200002a0

080010f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b094      	sub	sp, #80	; 0x50
 80010f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f6:	f107 031c 	add.w	r3, r7, #28
 80010fa:	2234      	movs	r2, #52	; 0x34
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f005 fcf8 	bl	8006af4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001104:	f107 0308 	add.w	r3, r7, #8
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001114:	2300      	movs	r3, #0
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	4b2c      	ldr	r3, [pc, #176]	; (80011cc <SystemClock_Config+0xdc>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	4a2b      	ldr	r2, [pc, #172]	; (80011cc <SystemClock_Config+0xdc>)
 800111e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001122:	6413      	str	r3, [r2, #64]	; 0x40
 8001124:	4b29      	ldr	r3, [pc, #164]	; (80011cc <SystemClock_Config+0xdc>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112c:	607b      	str	r3, [r7, #4]
 800112e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001130:	2300      	movs	r3, #0
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	4b26      	ldr	r3, [pc, #152]	; (80011d0 <SystemClock_Config+0xe0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a25      	ldr	r2, [pc, #148]	; (80011d0 <SystemClock_Config+0xe0>)
 800113a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	4b23      	ldr	r3, [pc, #140]	; (80011d0 <SystemClock_Config+0xe0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001148:	603b      	str	r3, [r7, #0]
 800114a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800114c:	2302      	movs	r3, #2
 800114e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001150:	2301      	movs	r3, #1
 8001152:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001154:	2310      	movs	r3, #16
 8001156:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001158:	2302      	movs	r3, #2
 800115a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800115c:	2300      	movs	r3, #0
 800115e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001160:	2308      	movs	r3, #8
 8001162:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001164:	23b4      	movs	r3, #180	; 0xb4
 8001166:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001168:	2302      	movs	r3, #2
 800116a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800116c:	2302      	movs	r3, #2
 800116e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001170:	2302      	movs	r3, #2
 8001172:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	4618      	mov	r0, r3
 800117a:	f001 fa31 	bl	80025e0 <HAL_RCC_OscConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001184:	f000 f9c4 	bl	8001510 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001188:	f000 fee4 	bl	8001f54 <HAL_PWREx_EnableOverDrive>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001192:	f000 f9bd 	bl	8001510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001196:	230f      	movs	r3, #15
 8001198:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119a:	2302      	movs	r3, #2
 800119c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011a2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ac:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011ae:	f107 0308 	add.w	r3, r7, #8
 80011b2:	2105      	movs	r1, #5
 80011b4:	4618      	mov	r0, r3
 80011b6:	f000 ff1d 	bl	8001ff4 <HAL_RCC_ClockConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80011c0:	f000 f9a6 	bl	8001510 <Error_Handler>
  }
}
 80011c4:	bf00      	nop
 80011c6:	3750      	adds	r7, #80	; 0x50
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40007000 	.word	0x40007000

080011d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011d8:	4b11      	ldr	r3, [pc, #68]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011da:	4a12      	ldr	r2, [pc, #72]	; (8001224 <MX_USART2_UART_Init+0x50>)
 80011dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011de:	4b10      	ldr	r3, [pc, #64]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011f2:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011f8:	4b09      	ldr	r3, [pc, #36]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011fa:	220c      	movs	r2, #12
 80011fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fe:	4b08      	ldr	r3, [pc, #32]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800120a:	4805      	ldr	r0, [pc, #20]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 800120c:	f001 ff34 	bl	8003078 <HAL_UART_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001216:	f000 f97b 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000214 	.word	0x20000214
 8001224:	40004400 	.word	0x40004400

08001228 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 800122e:	4a12      	ldr	r2, [pc, #72]	; (8001278 <MX_USART6_UART_Init+0x50>)
 8001230:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8001232:	4b10      	ldr	r3, [pc, #64]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001234:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001238:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800123a:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001242:	2200      	movs	r2, #0
 8001244:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001246:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001248:	2200      	movs	r2, #0
 800124a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800124c:	4b09      	ldr	r3, [pc, #36]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 800124e:	220c      	movs	r2, #12
 8001250:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001258:	4b06      	ldr	r3, [pc, #24]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001260:	f001 ff0a 	bl	8003078 <HAL_UART_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800126a:	f000 f951 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000258 	.word	0x20000258
 8001278:	40011400 	.word	0x40011400

0800127c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b088      	sub	sp, #32
 8001280:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001282:	f107 030c 	add.w	r3, r7, #12
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	60bb      	str	r3, [r7, #8]
 8001296:	4b20      	ldr	r3, [pc, #128]	; (8001318 <MX_GPIO_Init+0x9c>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a1f      	ldr	r2, [pc, #124]	; (8001318 <MX_GPIO_Init+0x9c>)
 800129c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	607b      	str	r3, [r7, #4]
 80012b2:	4b19      	ldr	r3, [pc, #100]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a18      	ldr	r2, [pc, #96]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b16      	ldr	r3, [pc, #88]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	607b      	str	r3, [r7, #4]
 80012c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
 80012ce:	4b12      	ldr	r3, [pc, #72]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a11      	ldr	r2, [pc, #68]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b0f      	ldr	r3, [pc, #60]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0304 	and.w	r3, r3, #4
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Step_Pin|Direction_Pin, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80012ec:	480b      	ldr	r0, [pc, #44]	; (800131c <MX_GPIO_Init+0xa0>)
 80012ee:	f000 fe17 	bl	8001f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Step_Pin Direction_Pin */
  GPIO_InitStruct.Pin = Step_Pin|Direction_Pin;
 80012f2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80012f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f8:	2301      	movs	r3, #1
 80012fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2300      	movs	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001304:	f107 030c 	add.w	r3, r7, #12
 8001308:	4619      	mov	r1, r3
 800130a:	4804      	ldr	r0, [pc, #16]	; (800131c <MX_GPIO_Init+0xa0>)
 800130c:	f000 fc74 	bl	8001bf8 <HAL_GPIO_Init>

}
 8001310:	bf00      	nop
 8001312:	3720      	adds	r7, #32
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40023800 	.word	0x40023800
 800131c:	40020000 	.word	0x40020000

08001320 <StartServoControl>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartServoControl */
void StartServoControl(void *argument)
{
 8001320:	b5b0      	push	{r4, r5, r7, lr}
 8001322:	b08e      	sub	sp, #56	; 0x38
 8001324:	af04      	add	r7, sp, #16
 8001326:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	double currentRotation = 0.0;
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	f04f 0300 	mov.w	r3, #0
 8001330:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double newRotation = 0.0;
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	f04f 0300 	mov.w	r3, #0
 800133c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	double stepsToTake = 0;
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	f04f 0300 	mov.w	r3, #0
 8001348:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint16_t i = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	82fb      	strh	r3, [r7, #22]
//	  //osThreadFlagsWait(0xFF, osFlagsWaitAny, osWaitForever);
//	  //printf ("%f\r\n", targetRotation);
	  // TODO: use the newest element in queue
	  // probably won't need queue only one variable to store the latest received element
	  // can use threadflags
	  osMessageQueueGet(rotationQueueHandle, &newRotation, NULL, osWaitForever);
 8001350:	4b45      	ldr	r3, [pc, #276]	; (8001468 <StartServoControl+0x148>)
 8001352:	6818      	ldr	r0, [r3, #0]
 8001354:	f107 0108 	add.w	r1, r7, #8
 8001358:	f04f 33ff 	mov.w	r3, #4294967295
 800135c:	2200      	movs	r2, #0
 800135e:	f002 fddd 	bl	8003f1c <osMessageQueueGet>

	  stepsToTake = (double)(newRotation - currentRotation) / (double)1.800;
 8001362:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001366:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800136a:	f7fe ffad 	bl	80002c8 <__aeabi_dsub>
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4610      	mov	r0, r2
 8001374:	4619      	mov	r1, r3
 8001376:	a33a      	add	r3, pc, #232	; (adr r3, 8001460 <StartServoControl+0x140>)
 8001378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137c:	f7ff fa86 	bl	800088c <__aeabi_ddiv>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  if (stepsToTake < 0.0)
 8001388:	f04f 0200 	mov.w	r2, #0
 800138c:	f04f 0300 	mov.w	r3, #0
 8001390:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001394:	f7ff fbc2 	bl	8000b1c <__aeabi_dcmplt>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d005      	beq.n	80013aa <StartServoControl+0x8a>
		  stepsToTake = -stepsToTake;
 800139e:	69bc      	ldr	r4, [r7, #24]
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80013a6:	e9c7 4506 	strd	r4, r5, [r7, #24]

	  if (stepsToTake > (MAX_DEGREES / STEP_SIZE_IN_DEGREES) / 2)
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	4b2f      	ldr	r3, [pc, #188]	; (800146c <StartServoControl+0x14c>)
 80013b0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80013b4:	f7ff fbd0 	bl	8000b58 <__aeabi_dcmpgt>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d019      	beq.n	80013f2 <StartServoControl+0xd2>
	  {
		  stepsToTake = (MAX_DEGREES / STEP_SIZE_IN_DEGREES) - stepsToTake;
 80013be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013c2:	f04f 0000 	mov.w	r0, #0
 80013c6:	492a      	ldr	r1, [pc, #168]	; (8001470 <StartServoControl+0x150>)
 80013c8:	f7fe ff7e 	bl	80002c8 <__aeabi_dsub>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	e9c7 2306 	strd	r2, r3, [r7, #24]
		  if (newRotation > currentRotation)
 80013d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013dc:	f7ff fb9e 	bl	8000b1c <__aeabi_dcmplt>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d002      	beq.n	80013ec <StartServoControl+0xcc>
		  {
			  servoSetCounterClockwiseDirection();
 80013e6:	f7ff fe39 	bl	800105c <servoSetCounterClockwiseDirection>
 80013ea:	e010      	b.n	800140e <StartServoControl+0xee>
		  }
		  else
		  {
			  servoSetClockwiseDirection();
 80013ec:	f7ff fe2a 	bl	8001044 <servoSetClockwiseDirection>
 80013f0:	e00d      	b.n	800140e <StartServoControl+0xee>
		  }
	  }
	  else if (newRotation < currentRotation)
 80013f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013f6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013fa:	f7ff fbad 	bl	8000b58 <__aeabi_dcmpgt>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d002      	beq.n	800140a <StartServoControl+0xea>
	  {
		  servoSetCounterClockwiseDirection();
 8001404:	f7ff fe2a 	bl	800105c <servoSetCounterClockwiseDirection>
 8001408:	e001      	b.n	800140e <StartServoControl+0xee>
	  }
	  else
	  {
		  servoSetClockwiseDirection();
 800140a:	f7ff fe1b 	bl	8001044 <servoSetClockwiseDirection>
	  }

	  for (i = 0; i < stepsToTake; i++)
 800140e:	2300      	movs	r3, #0
 8001410:	82fb      	strh	r3, [r7, #22]
 8001412:	e004      	b.n	800141e <StartServoControl+0xfe>
	  {
		  servoOneStep();
 8001414:	f7ff fdfe 	bl	8001014 <servoOneStep>
	  for (i = 0; i < stepsToTake; i++)
 8001418:	8afb      	ldrh	r3, [r7, #22]
 800141a:	3301      	adds	r3, #1
 800141c:	82fb      	strh	r3, [r7, #22]
 800141e:	8afb      	ldrh	r3, [r7, #22]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff f89f 	bl	8000564 <__aeabi_i2d>
 8001426:	4602      	mov	r2, r0
 8001428:	460b      	mov	r3, r1
 800142a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800142e:	f7ff fb93 	bl	8000b58 <__aeabi_dcmpgt>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d1ed      	bne.n	8001414 <StartServoControl+0xf4>
	  }

	  printf("%f %f %f\r\n", currentRotation, newRotation, stepsToTake);
 8001438:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800143c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001440:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001444:	e9cd 2300 	strd	r2, r3, [sp]
 8001448:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800144c:	4809      	ldr	r0, [pc, #36]	; (8001474 <StartServoControl+0x154>)
 800144e:	f005 ffc3 	bl	80073d8 <iprintf>

	  currentRotation = newRotation;
 8001452:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001456:	e9c7 2308 	strd	r2, r3, [r7, #32]
	  osMessageQueueGet(rotationQueueHandle, &newRotation, NULL, osWaitForever);
 800145a:	e779      	b.n	8001350 <StartServoControl+0x30>
 800145c:	f3af 8000 	nop.w
 8001460:	cccccccd 	.word	0xcccccccd
 8001464:	3ffccccc 	.word	0x3ffccccc
 8001468:	200002a4 	.word	0x200002a4
 800146c:	40590000 	.word	0x40590000
 8001470:	40690000 	.word	0x40690000
 8001474:	0800ab8c 	.word	0x0800ab8c

08001478 <StartUartPoll>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartPoll */
void StartUartPoll(void *argument)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af02      	add	r7, sp, #8
 800147e:	6078      	str	r0, [r7, #4]
	uint16_t rxLen;
	osStatus_t status;
  /* Infinite loop */
  for(;;)
  {
	  HAL_UARTEx_ReceiveToIdle(&huart6, rxDataFromBt, 8, &rxLen, 0xFFFFFFFF);
 8001480:	f107 030a 	add.w	r3, r7, #10
 8001484:	f04f 32ff 	mov.w	r2, #4294967295
 8001488:	9200      	str	r2, [sp, #0]
 800148a:	2208      	movs	r2, #8
 800148c:	4911      	ldr	r1, [pc, #68]	; (80014d4 <StartUartPoll+0x5c>)
 800148e:	4812      	ldr	r0, [pc, #72]	; (80014d8 <StartUartPoll+0x60>)
 8001490:	f001 ff73 	bl	800337a <HAL_UARTEx_ReceiveToIdle>
	  targetRotation = atof(rxDataFromBt);
 8001494:	480f      	ldr	r0, [pc, #60]	; (80014d4 <StartUartPoll+0x5c>)
 8001496:	f005 faf1 	bl	8006a7c <atof>
 800149a:	eeb0 7a40 	vmov.f32	s14, s0
 800149e:	eef0 7a60 	vmov.f32	s15, s1
 80014a2:	4b0e      	ldr	r3, [pc, #56]	; (80014dc <StartUartPoll+0x64>)
 80014a4:	ed83 7b00 	vstr	d7, [r3]
	  printf ("%f\r\n", targetRotation);
 80014a8:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <StartUartPoll+0x64>)
 80014aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ae:	480c      	ldr	r0, [pc, #48]	; (80014e0 <StartUartPoll+0x68>)
 80014b0:	f005 ff92 	bl	80073d8 <iprintf>
	  if ( (status = osMessageQueuePut(rotationQueueHandle, &targetRotation, 0U, 0U)) != osOK)
 80014b4:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <StartUartPoll+0x6c>)
 80014b6:	6818      	ldr	r0, [r3, #0]
 80014b8:	2300      	movs	r3, #0
 80014ba:	2200      	movs	r2, #0
 80014bc:	4907      	ldr	r1, [pc, #28]	; (80014dc <StartUartPoll+0x64>)
 80014be:	f002 fccd 	bl	8003e5c <osMessageQueuePut>
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d0da      	beq.n	8001480 <StartUartPoll+0x8>
	  {
		  printf("status: %d\r\m", status);
 80014ca:	68f9      	ldr	r1, [r7, #12]
 80014cc:	4806      	ldr	r0, [pc, #24]	; (80014e8 <StartUartPoll+0x70>)
 80014ce:	f005 ff83 	bl	80073d8 <iprintf>
	  HAL_UARTEx_ReceiveToIdle(&huart6, rxDataFromBt, 8, &rxLen, 0xFFFFFFFF);
 80014d2:	e7d5      	b.n	8001480 <StartUartPoll+0x8>
 80014d4:	200002a8 	.word	0x200002a8
 80014d8:	20000258 	.word	0x20000258
 80014dc:	200002e0 	.word	0x200002e0
 80014e0:	0800ab98 	.word	0x0800ab98
 80014e4:	200002a4 	.word	0x200002a4
 80014e8:	0800aba0 	.word	0x0800aba0

080014ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a04      	ldr	r2, [pc, #16]	; (800150c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d101      	bne.n	8001502 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014fe:	f000 fa55 	bl	80019ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001502:	bf00      	nop
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40001000 	.word	0x40001000

08001510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001514:	b672      	cpsid	i
}
 8001516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001518:	e7fe      	b.n	8001518 <Error_Handler+0x8>
	...

0800151c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	4b12      	ldr	r3, [pc, #72]	; (8001570 <HAL_MspInit+0x54>)
 8001528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152a:	4a11      	ldr	r2, [pc, #68]	; (8001570 <HAL_MspInit+0x54>)
 800152c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001530:	6453      	str	r3, [r2, #68]	; 0x44
 8001532:	4b0f      	ldr	r3, [pc, #60]	; (8001570 <HAL_MspInit+0x54>)
 8001534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001536:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <HAL_MspInit+0x54>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	4a0a      	ldr	r2, [pc, #40]	; (8001570 <HAL_MspInit+0x54>)
 8001548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800154c:	6413      	str	r3, [r2, #64]	; 0x40
 800154e:	4b08      	ldr	r3, [pc, #32]	; (8001570 <HAL_MspInit+0x54>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	210f      	movs	r1, #15
 800155e:	f06f 0001 	mvn.w	r0, #1
 8001562:	f000 fb1f 	bl	8001ba4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800

08001574 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08c      	sub	sp, #48	; 0x30
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157c:	f107 031c 	add.w	r3, r7, #28
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a32      	ldr	r2, [pc, #200]	; (800165c <HAL_UART_MspInit+0xe8>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d12c      	bne.n	80015f0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	61bb      	str	r3, [r7, #24]
 800159a:	4b31      	ldr	r3, [pc, #196]	; (8001660 <HAL_UART_MspInit+0xec>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159e:	4a30      	ldr	r2, [pc, #192]	; (8001660 <HAL_UART_MspInit+0xec>)
 80015a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a4:	6413      	str	r3, [r2, #64]	; 0x40
 80015a6:	4b2e      	ldr	r3, [pc, #184]	; (8001660 <HAL_UART_MspInit+0xec>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ae:	61bb      	str	r3, [r7, #24]
 80015b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	4b2a      	ldr	r3, [pc, #168]	; (8001660 <HAL_UART_MspInit+0xec>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	4a29      	ldr	r2, [pc, #164]	; (8001660 <HAL_UART_MspInit+0xec>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6313      	str	r3, [r2, #48]	; 0x30
 80015c2:	4b27      	ldr	r3, [pc, #156]	; (8001660 <HAL_UART_MspInit+0xec>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	617b      	str	r3, [r7, #20]
 80015cc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015ce:	230c      	movs	r3, #12
 80015d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d2:	2302      	movs	r3, #2
 80015d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015da:	2303      	movs	r3, #3
 80015dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015de:	2307      	movs	r3, #7
 80015e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 031c 	add.w	r3, r7, #28
 80015e6:	4619      	mov	r1, r3
 80015e8:	481e      	ldr	r0, [pc, #120]	; (8001664 <HAL_UART_MspInit+0xf0>)
 80015ea:	f000 fb05 	bl	8001bf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80015ee:	e030      	b.n	8001652 <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a1c      	ldr	r2, [pc, #112]	; (8001668 <HAL_UART_MspInit+0xf4>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d12b      	bne.n	8001652 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	613b      	str	r3, [r7, #16]
 80015fe:	4b18      	ldr	r3, [pc, #96]	; (8001660 <HAL_UART_MspInit+0xec>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001602:	4a17      	ldr	r2, [pc, #92]	; (8001660 <HAL_UART_MspInit+0xec>)
 8001604:	f043 0320 	orr.w	r3, r3, #32
 8001608:	6453      	str	r3, [r2, #68]	; 0x44
 800160a:	4b15      	ldr	r3, [pc, #84]	; (8001660 <HAL_UART_MspInit+0xec>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	f003 0320 	and.w	r3, r3, #32
 8001612:	613b      	str	r3, [r7, #16]
 8001614:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	4b11      	ldr	r3, [pc, #68]	; (8001660 <HAL_UART_MspInit+0xec>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a10      	ldr	r2, [pc, #64]	; (8001660 <HAL_UART_MspInit+0xec>)
 8001620:	f043 0304 	orr.w	r3, r3, #4
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <HAL_UART_MspInit+0xec>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001632:	23c0      	movs	r3, #192	; 0xc0
 8001634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163e:	2303      	movs	r3, #3
 8001640:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001642:	2308      	movs	r3, #8
 8001644:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001646:	f107 031c 	add.w	r3, r7, #28
 800164a:	4619      	mov	r1, r3
 800164c:	4807      	ldr	r0, [pc, #28]	; (800166c <HAL_UART_MspInit+0xf8>)
 800164e:	f000 fad3 	bl	8001bf8 <HAL_GPIO_Init>
}
 8001652:	bf00      	nop
 8001654:	3730      	adds	r7, #48	; 0x30
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40004400 	.word	0x40004400
 8001660:	40023800 	.word	0x40023800
 8001664:	40020000 	.word	0x40020000
 8001668:	40011400 	.word	0x40011400
 800166c:	40020800 	.word	0x40020800

08001670 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08c      	sub	sp, #48	; 0x30
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001680:	2200      	movs	r2, #0
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	2036      	movs	r0, #54	; 0x36
 8001686:	f000 fa8d 	bl	8001ba4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800168a:	2036      	movs	r0, #54	; 0x36
 800168c:	f000 faa6 	bl	8001bdc <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	4b1f      	ldr	r3, [pc, #124]	; (8001714 <HAL_InitTick+0xa4>)
 8001696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001698:	4a1e      	ldr	r2, [pc, #120]	; (8001714 <HAL_InitTick+0xa4>)
 800169a:	f043 0310 	orr.w	r3, r3, #16
 800169e:	6413      	str	r3, [r2, #64]	; 0x40
 80016a0:	4b1c      	ldr	r3, [pc, #112]	; (8001714 <HAL_InitTick+0xa4>)
 80016a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a4:	f003 0310 	and.w	r3, r3, #16
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016ac:	f107 0210 	add.w	r2, r7, #16
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4611      	mov	r1, r2
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 fdb6 	bl	8002228 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80016bc:	f000 fd8c 	bl	80021d8 <HAL_RCC_GetPCLK1Freq>
 80016c0:	4603      	mov	r3, r0
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016c8:	4a13      	ldr	r2, [pc, #76]	; (8001718 <HAL_InitTick+0xa8>)
 80016ca:	fba2 2303 	umull	r2, r3, r2, r3
 80016ce:	0c9b      	lsrs	r3, r3, #18
 80016d0:	3b01      	subs	r3, #1
 80016d2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <HAL_InitTick+0xac>)
 80016d6:	4a12      	ldr	r2, [pc, #72]	; (8001720 <HAL_InitTick+0xb0>)
 80016d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016da:	4b10      	ldr	r3, [pc, #64]	; (800171c <HAL_InitTick+0xac>)
 80016dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016e0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80016e2:	4a0e      	ldr	r2, [pc, #56]	; (800171c <HAL_InitTick+0xac>)
 80016e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016e6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <HAL_InitTick+0xac>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <HAL_InitTick+0xac>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80016f4:	4809      	ldr	r0, [pc, #36]	; (800171c <HAL_InitTick+0xac>)
 80016f6:	f001 fa11 	bl	8002b1c <HAL_TIM_Base_Init>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d104      	bne.n	800170a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001700:	4806      	ldr	r0, [pc, #24]	; (800171c <HAL_InitTick+0xac>)
 8001702:	f001 fa65 	bl	8002bd0 <HAL_TIM_Base_Start_IT>
 8001706:	4603      	mov	r3, r0
 8001708:	e000      	b.n	800170c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
}
 800170c:	4618      	mov	r0, r3
 800170e:	3730      	adds	r7, #48	; 0x30
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40023800 	.word	0x40023800
 8001718:	431bde83 	.word	0x431bde83
 800171c:	200002e8 	.word	0x200002e8
 8001720:	40001000 	.word	0x40001000

08001724 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001728:	e7fe      	b.n	8001728 <NMI_Handler+0x4>

0800172a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800172a:	b480      	push	{r7}
 800172c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800172e:	e7fe      	b.n	800172e <HardFault_Handler+0x4>

08001730 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001734:	e7fe      	b.n	8001734 <MemManage_Handler+0x4>

08001736 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800173a:	e7fe      	b.n	800173a <BusFault_Handler+0x4>

0800173c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001740:	e7fe      	b.n	8001740 <UsageFault_Handler+0x4>

08001742 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001742:	b480      	push	{r7}
 8001744:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001754:	4802      	ldr	r0, [pc, #8]	; (8001760 <TIM6_DAC_IRQHandler+0x10>)
 8001756:	f001 faab 	bl	8002cb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200002e8 	.word	0x200002e8

08001764 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
	return 1;
 8001768:	2301      	movs	r3, #1
}
 800176a:	4618      	mov	r0, r3
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <_kill>:

int _kill(int pid, int sig)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800177e:	f005 f981 	bl	8006a84 <__errno>
 8001782:	4603      	mov	r3, r0
 8001784:	2216      	movs	r2, #22
 8001786:	601a      	str	r2, [r3, #0]
	return -1;
 8001788:	f04f 33ff 	mov.w	r3, #4294967295
}
 800178c:	4618      	mov	r0, r3
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <_exit>:

void _exit (int status)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800179c:	f04f 31ff 	mov.w	r1, #4294967295
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff ffe7 	bl	8001774 <_kill>
	while (1) {}		/* Make sure we hang here */
 80017a6:	e7fe      	b.n	80017a6 <_exit+0x12>

080017a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	e00a      	b.n	80017d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017ba:	f7ff fc03 	bl	8000fc4 <__io_getchar>
 80017be:	4601      	mov	r1, r0
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	60ba      	str	r2, [r7, #8]
 80017c6:	b2ca      	uxtb	r2, r1
 80017c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	3301      	adds	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	dbf0      	blt.n	80017ba <_read+0x12>
	}

return len;
 80017d8:	687b      	ldr	r3, [r7, #4]
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b086      	sub	sp, #24
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	60f8      	str	r0, [r7, #12]
 80017ea:	60b9      	str	r1, [r7, #8]
 80017ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ee:	2300      	movs	r3, #0
 80017f0:	617b      	str	r3, [r7, #20]
 80017f2:	e009      	b.n	8001808 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	1c5a      	adds	r2, r3, #1
 80017f8:	60ba      	str	r2, [r7, #8]
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fbcb 	bl	8000f98 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	3301      	adds	r3, #1
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	429a      	cmp	r2, r3
 800180e:	dbf1      	blt.n	80017f4 <_write+0x12>
	}
	return len;
 8001810:	687b      	ldr	r3, [r7, #4]
}
 8001812:	4618      	mov	r0, r3
 8001814:	3718      	adds	r7, #24
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <_close>:

int _close(int file)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
	return -1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001826:	4618      	mov	r0, r3
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001842:	605a      	str	r2, [r3, #4]
	return 0;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <_isatty>:

int _isatty(int file)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
	return 1;
 800185a:	2301      	movs	r3, #1
}
 800185c:	4618      	mov	r0, r3
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
	return 0;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	3714      	adds	r7, #20
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800188c:	4a14      	ldr	r2, [pc, #80]	; (80018e0 <_sbrk+0x5c>)
 800188e:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <_sbrk+0x60>)
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001898:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <_sbrk+0x64>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d102      	bne.n	80018a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018a0:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <_sbrk+0x64>)
 80018a2:	4a12      	ldr	r2, [pc, #72]	; (80018ec <_sbrk+0x68>)
 80018a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018a6:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <_sbrk+0x64>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d207      	bcs.n	80018c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018b4:	f005 f8e6 	bl	8006a84 <__errno>
 80018b8:	4603      	mov	r3, r0
 80018ba:	220c      	movs	r2, #12
 80018bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018be:	f04f 33ff 	mov.w	r3, #4294967295
 80018c2:	e009      	b.n	80018d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <_sbrk+0x64>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ca:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <_sbrk+0x64>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4413      	add	r3, r2
 80018d2:	4a05      	ldr	r2, [pc, #20]	; (80018e8 <_sbrk+0x64>)
 80018d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018d6:	68fb      	ldr	r3, [r7, #12]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20020000 	.word	0x20020000
 80018e4:	00000400 	.word	0x00000400
 80018e8:	20000330 	.word	0x20000330
 80018ec:	20005eb8 	.word	0x20005eb8

080018f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018f4:	4b06      	ldr	r3, [pc, #24]	; (8001910 <SystemInit+0x20>)
 80018f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018fa:	4a05      	ldr	r2, [pc, #20]	; (8001910 <SystemInit+0x20>)
 80018fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001900:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001904:	bf00      	nop
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001914:	f8df d034 	ldr.w	sp, [pc, #52]	; 800194c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001918:	480d      	ldr	r0, [pc, #52]	; (8001950 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800191a:	490e      	ldr	r1, [pc, #56]	; (8001954 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800191c:	4a0e      	ldr	r2, [pc, #56]	; (8001958 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001920:	e002      	b.n	8001928 <LoopCopyDataInit>

08001922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001926:	3304      	adds	r3, #4

08001928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800192a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800192c:	d3f9      	bcc.n	8001922 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800192e:	4a0b      	ldr	r2, [pc, #44]	; (800195c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001930:	4c0b      	ldr	r4, [pc, #44]	; (8001960 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001934:	e001      	b.n	800193a <LoopFillZerobss>

08001936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001938:	3204      	adds	r2, #4

0800193a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800193a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800193c:	d3fb      	bcc.n	8001936 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800193e:	f7ff ffd7 	bl	80018f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001942:	f005 f8a5 	bl	8006a90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001946:	f7ff fb95 	bl	8001074 <main>
  bx  lr    
 800194a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800194c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001950:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001954:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001958:	0800b0ec 	.word	0x0800b0ec
  ldr r2, =_sbss
 800195c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001960:	20005eb8 	.word	0x20005eb8

08001964 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001964:	e7fe      	b.n	8001964 <ADC_IRQHandler>
	...

08001968 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800196c:	4b0e      	ldr	r3, [pc, #56]	; (80019a8 <HAL_Init+0x40>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a0d      	ldr	r2, [pc, #52]	; (80019a8 <HAL_Init+0x40>)
 8001972:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001976:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <HAL_Init+0x40>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a0a      	ldr	r2, [pc, #40]	; (80019a8 <HAL_Init+0x40>)
 800197e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001982:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001984:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <HAL_Init+0x40>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a07      	ldr	r2, [pc, #28]	; (80019a8 <HAL_Init+0x40>)
 800198a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800198e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001990:	2003      	movs	r0, #3
 8001992:	f000 f8fc 	bl	8001b8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001996:	200f      	movs	r0, #15
 8001998:	f7ff fe6a 	bl	8001670 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800199c:	f7ff fdbe 	bl	800151c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40023c00 	.word	0x40023c00

080019ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019b0:	4b06      	ldr	r3, [pc, #24]	; (80019cc <HAL_IncTick+0x20>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	461a      	mov	r2, r3
 80019b6:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <HAL_IncTick+0x24>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4413      	add	r3, r2
 80019bc:	4a04      	ldr	r2, [pc, #16]	; (80019d0 <HAL_IncTick+0x24>)
 80019be:	6013      	str	r3, [r2, #0]
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	20000008 	.word	0x20000008
 80019d0:	20000334 	.word	0x20000334

080019d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  return uwTick;
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <HAL_GetTick+0x14>)
 80019da:	681b      	ldr	r3, [r3, #0]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	20000334 	.word	0x20000334

080019ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019f4:	f7ff ffee 	bl	80019d4 <HAL_GetTick>
 80019f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a04:	d005      	beq.n	8001a12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <HAL_Delay+0x44>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	4413      	add	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a12:	bf00      	nop
 8001a14:	f7ff ffde 	bl	80019d4 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d8f7      	bhi.n	8001a14 <HAL_Delay+0x28>
  {
  }
}
 8001a24:	bf00      	nop
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000008 	.word	0x20000008

08001a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a44:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <__NVIC_SetPriorityGrouping+0x44>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a4a:	68ba      	ldr	r2, [r7, #8]
 8001a4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a50:	4013      	ands	r3, r2
 8001a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a66:	4a04      	ldr	r2, [pc, #16]	; (8001a78 <__NVIC_SetPriorityGrouping+0x44>)
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	60d3      	str	r3, [r2, #12]
}
 8001a6c:	bf00      	nop
 8001a6e:	3714      	adds	r7, #20
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a80:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <__NVIC_GetPriorityGrouping+0x18>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	0a1b      	lsrs	r3, r3, #8
 8001a86:	f003 0307 	and.w	r3, r3, #7
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	db0b      	blt.n	8001ac2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	f003 021f 	and.w	r2, r3, #31
 8001ab0:	4907      	ldr	r1, [pc, #28]	; (8001ad0 <__NVIC_EnableIRQ+0x38>)
 8001ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab6:	095b      	lsrs	r3, r3, #5
 8001ab8:	2001      	movs	r0, #1
 8001aba:	fa00 f202 	lsl.w	r2, r0, r2
 8001abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000e100 	.word	0xe000e100

08001ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	6039      	str	r1, [r7, #0]
 8001ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	db0a      	blt.n	8001afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	490c      	ldr	r1, [pc, #48]	; (8001b20 <__NVIC_SetPriority+0x4c>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	0112      	lsls	r2, r2, #4
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	440b      	add	r3, r1
 8001af8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001afc:	e00a      	b.n	8001b14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4908      	ldr	r1, [pc, #32]	; (8001b24 <__NVIC_SetPriority+0x50>)
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	f003 030f 	and.w	r3, r3, #15
 8001b0a:	3b04      	subs	r3, #4
 8001b0c:	0112      	lsls	r2, r2, #4
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	440b      	add	r3, r1
 8001b12:	761a      	strb	r2, [r3, #24]
}
 8001b14:	bf00      	nop
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000e100 	.word	0xe000e100
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b089      	sub	sp, #36	; 0x24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	f1c3 0307 	rsb	r3, r3, #7
 8001b42:	2b04      	cmp	r3, #4
 8001b44:	bf28      	it	cs
 8001b46:	2304      	movcs	r3, #4
 8001b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	3304      	adds	r3, #4
 8001b4e:	2b06      	cmp	r3, #6
 8001b50:	d902      	bls.n	8001b58 <NVIC_EncodePriority+0x30>
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	3b03      	subs	r3, #3
 8001b56:	e000      	b.n	8001b5a <NVIC_EncodePriority+0x32>
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	fa02 f303 	lsl.w	r3, r2, r3
 8001b66:	43da      	mvns	r2, r3
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	401a      	ands	r2, r3
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b70:	f04f 31ff 	mov.w	r1, #4294967295
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7a:	43d9      	mvns	r1, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b80:	4313      	orrs	r3, r2
         );
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3724      	adds	r7, #36	; 0x24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff ff4c 	bl	8001a34 <__NVIC_SetPriorityGrouping>
}
 8001b9c:	bf00      	nop
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
 8001bb0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bb6:	f7ff ff61 	bl	8001a7c <__NVIC_GetPriorityGrouping>
 8001bba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	68b9      	ldr	r1, [r7, #8]
 8001bc0:	6978      	ldr	r0, [r7, #20]
 8001bc2:	f7ff ffb1 	bl	8001b28 <NVIC_EncodePriority>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bcc:	4611      	mov	r1, r2
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ff80 	bl	8001ad4 <__NVIC_SetPriority>
}
 8001bd4:	bf00      	nop
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff ff54 	bl	8001a98 <__NVIC_EnableIRQ>
}
 8001bf0:	bf00      	nop
 8001bf2:	3708      	adds	r7, #8
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b089      	sub	sp, #36	; 0x24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61fb      	str	r3, [r7, #28]
 8001c12:	e165      	b.n	8001ee0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c14:	2201      	movs	r2, #1
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	697a      	ldr	r2, [r7, #20]
 8001c24:	4013      	ands	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	f040 8154 	bne.w	8001eda <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d005      	beq.n	8001c4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d130      	bne.n	8001cac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	2203      	movs	r2, #3
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	68da      	ldr	r2, [r3, #12]
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6e:	69ba      	ldr	r2, [r7, #24]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c80:	2201      	movs	r2, #1
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	091b      	lsrs	r3, r3, #4
 8001c96:	f003 0201 	and.w	r2, r3, #1
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 0303 	and.w	r3, r3, #3
 8001cb4:	2b03      	cmp	r3, #3
 8001cb6:	d017      	beq.n	8001ce8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	2203      	movs	r2, #3
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	69ba      	ldr	r2, [r7, #24]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 0303 	and.w	r3, r3, #3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d123      	bne.n	8001d3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	08da      	lsrs	r2, r3, #3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3208      	adds	r2, #8
 8001cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	f003 0307 	and.w	r3, r3, #7
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	220f      	movs	r2, #15
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	43db      	mvns	r3, r3
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	4013      	ands	r3, r2
 8001d16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	691a      	ldr	r2, [r3, #16]
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	08da      	lsrs	r2, r3, #3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	3208      	adds	r2, #8
 8001d36:	69b9      	ldr	r1, [r7, #24]
 8001d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	2203      	movs	r2, #3
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4013      	ands	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f003 0203 	and.w	r2, r3, #3
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f000 80ae 	beq.w	8001eda <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	4b5d      	ldr	r3, [pc, #372]	; (8001ef8 <HAL_GPIO_Init+0x300>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d86:	4a5c      	ldr	r2, [pc, #368]	; (8001ef8 <HAL_GPIO_Init+0x300>)
 8001d88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d8e:	4b5a      	ldr	r3, [pc, #360]	; (8001ef8 <HAL_GPIO_Init+0x300>)
 8001d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d9a:	4a58      	ldr	r2, [pc, #352]	; (8001efc <HAL_GPIO_Init+0x304>)
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	089b      	lsrs	r3, r3, #2
 8001da0:	3302      	adds	r3, #2
 8001da2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	f003 0303 	and.w	r3, r3, #3
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	220f      	movs	r2, #15
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43db      	mvns	r3, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a4f      	ldr	r2, [pc, #316]	; (8001f00 <HAL_GPIO_Init+0x308>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d025      	beq.n	8001e12 <HAL_GPIO_Init+0x21a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a4e      	ldr	r2, [pc, #312]	; (8001f04 <HAL_GPIO_Init+0x30c>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d01f      	beq.n	8001e0e <HAL_GPIO_Init+0x216>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a4d      	ldr	r2, [pc, #308]	; (8001f08 <HAL_GPIO_Init+0x310>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d019      	beq.n	8001e0a <HAL_GPIO_Init+0x212>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a4c      	ldr	r2, [pc, #304]	; (8001f0c <HAL_GPIO_Init+0x314>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d013      	beq.n	8001e06 <HAL_GPIO_Init+0x20e>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a4b      	ldr	r2, [pc, #300]	; (8001f10 <HAL_GPIO_Init+0x318>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d00d      	beq.n	8001e02 <HAL_GPIO_Init+0x20a>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a4a      	ldr	r2, [pc, #296]	; (8001f14 <HAL_GPIO_Init+0x31c>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d007      	beq.n	8001dfe <HAL_GPIO_Init+0x206>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a49      	ldr	r2, [pc, #292]	; (8001f18 <HAL_GPIO_Init+0x320>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d101      	bne.n	8001dfa <HAL_GPIO_Init+0x202>
 8001df6:	2306      	movs	r3, #6
 8001df8:	e00c      	b.n	8001e14 <HAL_GPIO_Init+0x21c>
 8001dfa:	2307      	movs	r3, #7
 8001dfc:	e00a      	b.n	8001e14 <HAL_GPIO_Init+0x21c>
 8001dfe:	2305      	movs	r3, #5
 8001e00:	e008      	b.n	8001e14 <HAL_GPIO_Init+0x21c>
 8001e02:	2304      	movs	r3, #4
 8001e04:	e006      	b.n	8001e14 <HAL_GPIO_Init+0x21c>
 8001e06:	2303      	movs	r3, #3
 8001e08:	e004      	b.n	8001e14 <HAL_GPIO_Init+0x21c>
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	e002      	b.n	8001e14 <HAL_GPIO_Init+0x21c>
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <HAL_GPIO_Init+0x21c>
 8001e12:	2300      	movs	r3, #0
 8001e14:	69fa      	ldr	r2, [r7, #28]
 8001e16:	f002 0203 	and.w	r2, r2, #3
 8001e1a:	0092      	lsls	r2, r2, #2
 8001e1c:	4093      	lsls	r3, r2
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e24:	4935      	ldr	r1, [pc, #212]	; (8001efc <HAL_GPIO_Init+0x304>)
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	089b      	lsrs	r3, r3, #2
 8001e2a:	3302      	adds	r3, #2
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e32:	4b3a      	ldr	r3, [pc, #232]	; (8001f1c <HAL_GPIO_Init+0x324>)
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d003      	beq.n	8001e56 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e56:	4a31      	ldr	r2, [pc, #196]	; (8001f1c <HAL_GPIO_Init+0x324>)
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e5c:	4b2f      	ldr	r3, [pc, #188]	; (8001f1c <HAL_GPIO_Init+0x324>)
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	43db      	mvns	r3, r3
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d003      	beq.n	8001e80 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e80:	4a26      	ldr	r2, [pc, #152]	; (8001f1c <HAL_GPIO_Init+0x324>)
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e86:	4b25      	ldr	r3, [pc, #148]	; (8001f1c <HAL_GPIO_Init+0x324>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	43db      	mvns	r3, r3
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	4013      	ands	r3, r2
 8001e94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001ea2:	69ba      	ldr	r2, [r7, #24]
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001eaa:	4a1c      	ldr	r2, [pc, #112]	; (8001f1c <HAL_GPIO_Init+0x324>)
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001eb0:	4b1a      	ldr	r3, [pc, #104]	; (8001f1c <HAL_GPIO_Init+0x324>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	69ba      	ldr	r2, [r7, #24]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d003      	beq.n	8001ed4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ed4:	4a11      	ldr	r2, [pc, #68]	; (8001f1c <HAL_GPIO_Init+0x324>)
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	3301      	adds	r3, #1
 8001ede:	61fb      	str	r3, [r7, #28]
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	2b0f      	cmp	r3, #15
 8001ee4:	f67f ae96 	bls.w	8001c14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ee8:	bf00      	nop
 8001eea:	bf00      	nop
 8001eec:	3724      	adds	r7, #36	; 0x24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40013800 	.word	0x40013800
 8001f00:	40020000 	.word	0x40020000
 8001f04:	40020400 	.word	0x40020400
 8001f08:	40020800 	.word	0x40020800
 8001f0c:	40020c00 	.word	0x40020c00
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40021400 	.word	0x40021400
 8001f18:	40021800 	.word	0x40021800
 8001f1c:	40013c00 	.word	0x40013c00

08001f20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	807b      	strh	r3, [r7, #2]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f30:	787b      	ldrb	r3, [r7, #1]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d003      	beq.n	8001f3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f36:	887a      	ldrh	r2, [r7, #2]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f3c:	e003      	b.n	8001f46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f3e:	887b      	ldrh	r3, [r7, #2]
 8001f40:	041a      	lsls	r2, r3, #16
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	619a      	str	r2, [r3, #24]
}
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
	...

08001f54 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	603b      	str	r3, [r7, #0]
 8001f62:	4b20      	ldr	r3, [pc, #128]	; (8001fe4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	4a1f      	ldr	r2, [pc, #124]	; (8001fe4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f6e:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f76:	603b      	str	r3, [r7, #0]
 8001f78:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001f7a:	4b1b      	ldr	r3, [pc, #108]	; (8001fe8 <HAL_PWREx_EnableOverDrive+0x94>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f80:	f7ff fd28 	bl	80019d4 <HAL_GetTick>
 8001f84:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f86:	e009      	b.n	8001f9c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f88:	f7ff fd24 	bl	80019d4 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f96:	d901      	bls.n	8001f9c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e01f      	b.n	8001fdc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f9c:	4b13      	ldr	r3, [pc, #76]	; (8001fec <HAL_PWREx_EnableOverDrive+0x98>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fa8:	d1ee      	bne.n	8001f88 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001faa:	4b11      	ldr	r3, [pc, #68]	; (8001ff0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fb0:	f7ff fd10 	bl	80019d4 <HAL_GetTick>
 8001fb4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001fb6:	e009      	b.n	8001fcc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001fb8:	f7ff fd0c 	bl	80019d4 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001fc6:	d901      	bls.n	8001fcc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e007      	b.n	8001fdc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001fcc:	4b07      	ldr	r3, [pc, #28]	; (8001fec <HAL_PWREx_EnableOverDrive+0x98>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001fd8:	d1ee      	bne.n	8001fb8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	420e0040 	.word	0x420e0040
 8001fec:	40007000 	.word	0x40007000
 8001ff0:	420e0044 	.word	0x420e0044

08001ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e0cc      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002008:	4b68      	ldr	r3, [pc, #416]	; (80021ac <HAL_RCC_ClockConfig+0x1b8>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 030f 	and.w	r3, r3, #15
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	429a      	cmp	r2, r3
 8002014:	d90c      	bls.n	8002030 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002016:	4b65      	ldr	r3, [pc, #404]	; (80021ac <HAL_RCC_ClockConfig+0x1b8>)
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800201e:	4b63      	ldr	r3, [pc, #396]	; (80021ac <HAL_RCC_ClockConfig+0x1b8>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 030f 	and.w	r3, r3, #15
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	429a      	cmp	r2, r3
 800202a:	d001      	beq.n	8002030 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e0b8      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d020      	beq.n	800207e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0304 	and.w	r3, r3, #4
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002048:	4b59      	ldr	r3, [pc, #356]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	4a58      	ldr	r2, [pc, #352]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 800204e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002052:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0308 	and.w	r3, r3, #8
 800205c:	2b00      	cmp	r3, #0
 800205e:	d005      	beq.n	800206c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002060:	4b53      	ldr	r3, [pc, #332]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	4a52      	ldr	r2, [pc, #328]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002066:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800206a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800206c:	4b50      	ldr	r3, [pc, #320]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	494d      	ldr	r1, [pc, #308]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 800207a:	4313      	orrs	r3, r2
 800207c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	2b00      	cmp	r3, #0
 8002088:	d044      	beq.n	8002114 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d107      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002092:	4b47      	ldr	r3, [pc, #284]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d119      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e07f      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d003      	beq.n	80020b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020ae:	2b03      	cmp	r3, #3
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020b2:	4b3f      	ldr	r3, [pc, #252]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d109      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e06f      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c2:	4b3b      	ldr	r3, [pc, #236]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e067      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020d2:	4b37      	ldr	r3, [pc, #220]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f023 0203 	bic.w	r2, r3, #3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	4934      	ldr	r1, [pc, #208]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020e4:	f7ff fc76 	bl	80019d4 <HAL_GetTick>
 80020e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ea:	e00a      	b.n	8002102 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ec:	f7ff fc72 	bl	80019d4 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e04f      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002102:	4b2b      	ldr	r3, [pc, #172]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f003 020c 	and.w	r2, r3, #12
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	429a      	cmp	r2, r3
 8002112:	d1eb      	bne.n	80020ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002114:	4b25      	ldr	r3, [pc, #148]	; (80021ac <HAL_RCC_ClockConfig+0x1b8>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 030f 	and.w	r3, r3, #15
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	429a      	cmp	r2, r3
 8002120:	d20c      	bcs.n	800213c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002122:	4b22      	ldr	r3, [pc, #136]	; (80021ac <HAL_RCC_ClockConfig+0x1b8>)
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	b2d2      	uxtb	r2, r2
 8002128:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800212a:	4b20      	ldr	r3, [pc, #128]	; (80021ac <HAL_RCC_ClockConfig+0x1b8>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 030f 	and.w	r3, r3, #15
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	429a      	cmp	r2, r3
 8002136:	d001      	beq.n	800213c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e032      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	2b00      	cmp	r3, #0
 8002146:	d008      	beq.n	800215a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002148:	4b19      	ldr	r3, [pc, #100]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	4916      	ldr	r1, [pc, #88]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002156:	4313      	orrs	r3, r2
 8002158:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	2b00      	cmp	r3, #0
 8002164:	d009      	beq.n	800217a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002166:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	691b      	ldr	r3, [r3, #16]
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	490e      	ldr	r1, [pc, #56]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002176:	4313      	orrs	r3, r2
 8002178:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800217a:	f000 f887 	bl	800228c <HAL_RCC_GetSysClockFreq>
 800217e:	4602      	mov	r2, r0
 8002180:	4b0b      	ldr	r3, [pc, #44]	; (80021b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	091b      	lsrs	r3, r3, #4
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	490a      	ldr	r1, [pc, #40]	; (80021b4 <HAL_RCC_ClockConfig+0x1c0>)
 800218c:	5ccb      	ldrb	r3, [r1, r3]
 800218e:	fa22 f303 	lsr.w	r3, r2, r3
 8002192:	4a09      	ldr	r2, [pc, #36]	; (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <HAL_RCC_ClockConfig+0x1c8>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff fa68 	bl	8001670 <HAL_InitTick>

  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40023c00 	.word	0x40023c00
 80021b0:	40023800 	.word	0x40023800
 80021b4:	0800ac28 	.word	0x0800ac28
 80021b8:	20000000 	.word	0x20000000
 80021bc:	20000004 	.word	0x20000004

080021c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021c4:	4b03      	ldr	r3, [pc, #12]	; (80021d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80021c6:	681b      	ldr	r3, [r3, #0]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	20000000 	.word	0x20000000

080021d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021dc:	f7ff fff0 	bl	80021c0 <HAL_RCC_GetHCLKFreq>
 80021e0:	4602      	mov	r2, r0
 80021e2:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	0a9b      	lsrs	r3, r3, #10
 80021e8:	f003 0307 	and.w	r3, r3, #7
 80021ec:	4903      	ldr	r1, [pc, #12]	; (80021fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80021ee:	5ccb      	ldrb	r3, [r1, r3]
 80021f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40023800 	.word	0x40023800
 80021fc:	0800ac38 	.word	0x0800ac38

08002200 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002204:	f7ff ffdc 	bl	80021c0 <HAL_RCC_GetHCLKFreq>
 8002208:	4602      	mov	r2, r0
 800220a:	4b05      	ldr	r3, [pc, #20]	; (8002220 <HAL_RCC_GetPCLK2Freq+0x20>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	0b5b      	lsrs	r3, r3, #13
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	4903      	ldr	r1, [pc, #12]	; (8002224 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002216:	5ccb      	ldrb	r3, [r1, r3]
 8002218:	fa22 f303 	lsr.w	r3, r2, r3
}
 800221c:	4618      	mov	r0, r3
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40023800 	.word	0x40023800
 8002224:	0800ac38 	.word	0x0800ac38

08002228 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	220f      	movs	r2, #15
 8002236:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002238:	4b12      	ldr	r3, [pc, #72]	; (8002284 <HAL_RCC_GetClockConfig+0x5c>)
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f003 0203 	and.w	r2, r3, #3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002244:	4b0f      	ldr	r3, [pc, #60]	; (8002284 <HAL_RCC_GetClockConfig+0x5c>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002250:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <HAL_RCC_GetClockConfig+0x5c>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800225c:	4b09      	ldr	r3, [pc, #36]	; (8002284 <HAL_RCC_GetClockConfig+0x5c>)
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	08db      	lsrs	r3, r3, #3
 8002262:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800226a:	4b07      	ldr	r3, [pc, #28]	; (8002288 <HAL_RCC_GetClockConfig+0x60>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 020f 	and.w	r2, r3, #15
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	601a      	str	r2, [r3, #0]
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40023800 	.word	0x40023800
 8002288:	40023c00 	.word	0x40023c00

0800228c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800228c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002290:	b0a6      	sub	sp, #152	; 0x98
 8002292:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002294:	2300      	movs	r3, #0
 8002296:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 800229a:	2300      	movs	r3, #0
 800229c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80022a0:	2300      	movs	r3, #0
 80022a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022b2:	4bc8      	ldr	r3, [pc, #800]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f003 030c 	and.w	r3, r3, #12
 80022ba:	2b0c      	cmp	r3, #12
 80022bc:	f200 817e 	bhi.w	80025bc <HAL_RCC_GetSysClockFreq+0x330>
 80022c0:	a201      	add	r2, pc, #4	; (adr r2, 80022c8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80022c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c6:	bf00      	nop
 80022c8:	080022fd 	.word	0x080022fd
 80022cc:	080025bd 	.word	0x080025bd
 80022d0:	080025bd 	.word	0x080025bd
 80022d4:	080025bd 	.word	0x080025bd
 80022d8:	08002305 	.word	0x08002305
 80022dc:	080025bd 	.word	0x080025bd
 80022e0:	080025bd 	.word	0x080025bd
 80022e4:	080025bd 	.word	0x080025bd
 80022e8:	0800230d 	.word	0x0800230d
 80022ec:	080025bd 	.word	0x080025bd
 80022f0:	080025bd 	.word	0x080025bd
 80022f4:	080025bd 	.word	0x080025bd
 80022f8:	08002477 	.word	0x08002477
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022fc:	4bb6      	ldr	r3, [pc, #728]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80022fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8002302:	e15f      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002304:	4bb5      	ldr	r3, [pc, #724]	; (80025dc <HAL_RCC_GetSysClockFreq+0x350>)
 8002306:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800230a:	e15b      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800230c:	4bb1      	ldr	r3, [pc, #708]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002314:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002318:	4bae      	ldr	r3, [pc, #696]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d031      	beq.n	8002388 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002324:	4bab      	ldr	r3, [pc, #684]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	099b      	lsrs	r3, r3, #6
 800232a:	2200      	movs	r2, #0
 800232c:	66bb      	str	r3, [r7, #104]	; 0x68
 800232e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002330:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002336:	663b      	str	r3, [r7, #96]	; 0x60
 8002338:	2300      	movs	r3, #0
 800233a:	667b      	str	r3, [r7, #100]	; 0x64
 800233c:	4ba7      	ldr	r3, [pc, #668]	; (80025dc <HAL_RCC_GetSysClockFreq+0x350>)
 800233e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002342:	462a      	mov	r2, r5
 8002344:	fb03 f202 	mul.w	r2, r3, r2
 8002348:	2300      	movs	r3, #0
 800234a:	4621      	mov	r1, r4
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	4413      	add	r3, r2
 8002352:	4aa2      	ldr	r2, [pc, #648]	; (80025dc <HAL_RCC_GetSysClockFreq+0x350>)
 8002354:	4621      	mov	r1, r4
 8002356:	fba1 1202 	umull	r1, r2, r1, r2
 800235a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800235c:	460a      	mov	r2, r1
 800235e:	67ba      	str	r2, [r7, #120]	; 0x78
 8002360:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002362:	4413      	add	r3, r2
 8002364:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002366:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800236a:	2200      	movs	r2, #0
 800236c:	65bb      	str	r3, [r7, #88]	; 0x58
 800236e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002370:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002374:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002378:	f7fe fc56 	bl	8000c28 <__aeabi_uldivmod>
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	4613      	mov	r3, r2
 8002382:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002386:	e064      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002388:	4b92      	ldr	r3, [pc, #584]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	099b      	lsrs	r3, r3, #6
 800238e:	2200      	movs	r2, #0
 8002390:	653b      	str	r3, [r7, #80]	; 0x50
 8002392:	657a      	str	r2, [r7, #84]	; 0x54
 8002394:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800239a:	64bb      	str	r3, [r7, #72]	; 0x48
 800239c:	2300      	movs	r3, #0
 800239e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023a0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80023a4:	4622      	mov	r2, r4
 80023a6:	462b      	mov	r3, r5
 80023a8:	f04f 0000 	mov.w	r0, #0
 80023ac:	f04f 0100 	mov.w	r1, #0
 80023b0:	0159      	lsls	r1, r3, #5
 80023b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023b6:	0150      	lsls	r0, r2, #5
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4621      	mov	r1, r4
 80023be:	1a51      	subs	r1, r2, r1
 80023c0:	6139      	str	r1, [r7, #16]
 80023c2:	4629      	mov	r1, r5
 80023c4:	eb63 0301 	sbc.w	r3, r3, r1
 80023c8:	617b      	str	r3, [r7, #20]
 80023ca:	f04f 0200 	mov.w	r2, #0
 80023ce:	f04f 0300 	mov.w	r3, #0
 80023d2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023d6:	4659      	mov	r1, fp
 80023d8:	018b      	lsls	r3, r1, #6
 80023da:	4651      	mov	r1, sl
 80023dc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023e0:	4651      	mov	r1, sl
 80023e2:	018a      	lsls	r2, r1, #6
 80023e4:	4651      	mov	r1, sl
 80023e6:	ebb2 0801 	subs.w	r8, r2, r1
 80023ea:	4659      	mov	r1, fp
 80023ec:	eb63 0901 	sbc.w	r9, r3, r1
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	f04f 0300 	mov.w	r3, #0
 80023f8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023fc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002400:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002404:	4690      	mov	r8, r2
 8002406:	4699      	mov	r9, r3
 8002408:	4623      	mov	r3, r4
 800240a:	eb18 0303 	adds.w	r3, r8, r3
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	462b      	mov	r3, r5
 8002412:	eb49 0303 	adc.w	r3, r9, r3
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	f04f 0300 	mov.w	r3, #0
 8002420:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002424:	4629      	mov	r1, r5
 8002426:	028b      	lsls	r3, r1, #10
 8002428:	4621      	mov	r1, r4
 800242a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800242e:	4621      	mov	r1, r4
 8002430:	028a      	lsls	r2, r1, #10
 8002432:	4610      	mov	r0, r2
 8002434:	4619      	mov	r1, r3
 8002436:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800243a:	2200      	movs	r2, #0
 800243c:	643b      	str	r3, [r7, #64]	; 0x40
 800243e:	647a      	str	r2, [r7, #68]	; 0x44
 8002440:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002444:	f7fe fbf0 	bl	8000c28 <__aeabi_uldivmod>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	4613      	mov	r3, r2
 800244e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002452:	4b60      	ldr	r3, [pc, #384]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	0c1b      	lsrs	r3, r3, #16
 8002458:	f003 0303 	and.w	r3, r3, #3
 800245c:	3301      	adds	r3, #1
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8002464:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002468:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800246c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002470:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002474:	e0a6      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002476:	4b57      	ldr	r3, [pc, #348]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800247e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002482:	4b54      	ldr	r3, [pc, #336]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d02a      	beq.n	80024e4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800248e:	4b51      	ldr	r3, [pc, #324]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	099b      	lsrs	r3, r3, #6
 8002494:	2200      	movs	r2, #0
 8002496:	63bb      	str	r3, [r7, #56]	; 0x38
 8002498:	63fa      	str	r2, [r7, #60]	; 0x3c
 800249a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800249c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80024a0:	2100      	movs	r1, #0
 80024a2:	4b4e      	ldr	r3, [pc, #312]	; (80025dc <HAL_RCC_GetSysClockFreq+0x350>)
 80024a4:	fb03 f201 	mul.w	r2, r3, r1
 80024a8:	2300      	movs	r3, #0
 80024aa:	fb00 f303 	mul.w	r3, r0, r3
 80024ae:	4413      	add	r3, r2
 80024b0:	4a4a      	ldr	r2, [pc, #296]	; (80025dc <HAL_RCC_GetSysClockFreq+0x350>)
 80024b2:	fba0 1202 	umull	r1, r2, r0, r2
 80024b6:	677a      	str	r2, [r7, #116]	; 0x74
 80024b8:	460a      	mov	r2, r1
 80024ba:	673a      	str	r2, [r7, #112]	; 0x70
 80024bc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80024be:	4413      	add	r3, r2
 80024c0:	677b      	str	r3, [r7, #116]	; 0x74
 80024c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024c6:	2200      	movs	r2, #0
 80024c8:	633b      	str	r3, [r7, #48]	; 0x30
 80024ca:	637a      	str	r2, [r7, #52]	; 0x34
 80024cc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80024d0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80024d4:	f7fe fba8 	bl	8000c28 <__aeabi_uldivmod>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4613      	mov	r3, r2
 80024de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80024e2:	e05b      	b.n	800259c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024e4:	4b3b      	ldr	r3, [pc, #236]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	099b      	lsrs	r3, r3, #6
 80024ea:	2200      	movs	r2, #0
 80024ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80024ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024f6:	623b      	str	r3, [r7, #32]
 80024f8:	2300      	movs	r3, #0
 80024fa:	627b      	str	r3, [r7, #36]	; 0x24
 80024fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002500:	4642      	mov	r2, r8
 8002502:	464b      	mov	r3, r9
 8002504:	f04f 0000 	mov.w	r0, #0
 8002508:	f04f 0100 	mov.w	r1, #0
 800250c:	0159      	lsls	r1, r3, #5
 800250e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002512:	0150      	lsls	r0, r2, #5
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4641      	mov	r1, r8
 800251a:	ebb2 0a01 	subs.w	sl, r2, r1
 800251e:	4649      	mov	r1, r9
 8002520:	eb63 0b01 	sbc.w	fp, r3, r1
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	f04f 0300 	mov.w	r3, #0
 800252c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002530:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002534:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002538:	ebb2 040a 	subs.w	r4, r2, sl
 800253c:	eb63 050b 	sbc.w	r5, r3, fp
 8002540:	f04f 0200 	mov.w	r2, #0
 8002544:	f04f 0300 	mov.w	r3, #0
 8002548:	00eb      	lsls	r3, r5, #3
 800254a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800254e:	00e2      	lsls	r2, r4, #3
 8002550:	4614      	mov	r4, r2
 8002552:	461d      	mov	r5, r3
 8002554:	4643      	mov	r3, r8
 8002556:	18e3      	adds	r3, r4, r3
 8002558:	603b      	str	r3, [r7, #0]
 800255a:	464b      	mov	r3, r9
 800255c:	eb45 0303 	adc.w	r3, r5, r3
 8002560:	607b      	str	r3, [r7, #4]
 8002562:	f04f 0200 	mov.w	r2, #0
 8002566:	f04f 0300 	mov.w	r3, #0
 800256a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800256e:	4629      	mov	r1, r5
 8002570:	028b      	lsls	r3, r1, #10
 8002572:	4621      	mov	r1, r4
 8002574:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002578:	4621      	mov	r1, r4
 800257a:	028a      	lsls	r2, r1, #10
 800257c:	4610      	mov	r0, r2
 800257e:	4619      	mov	r1, r3
 8002580:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002584:	2200      	movs	r2, #0
 8002586:	61bb      	str	r3, [r7, #24]
 8002588:	61fa      	str	r2, [r7, #28]
 800258a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800258e:	f7fe fb4b 	bl	8000c28 <__aeabi_uldivmod>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4613      	mov	r3, r2
 8002598:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800259c:	4b0d      	ldr	r3, [pc, #52]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x348>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	0f1b      	lsrs	r3, r3, #28
 80025a2:	f003 0307 	and.w	r3, r3, #7
 80025a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 80025aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80025ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80025b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80025ba:	e003      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025bc:	4b06      	ldr	r3, [pc, #24]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80025be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80025c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3798      	adds	r7, #152	; 0x98
 80025cc:	46bd      	mov	sp, r7
 80025ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025d2:	bf00      	nop
 80025d4:	40023800 	.word	0x40023800
 80025d8:	00f42400 	.word	0x00f42400
 80025dc:	017d7840 	.word	0x017d7840

080025e0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e28d      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	f000 8083 	beq.w	8002706 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002600:	4b94      	ldr	r3, [pc, #592]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f003 030c 	and.w	r3, r3, #12
 8002608:	2b04      	cmp	r3, #4
 800260a:	d019      	beq.n	8002640 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800260c:	4b91      	ldr	r3, [pc, #580]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002614:	2b08      	cmp	r3, #8
 8002616:	d106      	bne.n	8002626 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002618:	4b8e      	ldr	r3, [pc, #568]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002620:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002624:	d00c      	beq.n	8002640 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002626:	4b8b      	ldr	r3, [pc, #556]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800262e:	2b0c      	cmp	r3, #12
 8002630:	d112      	bne.n	8002658 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002632:	4b88      	ldr	r3, [pc, #544]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800263a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800263e:	d10b      	bne.n	8002658 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002640:	4b84      	ldr	r3, [pc, #528]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d05b      	beq.n	8002704 <HAL_RCC_OscConfig+0x124>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d157      	bne.n	8002704 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e25a      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002660:	d106      	bne.n	8002670 <HAL_RCC_OscConfig+0x90>
 8002662:	4b7c      	ldr	r3, [pc, #496]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a7b      	ldr	r2, [pc, #492]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002668:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	e01d      	b.n	80026ac <HAL_RCC_OscConfig+0xcc>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002678:	d10c      	bne.n	8002694 <HAL_RCC_OscConfig+0xb4>
 800267a:	4b76      	ldr	r3, [pc, #472]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a75      	ldr	r2, [pc, #468]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002680:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002684:	6013      	str	r3, [r2, #0]
 8002686:	4b73      	ldr	r3, [pc, #460]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a72      	ldr	r2, [pc, #456]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 800268c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	e00b      	b.n	80026ac <HAL_RCC_OscConfig+0xcc>
 8002694:	4b6f      	ldr	r3, [pc, #444]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a6e      	ldr	r2, [pc, #440]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 800269a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800269e:	6013      	str	r3, [r2, #0]
 80026a0:	4b6c      	ldr	r3, [pc, #432]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a6b      	ldr	r2, [pc, #428]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 80026a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d013      	beq.n	80026dc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b4:	f7ff f98e 	bl	80019d4 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026bc:	f7ff f98a 	bl	80019d4 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b64      	cmp	r3, #100	; 0x64
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e21f      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ce:	4b61      	ldr	r3, [pc, #388]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d0f0      	beq.n	80026bc <HAL_RCC_OscConfig+0xdc>
 80026da:	e014      	b.n	8002706 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026dc:	f7ff f97a 	bl	80019d4 <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026e4:	f7ff f976 	bl	80019d4 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b64      	cmp	r3, #100	; 0x64
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e20b      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026f6:	4b57      	ldr	r3, [pc, #348]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f0      	bne.n	80026e4 <HAL_RCC_OscConfig+0x104>
 8002702:	e000      	b.n	8002706 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002704:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d06f      	beq.n	80027f2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002712:	4b50      	ldr	r3, [pc, #320]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f003 030c 	and.w	r3, r3, #12
 800271a:	2b00      	cmp	r3, #0
 800271c:	d017      	beq.n	800274e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800271e:	4b4d      	ldr	r3, [pc, #308]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002726:	2b08      	cmp	r3, #8
 8002728:	d105      	bne.n	8002736 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800272a:	4b4a      	ldr	r3, [pc, #296]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00b      	beq.n	800274e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002736:	4b47      	ldr	r3, [pc, #284]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800273e:	2b0c      	cmp	r3, #12
 8002740:	d11c      	bne.n	800277c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002742:	4b44      	ldr	r3, [pc, #272]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d116      	bne.n	800277c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800274e:	4b41      	ldr	r3, [pc, #260]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d005      	beq.n	8002766 <HAL_RCC_OscConfig+0x186>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d001      	beq.n	8002766 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e1d3      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002766:	4b3b      	ldr	r3, [pc, #236]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	4937      	ldr	r1, [pc, #220]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002776:	4313      	orrs	r3, r2
 8002778:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800277a:	e03a      	b.n	80027f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d020      	beq.n	80027c6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002784:	4b34      	ldr	r3, [pc, #208]	; (8002858 <HAL_RCC_OscConfig+0x278>)
 8002786:	2201      	movs	r2, #1
 8002788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278a:	f7ff f923 	bl	80019d4 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002792:	f7ff f91f 	bl	80019d4 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b02      	cmp	r3, #2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e1b4      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a4:	4b2b      	ldr	r3, [pc, #172]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0f0      	beq.n	8002792 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b0:	4b28      	ldr	r3, [pc, #160]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	00db      	lsls	r3, r3, #3
 80027be:	4925      	ldr	r1, [pc, #148]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	600b      	str	r3, [r1, #0]
 80027c4:	e015      	b.n	80027f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027c6:	4b24      	ldr	r3, [pc, #144]	; (8002858 <HAL_RCC_OscConfig+0x278>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027cc:	f7ff f902 	bl	80019d4 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027d4:	f7ff f8fe 	bl	80019d4 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e193      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027e6:	4b1b      	ldr	r3, [pc, #108]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f0      	bne.n	80027d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d036      	beq.n	800286c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d016      	beq.n	8002834 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002806:	4b15      	ldr	r3, [pc, #84]	; (800285c <HAL_RCC_OscConfig+0x27c>)
 8002808:	2201      	movs	r2, #1
 800280a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800280c:	f7ff f8e2 	bl	80019d4 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002814:	f7ff f8de 	bl	80019d4 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e173      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002826:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <HAL_RCC_OscConfig+0x274>)
 8002828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0f0      	beq.n	8002814 <HAL_RCC_OscConfig+0x234>
 8002832:	e01b      	b.n	800286c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002834:	4b09      	ldr	r3, [pc, #36]	; (800285c <HAL_RCC_OscConfig+0x27c>)
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800283a:	f7ff f8cb 	bl	80019d4 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002840:	e00e      	b.n	8002860 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002842:	f7ff f8c7 	bl	80019d4 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d907      	bls.n	8002860 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e15c      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
 8002854:	40023800 	.word	0x40023800
 8002858:	42470000 	.word	0x42470000
 800285c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002860:	4b8a      	ldr	r3, [pc, #552]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002862:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1ea      	bne.n	8002842 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	2b00      	cmp	r3, #0
 8002876:	f000 8097 	beq.w	80029a8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800287a:	2300      	movs	r3, #0
 800287c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800287e:	4b83      	ldr	r3, [pc, #524]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10f      	bne.n	80028aa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	60bb      	str	r3, [r7, #8]
 800288e:	4b7f      	ldr	r3, [pc, #508]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002892:	4a7e      	ldr	r2, [pc, #504]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002898:	6413      	str	r3, [r2, #64]	; 0x40
 800289a:	4b7c      	ldr	r3, [pc, #496]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028a6:	2301      	movs	r3, #1
 80028a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028aa:	4b79      	ldr	r3, [pc, #484]	; (8002a90 <HAL_RCC_OscConfig+0x4b0>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d118      	bne.n	80028e8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028b6:	4b76      	ldr	r3, [pc, #472]	; (8002a90 <HAL_RCC_OscConfig+0x4b0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a75      	ldr	r2, [pc, #468]	; (8002a90 <HAL_RCC_OscConfig+0x4b0>)
 80028bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028c2:	f7ff f887 	bl	80019d4 <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ca:	f7ff f883 	bl	80019d4 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e118      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028dc:	4b6c      	ldr	r3, [pc, #432]	; (8002a90 <HAL_RCC_OscConfig+0x4b0>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0f0      	beq.n	80028ca <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d106      	bne.n	80028fe <HAL_RCC_OscConfig+0x31e>
 80028f0:	4b66      	ldr	r3, [pc, #408]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 80028f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f4:	4a65      	ldr	r2, [pc, #404]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 80028f6:	f043 0301 	orr.w	r3, r3, #1
 80028fa:	6713      	str	r3, [r2, #112]	; 0x70
 80028fc:	e01c      	b.n	8002938 <HAL_RCC_OscConfig+0x358>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	2b05      	cmp	r3, #5
 8002904:	d10c      	bne.n	8002920 <HAL_RCC_OscConfig+0x340>
 8002906:	4b61      	ldr	r3, [pc, #388]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800290a:	4a60      	ldr	r2, [pc, #384]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 800290c:	f043 0304 	orr.w	r3, r3, #4
 8002910:	6713      	str	r3, [r2, #112]	; 0x70
 8002912:	4b5e      	ldr	r3, [pc, #376]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002916:	4a5d      	ldr	r2, [pc, #372]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	6713      	str	r3, [r2, #112]	; 0x70
 800291e:	e00b      	b.n	8002938 <HAL_RCC_OscConfig+0x358>
 8002920:	4b5a      	ldr	r3, [pc, #360]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002922:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002924:	4a59      	ldr	r2, [pc, #356]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002926:	f023 0301 	bic.w	r3, r3, #1
 800292a:	6713      	str	r3, [r2, #112]	; 0x70
 800292c:	4b57      	ldr	r3, [pc, #348]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 800292e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002930:	4a56      	ldr	r2, [pc, #344]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002932:	f023 0304 	bic.w	r3, r3, #4
 8002936:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d015      	beq.n	800296c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002940:	f7ff f848 	bl	80019d4 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002946:	e00a      	b.n	800295e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002948:	f7ff f844 	bl	80019d4 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	f241 3288 	movw	r2, #5000	; 0x1388
 8002956:	4293      	cmp	r3, r2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e0d7      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800295e:	4b4b      	ldr	r3, [pc, #300]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0ee      	beq.n	8002948 <HAL_RCC_OscConfig+0x368>
 800296a:	e014      	b.n	8002996 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800296c:	f7ff f832 	bl	80019d4 <HAL_GetTick>
 8002970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002972:	e00a      	b.n	800298a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002974:	f7ff f82e 	bl	80019d4 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002982:	4293      	cmp	r3, r2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e0c1      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800298a:	4b40      	ldr	r3, [pc, #256]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 800298c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1ee      	bne.n	8002974 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002996:	7dfb      	ldrb	r3, [r7, #23]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d105      	bne.n	80029a8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800299c:	4b3b      	ldr	r3, [pc, #236]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 800299e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a0:	4a3a      	ldr	r2, [pc, #232]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 80029a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 80ad 	beq.w	8002b0c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029b2:	4b36      	ldr	r3, [pc, #216]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d060      	beq.n	8002a80 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d145      	bne.n	8002a52 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029c6:	4b33      	ldr	r3, [pc, #204]	; (8002a94 <HAL_RCC_OscConfig+0x4b4>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029cc:	f7ff f802 	bl	80019d4 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029d4:	f7fe fffe 	bl	80019d4 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e093      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029e6:	4b29      	ldr	r3, [pc, #164]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1f0      	bne.n	80029d4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	69da      	ldr	r2, [r3, #28]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a00:	019b      	lsls	r3, r3, #6
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a08:	085b      	lsrs	r3, r3, #1
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	041b      	lsls	r3, r3, #16
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a14:	061b      	lsls	r3, r3, #24
 8002a16:	431a      	orrs	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1c:	071b      	lsls	r3, r3, #28
 8002a1e:	491b      	ldr	r1, [pc, #108]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a24:	4b1b      	ldr	r3, [pc, #108]	; (8002a94 <HAL_RCC_OscConfig+0x4b4>)
 8002a26:	2201      	movs	r2, #1
 8002a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2a:	f7fe ffd3 	bl	80019d4 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a30:	e008      	b.n	8002a44 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a32:	f7fe ffcf 	bl	80019d4 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d901      	bls.n	8002a44 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e064      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a44:	4b11      	ldr	r3, [pc, #68]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d0f0      	beq.n	8002a32 <HAL_RCC_OscConfig+0x452>
 8002a50:	e05c      	b.n	8002b0c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a52:	4b10      	ldr	r3, [pc, #64]	; (8002a94 <HAL_RCC_OscConfig+0x4b4>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a58:	f7fe ffbc 	bl	80019d4 <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a5e:	e008      	b.n	8002a72 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a60:	f7fe ffb8 	bl	80019d4 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e04d      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a72:	4b06      	ldr	r3, [pc, #24]	; (8002a8c <HAL_RCC_OscConfig+0x4ac>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d1f0      	bne.n	8002a60 <HAL_RCC_OscConfig+0x480>
 8002a7e:	e045      	b.n	8002b0c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d107      	bne.n	8002a98 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e040      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	40007000 	.word	0x40007000
 8002a94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a98:	4b1f      	ldr	r3, [pc, #124]	; (8002b18 <HAL_RCC_OscConfig+0x538>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d030      	beq.n	8002b08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d129      	bne.n	8002b08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d122      	bne.n	8002b08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ac8:	4013      	ands	r3, r2
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ace:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d119      	bne.n	8002b08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ade:	085b      	lsrs	r3, r3, #1
 8002ae0:	3b01      	subs	r3, #1
 8002ae2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d10f      	bne.n	8002b08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d107      	bne.n	8002b08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d001      	beq.n	8002b0c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3718      	adds	r7, #24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40023800 	.word	0x40023800

08002b1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e041      	b.n	8002bb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d106      	bne.n	8002b48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 f839 	bl	8002bba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	3304      	adds	r3, #4
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4610      	mov	r0, r2
 8002b5c:	f000 f9d8 	bl	8002f10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
	...

08002bd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d001      	beq.n	8002be8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e04e      	b.n	8002c86 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2202      	movs	r2, #2
 8002bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68da      	ldr	r2, [r3, #12]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a23      	ldr	r2, [pc, #140]	; (8002c94 <HAL_TIM_Base_Start_IT+0xc4>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d022      	beq.n	8002c50 <HAL_TIM_Base_Start_IT+0x80>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c12:	d01d      	beq.n	8002c50 <HAL_TIM_Base_Start_IT+0x80>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a1f      	ldr	r2, [pc, #124]	; (8002c98 <HAL_TIM_Base_Start_IT+0xc8>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d018      	beq.n	8002c50 <HAL_TIM_Base_Start_IT+0x80>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a1e      	ldr	r2, [pc, #120]	; (8002c9c <HAL_TIM_Base_Start_IT+0xcc>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d013      	beq.n	8002c50 <HAL_TIM_Base_Start_IT+0x80>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a1c      	ldr	r2, [pc, #112]	; (8002ca0 <HAL_TIM_Base_Start_IT+0xd0>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d00e      	beq.n	8002c50 <HAL_TIM_Base_Start_IT+0x80>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a1b      	ldr	r2, [pc, #108]	; (8002ca4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d009      	beq.n	8002c50 <HAL_TIM_Base_Start_IT+0x80>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a19      	ldr	r2, [pc, #100]	; (8002ca8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d004      	beq.n	8002c50 <HAL_TIM_Base_Start_IT+0x80>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a18      	ldr	r2, [pc, #96]	; (8002cac <HAL_TIM_Base_Start_IT+0xdc>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d111      	bne.n	8002c74 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2b06      	cmp	r3, #6
 8002c60:	d010      	beq.n	8002c84 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f042 0201 	orr.w	r2, r2, #1
 8002c70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c72:	e007      	b.n	8002c84 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f042 0201 	orr.w	r2, r2, #1
 8002c82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3714      	adds	r7, #20
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	40010000 	.word	0x40010000
 8002c98:	40000400 	.word	0x40000400
 8002c9c:	40000800 	.word	0x40000800
 8002ca0:	40000c00 	.word	0x40000c00
 8002ca4:	40010400 	.word	0x40010400
 8002ca8:	40014000 	.word	0x40014000
 8002cac:	40001800 	.word	0x40001800

08002cb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d122      	bne.n	8002d0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d11b      	bne.n	8002d0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f06f 0202 	mvn.w	r2, #2
 8002cdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d003      	beq.n	8002cfa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 f8ee 	bl	8002ed4 <HAL_TIM_IC_CaptureCallback>
 8002cf8:	e005      	b.n	8002d06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 f8e0 	bl	8002ec0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f000 f8f1 	bl	8002ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	f003 0304 	and.w	r3, r3, #4
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d122      	bne.n	8002d60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d11b      	bne.n	8002d60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f06f 0204 	mvn.w	r2, #4
 8002d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2202      	movs	r2, #2
 8002d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699b      	ldr	r3, [r3, #24]
 8002d3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f8c4 	bl	8002ed4 <HAL_TIM_IC_CaptureCallback>
 8002d4c:	e005      	b.n	8002d5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f8b6 	bl	8002ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f000 f8c7 	bl	8002ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	f003 0308 	and.w	r3, r3, #8
 8002d6a:	2b08      	cmp	r3, #8
 8002d6c:	d122      	bne.n	8002db4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f003 0308 	and.w	r3, r3, #8
 8002d78:	2b08      	cmp	r3, #8
 8002d7a:	d11b      	bne.n	8002db4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0208 	mvn.w	r2, #8
 8002d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2204      	movs	r2, #4
 8002d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f003 0303 	and.w	r3, r3, #3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f89a 	bl	8002ed4 <HAL_TIM_IC_CaptureCallback>
 8002da0:	e005      	b.n	8002dae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f88c 	bl	8002ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 f89d 	bl	8002ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	f003 0310 	and.w	r3, r3, #16
 8002dbe:	2b10      	cmp	r3, #16
 8002dc0:	d122      	bne.n	8002e08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	f003 0310 	and.w	r3, r3, #16
 8002dcc:	2b10      	cmp	r3, #16
 8002dce:	d11b      	bne.n	8002e08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f06f 0210 	mvn.w	r2, #16
 8002dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2208      	movs	r2, #8
 8002dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 f870 	bl	8002ed4 <HAL_TIM_IC_CaptureCallback>
 8002df4:	e005      	b.n	8002e02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f862 	bl	8002ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f873 	bl	8002ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d10e      	bne.n	8002e34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d107      	bne.n	8002e34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f06f 0201 	mvn.w	r2, #1
 8002e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7fe fb5c 	bl	80014ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3e:	2b80      	cmp	r3, #128	; 0x80
 8002e40:	d10e      	bne.n	8002e60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e4c:	2b80      	cmp	r3, #128	; 0x80
 8002e4e:	d107      	bne.n	8002e60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 f902 	bl	8003064 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e6a:	2b40      	cmp	r3, #64	; 0x40
 8002e6c:	d10e      	bne.n	8002e8c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e78:	2b40      	cmp	r3, #64	; 0x40
 8002e7a:	d107      	bne.n	8002e8c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f838 	bl	8002efc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	691b      	ldr	r3, [r3, #16]
 8002e92:	f003 0320 	and.w	r3, r3, #32
 8002e96:	2b20      	cmp	r3, #32
 8002e98:	d10e      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f003 0320 	and.w	r3, r3, #32
 8002ea4:	2b20      	cmp	r3, #32
 8002ea6:	d107      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f06f 0220 	mvn.w	r2, #32
 8002eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 f8cc 	bl	8003050 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002eb8:	bf00      	nop
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a40      	ldr	r2, [pc, #256]	; (8003024 <TIM_Base_SetConfig+0x114>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d013      	beq.n	8002f50 <TIM_Base_SetConfig+0x40>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f2e:	d00f      	beq.n	8002f50 <TIM_Base_SetConfig+0x40>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a3d      	ldr	r2, [pc, #244]	; (8003028 <TIM_Base_SetConfig+0x118>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d00b      	beq.n	8002f50 <TIM_Base_SetConfig+0x40>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a3c      	ldr	r2, [pc, #240]	; (800302c <TIM_Base_SetConfig+0x11c>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d007      	beq.n	8002f50 <TIM_Base_SetConfig+0x40>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a3b      	ldr	r2, [pc, #236]	; (8003030 <TIM_Base_SetConfig+0x120>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d003      	beq.n	8002f50 <TIM_Base_SetConfig+0x40>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a3a      	ldr	r2, [pc, #232]	; (8003034 <TIM_Base_SetConfig+0x124>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d108      	bne.n	8002f62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a2f      	ldr	r2, [pc, #188]	; (8003024 <TIM_Base_SetConfig+0x114>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d02b      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f70:	d027      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a2c      	ldr	r2, [pc, #176]	; (8003028 <TIM_Base_SetConfig+0x118>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d023      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a2b      	ldr	r2, [pc, #172]	; (800302c <TIM_Base_SetConfig+0x11c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d01f      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a2a      	ldr	r2, [pc, #168]	; (8003030 <TIM_Base_SetConfig+0x120>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d01b      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a29      	ldr	r2, [pc, #164]	; (8003034 <TIM_Base_SetConfig+0x124>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d017      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a28      	ldr	r2, [pc, #160]	; (8003038 <TIM_Base_SetConfig+0x128>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d013      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a27      	ldr	r2, [pc, #156]	; (800303c <TIM_Base_SetConfig+0x12c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d00f      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a26      	ldr	r2, [pc, #152]	; (8003040 <TIM_Base_SetConfig+0x130>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d00b      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a25      	ldr	r2, [pc, #148]	; (8003044 <TIM_Base_SetConfig+0x134>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d007      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a24      	ldr	r2, [pc, #144]	; (8003048 <TIM_Base_SetConfig+0x138>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d003      	beq.n	8002fc2 <TIM_Base_SetConfig+0xb2>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a23      	ldr	r2, [pc, #140]	; (800304c <TIM_Base_SetConfig+0x13c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d108      	bne.n	8002fd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a0a      	ldr	r2, [pc, #40]	; (8003024 <TIM_Base_SetConfig+0x114>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d003      	beq.n	8003008 <TIM_Base_SetConfig+0xf8>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a0c      	ldr	r2, [pc, #48]	; (8003034 <TIM_Base_SetConfig+0x124>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d103      	bne.n	8003010 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	691a      	ldr	r2, [r3, #16]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	615a      	str	r2, [r3, #20]
}
 8003016:	bf00      	nop
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40010000 	.word	0x40010000
 8003028:	40000400 	.word	0x40000400
 800302c:	40000800 	.word	0x40000800
 8003030:	40000c00 	.word	0x40000c00
 8003034:	40010400 	.word	0x40010400
 8003038:	40014000 	.word	0x40014000
 800303c:	40014400 	.word	0x40014400
 8003040:	40014800 	.word	0x40014800
 8003044:	40001800 	.word	0x40001800
 8003048:	40001c00 	.word	0x40001c00
 800304c:	40002000 	.word	0x40002000

08003050 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e03f      	b.n	800310a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d106      	bne.n	80030a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7fe fa68 	bl	8001574 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2224      	movs	r2, #36	; 0x24
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 faa7 	bl	8003610 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	691a      	ldr	r2, [r3, #16]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80030d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	695a      	ldr	r2, [r3, #20]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80030e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68da      	ldr	r2, [r3, #12]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2220      	movs	r2, #32
 80030fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2220      	movs	r2, #32
 8003104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b08a      	sub	sp, #40	; 0x28
 8003116:	af02      	add	r7, sp, #8
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	603b      	str	r3, [r7, #0]
 800311e:	4613      	mov	r3, r2
 8003120:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003122:	2300      	movs	r3, #0
 8003124:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b20      	cmp	r3, #32
 8003130:	d17c      	bne.n	800322c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <HAL_UART_Transmit+0x2c>
 8003138:	88fb      	ldrh	r3, [r7, #6]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e075      	b.n	800322e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003148:	2b01      	cmp	r3, #1
 800314a:	d101      	bne.n	8003150 <HAL_UART_Transmit+0x3e>
 800314c:	2302      	movs	r3, #2
 800314e:	e06e      	b.n	800322e <HAL_UART_Transmit+0x11c>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2221      	movs	r2, #33	; 0x21
 8003162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003166:	f7fe fc35 	bl	80019d4 <HAL_GetTick>
 800316a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	88fa      	ldrh	r2, [r7, #6]
 8003170:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	88fa      	ldrh	r2, [r7, #6]
 8003176:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003180:	d108      	bne.n	8003194 <HAL_UART_Transmit+0x82>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d104      	bne.n	8003194 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800318a:	2300      	movs	r3, #0
 800318c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	61bb      	str	r3, [r7, #24]
 8003192:	e003      	b.n	800319c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003198:	2300      	movs	r3, #0
 800319a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80031a4:	e02a      	b.n	80031fc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2200      	movs	r2, #0
 80031ae:	2180      	movs	r1, #128	; 0x80
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 f9bf 	bl	8003534 <UART_WaitOnFlagUntilTimeout>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e036      	b.n	800322e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10b      	bne.n	80031de <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	881b      	ldrh	r3, [r3, #0]
 80031ca:	461a      	mov	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	3302      	adds	r3, #2
 80031da:	61bb      	str	r3, [r7, #24]
 80031dc:	e007      	b.n	80031ee <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	781a      	ldrb	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	3301      	adds	r3, #1
 80031ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	3b01      	subs	r3, #1
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003200:	b29b      	uxth	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1cf      	bne.n	80031a6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	9300      	str	r3, [sp, #0]
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	2200      	movs	r2, #0
 800320e:	2140      	movs	r1, #64	; 0x40
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f000 f98f 	bl	8003534 <UART_WaitOnFlagUntilTimeout>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e006      	b.n	800322e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2220      	movs	r2, #32
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	e000      	b.n	800322e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800322c:	2302      	movs	r3, #2
  }
}
 800322e:	4618      	mov	r0, r3
 8003230:	3720      	adds	r7, #32
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b08a      	sub	sp, #40	; 0x28
 800323a:	af02      	add	r7, sp, #8
 800323c:	60f8      	str	r0, [r7, #12]
 800323e:	60b9      	str	r1, [r7, #8]
 8003240:	603b      	str	r3, [r7, #0]
 8003242:	4613      	mov	r3, r2
 8003244:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003246:	2300      	movs	r3, #0
 8003248:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b20      	cmp	r3, #32
 8003254:	f040 808c 	bne.w	8003370 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d002      	beq.n	8003264 <HAL_UART_Receive+0x2e>
 800325e:	88fb      	ldrh	r3, [r7, #6]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e084      	b.n	8003372 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800326e:	2b01      	cmp	r3, #1
 8003270:	d101      	bne.n	8003276 <HAL_UART_Receive+0x40>
 8003272:	2302      	movs	r3, #2
 8003274:	e07d      	b.n	8003372 <HAL_UART_Receive+0x13c>
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2222      	movs	r2, #34	; 0x22
 8003288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003292:	f7fe fb9f 	bl	80019d4 <HAL_GetTick>
 8003296:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	88fa      	ldrh	r2, [r7, #6]
 800329c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	88fa      	ldrh	r2, [r7, #6]
 80032a2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ac:	d108      	bne.n	80032c0 <HAL_UART_Receive+0x8a>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d104      	bne.n	80032c0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80032b6:	2300      	movs	r3, #0
 80032b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	61bb      	str	r3, [r7, #24]
 80032be:	e003      	b.n	80032c8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032c4:	2300      	movs	r3, #0
 80032c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80032d0:	e043      	b.n	800335a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2200      	movs	r2, #0
 80032da:	2120      	movs	r1, #32
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f000 f929 	bl	8003534 <UART_WaitOnFlagUntilTimeout>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e042      	b.n	8003372 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10c      	bne.n	800330c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032fe:	b29a      	uxth	r2, r3
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	3302      	adds	r3, #2
 8003308:	61bb      	str	r3, [r7, #24]
 800330a:	e01f      	b.n	800334c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003314:	d007      	beq.n	8003326 <HAL_UART_Receive+0xf0>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10a      	bne.n	8003334 <HAL_UART_Receive+0xfe>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d106      	bne.n	8003334 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	b2da      	uxtb	r2, r3
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	701a      	strb	r2, [r3, #0]
 8003332:	e008      	b.n	8003346 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	b2db      	uxtb	r3, r3
 800333c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003340:	b2da      	uxtb	r2, r3
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	3301      	adds	r3, #1
 800334a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003350:	b29b      	uxth	r3, r3
 8003352:	3b01      	subs	r3, #1
 8003354:	b29a      	uxth	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800335e:	b29b      	uxth	r3, r3
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1b6      	bne.n	80032d2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2220      	movs	r2, #32
 8003368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	e000      	b.n	8003372 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003370:	2302      	movs	r3, #2
  }
}
 8003372:	4618      	mov	r0, r3
 8003374:	3720      	adds	r7, #32
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b088      	sub	sp, #32
 800337e:	af00      	add	r7, sp, #0
 8003380:	60f8      	str	r0, [r7, #12]
 8003382:	60b9      	str	r1, [r7, #8]
 8003384:	603b      	str	r3, [r7, #0]
 8003386:	4613      	mov	r3, r2
 8003388:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b20      	cmp	r3, #32
 8003394:	f040 80c9 	bne.w	800352a <HAL_UARTEx_ReceiveToIdle+0x1b0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d002      	beq.n	80033a4 <HAL_UARTEx_ReceiveToIdle+0x2a>
 800339e:	88fb      	ldrh	r3, [r7, #6]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e0c1      	b.n	800352c <HAL_UARTEx_ReceiveToIdle+0x1b2>
    }

    __HAL_LOCK(huart);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d101      	bne.n	80033b6 <HAL_UARTEx_ReceiveToIdle+0x3c>
 80033b2:	2302      	movs	r3, #2
 80033b4:	e0ba      	b.n	800352c <HAL_UARTEx_ReceiveToIdle+0x1b2>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2222      	movs	r2, #34	; 0x22
 80033c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2201      	movs	r2, #1
 80033d0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033d2:	f7fe faff 	bl	80019d4 <HAL_GetTick>
 80033d6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	88fa      	ldrh	r2, [r7, #6]
 80033dc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	88fa      	ldrh	r2, [r7, #6]
 80033e2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033ec:	d108      	bne.n	8003400 <HAL_UARTEx_ReceiveToIdle+0x86>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d104      	bne.n	8003400 <HAL_UARTEx_ReceiveToIdle+0x86>
    {
      pdata8bits  = NULL;
 80033f6:	2300      	movs	r3, #0
 80033f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	61bb      	str	r3, [r7, #24]
 80033fe:	e003      	b.n	8003408 <HAL_UARTEx_ReceiveToIdle+0x8e>
    }
    else
    {
      pdata8bits  = pData;
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003404:	2300      	movs	r3, #0
 8003406:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	2200      	movs	r2, #0
 8003414:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003416:	e074      	b.n	8003502 <HAL_UARTEx_ReceiveToIdle+0x188>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0310 	and.w	r3, r3, #16
 8003422:	2b10      	cmp	r3, #16
 8003424:	d114      	bne.n	8003450 <HAL_UARTEx_ReceiveToIdle+0xd6>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003426:	2300      	movs	r3, #0
 8003428:	613b      	str	r3, [r7, #16]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	613b      	str	r3, [r7, #16]
 800343a:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	881b      	ldrh	r3, [r3, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <HAL_UARTEx_ReceiveToIdle+0xd6>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2220      	movs	r2, #32
 8003448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_OK;
 800344c:	2300      	movs	r3, #0
 800344e:	e06d      	b.n	800352c <HAL_UARTEx_ReceiveToIdle+0x1b2>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0320 	and.w	r3, r3, #32
 800345a:	2b20      	cmp	r3, #32
 800345c:	d13c      	bne.n	80034d8 <HAL_UARTEx_ReceiveToIdle+0x15e>
      {
        if (pdata8bits == NULL)
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10c      	bne.n	800347e <HAL_UARTEx_ReceiveToIdle+0x104>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	b29b      	uxth	r3, r3
 800346c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003470:	b29a      	uxth	r2, r3
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	3302      	adds	r3, #2
 800347a:	61bb      	str	r3, [r7, #24]
 800347c:	e01f      	b.n	80034be <HAL_UARTEx_ReceiveToIdle+0x144>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003486:	d007      	beq.n	8003498 <HAL_UARTEx_ReceiveToIdle+0x11e>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d10a      	bne.n	80034a6 <HAL_UARTEx_ReceiveToIdle+0x12c>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	691b      	ldr	r3, [r3, #16]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d106      	bne.n	80034a6 <HAL_UARTEx_ReceiveToIdle+0x12c>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	b2da      	uxtb	r2, r3
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	701a      	strb	r2, [r3, #0]
 80034a4:	e008      	b.n	80034b8 <HAL_UARTEx_ReceiveToIdle+0x13e>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034b2:	b2da      	uxtb	r2, r3
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	3301      	adds	r3, #1
 80034bc:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	881b      	ldrh	r3, [r3, #0]
 80034c2:	3301      	adds	r3, #1
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	85da      	strh	r2, [r3, #46]	; 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80034d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034de:	d010      	beq.n	8003502 <HAL_UARTEx_ReceiveToIdle+0x188>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034e0:	f7fe fa78 	bl	80019d4 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d302      	bcc.n	80034f6 <HAL_UARTEx_ReceiveToIdle+0x17c>
 80034f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d105      	bne.n	8003502 <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          huart->RxState = HAL_UART_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e014      	b.n	800352c <HAL_UARTEx_ReceiveToIdle+0x1b2>
    while (huart->RxXferCount > 0U)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003506:	b29b      	uxth	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d185      	bne.n	8003418 <HAL_UARTEx_ReceiveToIdle+0x9e>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003514:	b29b      	uxth	r3, r3
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	b29a      	uxth	r2, r3
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2220      	movs	r2, #32
 8003522:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003526:	2300      	movs	r3, #0
 8003528:	e000      	b.n	800352c <HAL_UARTEx_ReceiveToIdle+0x1b2>
  }
  else
  {
    return HAL_BUSY;
 800352a:	2302      	movs	r3, #2
  }
}
 800352c:	4618      	mov	r0, r3
 800352e:	3720      	adds	r7, #32
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b090      	sub	sp, #64	; 0x40
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	603b      	str	r3, [r7, #0]
 8003540:	4613      	mov	r3, r2
 8003542:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003544:	e050      	b.n	80035e8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003546:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354c:	d04c      	beq.n	80035e8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800354e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003550:	2b00      	cmp	r3, #0
 8003552:	d007      	beq.n	8003564 <UART_WaitOnFlagUntilTimeout+0x30>
 8003554:	f7fe fa3e 	bl	80019d4 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003560:	429a      	cmp	r2, r3
 8003562:	d241      	bcs.n	80035e8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	330c      	adds	r3, #12
 800356a:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800356e:	e853 3f00 	ldrex	r3, [r3]
 8003572:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003576:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800357a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	330c      	adds	r3, #12
 8003582:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003584:	637a      	str	r2, [r7, #52]	; 0x34
 8003586:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003588:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800358a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800358c:	e841 2300 	strex	r3, r2, [r1]
 8003590:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1e5      	bne.n	8003564 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	3314      	adds	r3, #20
 800359e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	e853 3f00 	ldrex	r3, [r3]
 80035a6:	613b      	str	r3, [r7, #16]
   return(result);
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	f023 0301 	bic.w	r3, r3, #1
 80035ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	3314      	adds	r3, #20
 80035b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035b8:	623a      	str	r2, [r7, #32]
 80035ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035bc:	69f9      	ldr	r1, [r7, #28]
 80035be:	6a3a      	ldr	r2, [r7, #32]
 80035c0:	e841 2300 	strex	r3, r2, [r1]
 80035c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1e5      	bne.n	8003598 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2220      	movs	r2, #32
 80035d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e00f      	b.n	8003608 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	4013      	ands	r3, r2
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	bf0c      	ite	eq
 80035f8:	2301      	moveq	r3, #1
 80035fa:	2300      	movne	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	461a      	mov	r2, r3
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	429a      	cmp	r2, r3
 8003604:	d09f      	beq.n	8003546 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3740      	adds	r7, #64	; 0x40
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003610:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003614:	b0c0      	sub	sp, #256	; 0x100
 8003616:	af00      	add	r7, sp, #0
 8003618:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800361c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800362c:	68d9      	ldr	r1, [r3, #12]
 800362e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	ea40 0301 	orr.w	r3, r0, r1
 8003638:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800363a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003644:	691b      	ldr	r3, [r3, #16]
 8003646:	431a      	orrs	r2, r3
 8003648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	431a      	orrs	r2, r3
 8003650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	4313      	orrs	r3, r2
 8003658:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800365c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003668:	f021 010c 	bic.w	r1, r1, #12
 800366c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003676:	430b      	orrs	r3, r1
 8003678:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800367a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800368a:	6999      	ldr	r1, [r3, #24]
 800368c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	ea40 0301 	orr.w	r3, r0, r1
 8003696:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	4b8f      	ldr	r3, [pc, #572]	; (80038dc <UART_SetConfig+0x2cc>)
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d005      	beq.n	80036b0 <UART_SetConfig+0xa0>
 80036a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	4b8d      	ldr	r3, [pc, #564]	; (80038e0 <UART_SetConfig+0x2d0>)
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d104      	bne.n	80036ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80036b0:	f7fe fda6 	bl	8002200 <HAL_RCC_GetPCLK2Freq>
 80036b4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80036b8:	e003      	b.n	80036c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80036ba:	f7fe fd8d 	bl	80021d8 <HAL_RCC_GetPCLK1Freq>
 80036be:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036cc:	f040 810c 	bne.w	80038e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036d4:	2200      	movs	r2, #0
 80036d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80036da:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80036de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80036e2:	4622      	mov	r2, r4
 80036e4:	462b      	mov	r3, r5
 80036e6:	1891      	adds	r1, r2, r2
 80036e8:	65b9      	str	r1, [r7, #88]	; 0x58
 80036ea:	415b      	adcs	r3, r3
 80036ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80036f2:	4621      	mov	r1, r4
 80036f4:	eb12 0801 	adds.w	r8, r2, r1
 80036f8:	4629      	mov	r1, r5
 80036fa:	eb43 0901 	adc.w	r9, r3, r1
 80036fe:	f04f 0200 	mov.w	r2, #0
 8003702:	f04f 0300 	mov.w	r3, #0
 8003706:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800370a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800370e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003712:	4690      	mov	r8, r2
 8003714:	4699      	mov	r9, r3
 8003716:	4623      	mov	r3, r4
 8003718:	eb18 0303 	adds.w	r3, r8, r3
 800371c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003720:	462b      	mov	r3, r5
 8003722:	eb49 0303 	adc.w	r3, r9, r3
 8003726:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800372a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003736:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800373a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800373e:	460b      	mov	r3, r1
 8003740:	18db      	adds	r3, r3, r3
 8003742:	653b      	str	r3, [r7, #80]	; 0x50
 8003744:	4613      	mov	r3, r2
 8003746:	eb42 0303 	adc.w	r3, r2, r3
 800374a:	657b      	str	r3, [r7, #84]	; 0x54
 800374c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003750:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003754:	f7fd fa68 	bl	8000c28 <__aeabi_uldivmod>
 8003758:	4602      	mov	r2, r0
 800375a:	460b      	mov	r3, r1
 800375c:	4b61      	ldr	r3, [pc, #388]	; (80038e4 <UART_SetConfig+0x2d4>)
 800375e:	fba3 2302 	umull	r2, r3, r3, r2
 8003762:	095b      	lsrs	r3, r3, #5
 8003764:	011c      	lsls	r4, r3, #4
 8003766:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800376a:	2200      	movs	r2, #0
 800376c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003770:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003774:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003778:	4642      	mov	r2, r8
 800377a:	464b      	mov	r3, r9
 800377c:	1891      	adds	r1, r2, r2
 800377e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003780:	415b      	adcs	r3, r3
 8003782:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003784:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003788:	4641      	mov	r1, r8
 800378a:	eb12 0a01 	adds.w	sl, r2, r1
 800378e:	4649      	mov	r1, r9
 8003790:	eb43 0b01 	adc.w	fp, r3, r1
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80037a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80037a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037a8:	4692      	mov	sl, r2
 80037aa:	469b      	mov	fp, r3
 80037ac:	4643      	mov	r3, r8
 80037ae:	eb1a 0303 	adds.w	r3, sl, r3
 80037b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80037b6:	464b      	mov	r3, r9
 80037b8:	eb4b 0303 	adc.w	r3, fp, r3
 80037bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80037c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80037cc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80037d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80037d4:	460b      	mov	r3, r1
 80037d6:	18db      	adds	r3, r3, r3
 80037d8:	643b      	str	r3, [r7, #64]	; 0x40
 80037da:	4613      	mov	r3, r2
 80037dc:	eb42 0303 	adc.w	r3, r2, r3
 80037e0:	647b      	str	r3, [r7, #68]	; 0x44
 80037e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80037e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80037ea:	f7fd fa1d 	bl	8000c28 <__aeabi_uldivmod>
 80037ee:	4602      	mov	r2, r0
 80037f0:	460b      	mov	r3, r1
 80037f2:	4611      	mov	r1, r2
 80037f4:	4b3b      	ldr	r3, [pc, #236]	; (80038e4 <UART_SetConfig+0x2d4>)
 80037f6:	fba3 2301 	umull	r2, r3, r3, r1
 80037fa:	095b      	lsrs	r3, r3, #5
 80037fc:	2264      	movs	r2, #100	; 0x64
 80037fe:	fb02 f303 	mul.w	r3, r2, r3
 8003802:	1acb      	subs	r3, r1, r3
 8003804:	00db      	lsls	r3, r3, #3
 8003806:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800380a:	4b36      	ldr	r3, [pc, #216]	; (80038e4 <UART_SetConfig+0x2d4>)
 800380c:	fba3 2302 	umull	r2, r3, r3, r2
 8003810:	095b      	lsrs	r3, r3, #5
 8003812:	005b      	lsls	r3, r3, #1
 8003814:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003818:	441c      	add	r4, r3
 800381a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800381e:	2200      	movs	r2, #0
 8003820:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003824:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003828:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800382c:	4642      	mov	r2, r8
 800382e:	464b      	mov	r3, r9
 8003830:	1891      	adds	r1, r2, r2
 8003832:	63b9      	str	r1, [r7, #56]	; 0x38
 8003834:	415b      	adcs	r3, r3
 8003836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003838:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800383c:	4641      	mov	r1, r8
 800383e:	1851      	adds	r1, r2, r1
 8003840:	6339      	str	r1, [r7, #48]	; 0x30
 8003842:	4649      	mov	r1, r9
 8003844:	414b      	adcs	r3, r1
 8003846:	637b      	str	r3, [r7, #52]	; 0x34
 8003848:	f04f 0200 	mov.w	r2, #0
 800384c:	f04f 0300 	mov.w	r3, #0
 8003850:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003854:	4659      	mov	r1, fp
 8003856:	00cb      	lsls	r3, r1, #3
 8003858:	4651      	mov	r1, sl
 800385a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800385e:	4651      	mov	r1, sl
 8003860:	00ca      	lsls	r2, r1, #3
 8003862:	4610      	mov	r0, r2
 8003864:	4619      	mov	r1, r3
 8003866:	4603      	mov	r3, r0
 8003868:	4642      	mov	r2, r8
 800386a:	189b      	adds	r3, r3, r2
 800386c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003870:	464b      	mov	r3, r9
 8003872:	460a      	mov	r2, r1
 8003874:	eb42 0303 	adc.w	r3, r2, r3
 8003878:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800387c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003888:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800388c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003890:	460b      	mov	r3, r1
 8003892:	18db      	adds	r3, r3, r3
 8003894:	62bb      	str	r3, [r7, #40]	; 0x28
 8003896:	4613      	mov	r3, r2
 8003898:	eb42 0303 	adc.w	r3, r2, r3
 800389c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800389e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80038a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80038a6:	f7fd f9bf 	bl	8000c28 <__aeabi_uldivmod>
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4b0d      	ldr	r3, [pc, #52]	; (80038e4 <UART_SetConfig+0x2d4>)
 80038b0:	fba3 1302 	umull	r1, r3, r3, r2
 80038b4:	095b      	lsrs	r3, r3, #5
 80038b6:	2164      	movs	r1, #100	; 0x64
 80038b8:	fb01 f303 	mul.w	r3, r1, r3
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	00db      	lsls	r3, r3, #3
 80038c0:	3332      	adds	r3, #50	; 0x32
 80038c2:	4a08      	ldr	r2, [pc, #32]	; (80038e4 <UART_SetConfig+0x2d4>)
 80038c4:	fba2 2303 	umull	r2, r3, r2, r3
 80038c8:	095b      	lsrs	r3, r3, #5
 80038ca:	f003 0207 	and.w	r2, r3, #7
 80038ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4422      	add	r2, r4
 80038d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80038d8:	e105      	b.n	8003ae6 <UART_SetConfig+0x4d6>
 80038da:	bf00      	nop
 80038dc:	40011000 	.word	0x40011000
 80038e0:	40011400 	.word	0x40011400
 80038e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038ec:	2200      	movs	r2, #0
 80038ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80038f2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80038f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80038fa:	4642      	mov	r2, r8
 80038fc:	464b      	mov	r3, r9
 80038fe:	1891      	adds	r1, r2, r2
 8003900:	6239      	str	r1, [r7, #32]
 8003902:	415b      	adcs	r3, r3
 8003904:	627b      	str	r3, [r7, #36]	; 0x24
 8003906:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800390a:	4641      	mov	r1, r8
 800390c:	1854      	adds	r4, r2, r1
 800390e:	4649      	mov	r1, r9
 8003910:	eb43 0501 	adc.w	r5, r3, r1
 8003914:	f04f 0200 	mov.w	r2, #0
 8003918:	f04f 0300 	mov.w	r3, #0
 800391c:	00eb      	lsls	r3, r5, #3
 800391e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003922:	00e2      	lsls	r2, r4, #3
 8003924:	4614      	mov	r4, r2
 8003926:	461d      	mov	r5, r3
 8003928:	4643      	mov	r3, r8
 800392a:	18e3      	adds	r3, r4, r3
 800392c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003930:	464b      	mov	r3, r9
 8003932:	eb45 0303 	adc.w	r3, r5, r3
 8003936:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800393a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003946:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800394a:	f04f 0200 	mov.w	r2, #0
 800394e:	f04f 0300 	mov.w	r3, #0
 8003952:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003956:	4629      	mov	r1, r5
 8003958:	008b      	lsls	r3, r1, #2
 800395a:	4621      	mov	r1, r4
 800395c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003960:	4621      	mov	r1, r4
 8003962:	008a      	lsls	r2, r1, #2
 8003964:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003968:	f7fd f95e 	bl	8000c28 <__aeabi_uldivmod>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	4b60      	ldr	r3, [pc, #384]	; (8003af4 <UART_SetConfig+0x4e4>)
 8003972:	fba3 2302 	umull	r2, r3, r3, r2
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	011c      	lsls	r4, r3, #4
 800397a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800397e:	2200      	movs	r2, #0
 8003980:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003984:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003988:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800398c:	4642      	mov	r2, r8
 800398e:	464b      	mov	r3, r9
 8003990:	1891      	adds	r1, r2, r2
 8003992:	61b9      	str	r1, [r7, #24]
 8003994:	415b      	adcs	r3, r3
 8003996:	61fb      	str	r3, [r7, #28]
 8003998:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800399c:	4641      	mov	r1, r8
 800399e:	1851      	adds	r1, r2, r1
 80039a0:	6139      	str	r1, [r7, #16]
 80039a2:	4649      	mov	r1, r9
 80039a4:	414b      	adcs	r3, r1
 80039a6:	617b      	str	r3, [r7, #20]
 80039a8:	f04f 0200 	mov.w	r2, #0
 80039ac:	f04f 0300 	mov.w	r3, #0
 80039b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039b4:	4659      	mov	r1, fp
 80039b6:	00cb      	lsls	r3, r1, #3
 80039b8:	4651      	mov	r1, sl
 80039ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039be:	4651      	mov	r1, sl
 80039c0:	00ca      	lsls	r2, r1, #3
 80039c2:	4610      	mov	r0, r2
 80039c4:	4619      	mov	r1, r3
 80039c6:	4603      	mov	r3, r0
 80039c8:	4642      	mov	r2, r8
 80039ca:	189b      	adds	r3, r3, r2
 80039cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80039d0:	464b      	mov	r3, r9
 80039d2:	460a      	mov	r2, r1
 80039d4:	eb42 0303 	adc.w	r3, r2, r3
 80039d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80039dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	67bb      	str	r3, [r7, #120]	; 0x78
 80039e6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80039e8:	f04f 0200 	mov.w	r2, #0
 80039ec:	f04f 0300 	mov.w	r3, #0
 80039f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80039f4:	4649      	mov	r1, r9
 80039f6:	008b      	lsls	r3, r1, #2
 80039f8:	4641      	mov	r1, r8
 80039fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039fe:	4641      	mov	r1, r8
 8003a00:	008a      	lsls	r2, r1, #2
 8003a02:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003a06:	f7fd f90f 	bl	8000c28 <__aeabi_uldivmod>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4b39      	ldr	r3, [pc, #228]	; (8003af4 <UART_SetConfig+0x4e4>)
 8003a10:	fba3 1302 	umull	r1, r3, r3, r2
 8003a14:	095b      	lsrs	r3, r3, #5
 8003a16:	2164      	movs	r1, #100	; 0x64
 8003a18:	fb01 f303 	mul.w	r3, r1, r3
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	3332      	adds	r3, #50	; 0x32
 8003a22:	4a34      	ldr	r2, [pc, #208]	; (8003af4 <UART_SetConfig+0x4e4>)
 8003a24:	fba2 2303 	umull	r2, r3, r2, r3
 8003a28:	095b      	lsrs	r3, r3, #5
 8003a2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a2e:	441c      	add	r4, r3
 8003a30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a34:	2200      	movs	r2, #0
 8003a36:	673b      	str	r3, [r7, #112]	; 0x70
 8003a38:	677a      	str	r2, [r7, #116]	; 0x74
 8003a3a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003a3e:	4642      	mov	r2, r8
 8003a40:	464b      	mov	r3, r9
 8003a42:	1891      	adds	r1, r2, r2
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	415b      	adcs	r3, r3
 8003a48:	60fb      	str	r3, [r7, #12]
 8003a4a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a4e:	4641      	mov	r1, r8
 8003a50:	1851      	adds	r1, r2, r1
 8003a52:	6039      	str	r1, [r7, #0]
 8003a54:	4649      	mov	r1, r9
 8003a56:	414b      	adcs	r3, r1
 8003a58:	607b      	str	r3, [r7, #4]
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	f04f 0300 	mov.w	r3, #0
 8003a62:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a66:	4659      	mov	r1, fp
 8003a68:	00cb      	lsls	r3, r1, #3
 8003a6a:	4651      	mov	r1, sl
 8003a6c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a70:	4651      	mov	r1, sl
 8003a72:	00ca      	lsls	r2, r1, #3
 8003a74:	4610      	mov	r0, r2
 8003a76:	4619      	mov	r1, r3
 8003a78:	4603      	mov	r3, r0
 8003a7a:	4642      	mov	r2, r8
 8003a7c:	189b      	adds	r3, r3, r2
 8003a7e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a80:	464b      	mov	r3, r9
 8003a82:	460a      	mov	r2, r1
 8003a84:	eb42 0303 	adc.w	r3, r2, r3
 8003a88:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	663b      	str	r3, [r7, #96]	; 0x60
 8003a94:	667a      	str	r2, [r7, #100]	; 0x64
 8003a96:	f04f 0200 	mov.w	r2, #0
 8003a9a:	f04f 0300 	mov.w	r3, #0
 8003a9e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003aa2:	4649      	mov	r1, r9
 8003aa4:	008b      	lsls	r3, r1, #2
 8003aa6:	4641      	mov	r1, r8
 8003aa8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003aac:	4641      	mov	r1, r8
 8003aae:	008a      	lsls	r2, r1, #2
 8003ab0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003ab4:	f7fd f8b8 	bl	8000c28 <__aeabi_uldivmod>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	460b      	mov	r3, r1
 8003abc:	4b0d      	ldr	r3, [pc, #52]	; (8003af4 <UART_SetConfig+0x4e4>)
 8003abe:	fba3 1302 	umull	r1, r3, r3, r2
 8003ac2:	095b      	lsrs	r3, r3, #5
 8003ac4:	2164      	movs	r1, #100	; 0x64
 8003ac6:	fb01 f303 	mul.w	r3, r1, r3
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	011b      	lsls	r3, r3, #4
 8003ace:	3332      	adds	r3, #50	; 0x32
 8003ad0:	4a08      	ldr	r2, [pc, #32]	; (8003af4 <UART_SetConfig+0x4e4>)
 8003ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	f003 020f 	and.w	r2, r3, #15
 8003adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4422      	add	r2, r4
 8003ae4:	609a      	str	r2, [r3, #8]
}
 8003ae6:	bf00      	nop
 8003ae8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003aec:	46bd      	mov	sp, r7
 8003aee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003af2:	bf00      	nop
 8003af4:	51eb851f 	.word	0x51eb851f

08003af8 <__NVIC_SetPriority>:
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	4603      	mov	r3, r0
 8003b00:	6039      	str	r1, [r7, #0]
 8003b02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	db0a      	blt.n	8003b22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	b2da      	uxtb	r2, r3
 8003b10:	490c      	ldr	r1, [pc, #48]	; (8003b44 <__NVIC_SetPriority+0x4c>)
 8003b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b16:	0112      	lsls	r2, r2, #4
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003b20:	e00a      	b.n	8003b38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	4908      	ldr	r1, [pc, #32]	; (8003b48 <__NVIC_SetPriority+0x50>)
 8003b28:	79fb      	ldrb	r3, [r7, #7]
 8003b2a:	f003 030f 	and.w	r3, r3, #15
 8003b2e:	3b04      	subs	r3, #4
 8003b30:	0112      	lsls	r2, r2, #4
 8003b32:	b2d2      	uxtb	r2, r2
 8003b34:	440b      	add	r3, r1
 8003b36:	761a      	strb	r2, [r3, #24]
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr
 8003b44:	e000e100 	.word	0xe000e100
 8003b48:	e000ed00 	.word	0xe000ed00

08003b4c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003b50:	4b05      	ldr	r3, [pc, #20]	; (8003b68 <SysTick_Handler+0x1c>)
 8003b52:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003b54:	f001 feec 	bl	8005930 <xTaskGetSchedulerState>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d001      	beq.n	8003b62 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003b5e:	f002 fcd3 	bl	8006508 <xPortSysTickHandler>
  }
}
 8003b62:	bf00      	nop
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	e000e010 	.word	0xe000e010

08003b6c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003b70:	2100      	movs	r1, #0
 8003b72:	f06f 0004 	mvn.w	r0, #4
 8003b76:	f7ff ffbf 	bl	8003af8 <__NVIC_SetPriority>
#endif
}
 8003b7a:	bf00      	nop
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b86:	f3ef 8305 	mrs	r3, IPSR
 8003b8a:	603b      	str	r3, [r7, #0]
  return(result);
 8003b8c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003b92:	f06f 0305 	mvn.w	r3, #5
 8003b96:	607b      	str	r3, [r7, #4]
 8003b98:	e00f      	b.n	8003bba <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003b9a:	4b0a      	ldr	r3, [pc, #40]	; (8003bc4 <osKernelInitialize+0x44>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d108      	bne.n	8003bb4 <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 8003ba2:	4809      	ldr	r0, [pc, #36]	; (8003bc8 <osKernelInitialize+0x48>)
 8003ba4:	f002 fea0 	bl	80068e8 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 8003ba8:	4b06      	ldr	r3, [pc, #24]	; (8003bc4 <osKernelInitialize+0x44>)
 8003baa:	2201      	movs	r2, #1
 8003bac:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	607b      	str	r3, [r7, #4]
 8003bb2:	e002      	b.n	8003bba <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 8003bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb8:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003bba:	687b      	ldr	r3, [r7, #4]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	20000338 	.word	0x20000338
 8003bc8:	2000000c 	.word	0x2000000c

08003bcc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bd2:	f3ef 8305 	mrs	r3, IPSR
 8003bd6:	603b      	str	r3, [r7, #0]
  return(result);
 8003bd8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003bde:	f06f 0305 	mvn.w	r3, #5
 8003be2:	607b      	str	r3, [r7, #4]
 8003be4:	e010      	b.n	8003c08 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003be6:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <osKernelStart+0x48>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d109      	bne.n	8003c02 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003bee:	f7ff ffbd 	bl	8003b6c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003bf2:	4b08      	ldr	r3, [pc, #32]	; (8003c14 <osKernelStart+0x48>)
 8003bf4:	2202      	movs	r2, #2
 8003bf6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003bf8:	f001 fa52 	bl	80050a0 <vTaskStartScheduler>
      stat = osOK;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	607b      	str	r3, [r7, #4]
 8003c00:	e002      	b.n	8003c08 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003c02:	f04f 33ff 	mov.w	r3, #4294967295
 8003c06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003c08:	687b      	ldr	r3, [r7, #4]
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	20000338 	.word	0x20000338

08003c18 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b08e      	sub	sp, #56	; 0x38
 8003c1c:	af04      	add	r7, sp, #16
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003c24:	2300      	movs	r3, #0
 8003c26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c28:	f3ef 8305 	mrs	r3, IPSR
 8003c2c:	617b      	str	r3, [r7, #20]
  return(result);
 8003c2e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d17f      	bne.n	8003d34 <osThreadNew+0x11c>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d07c      	beq.n	8003d34 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 8003c3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c3e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003c40:	2318      	movs	r3, #24
 8003c42:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003c48:	f04f 33ff 	mov.w	r3, #4294967295
 8003c4c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d045      	beq.n	8003ce0 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <osThreadNew+0x4a>
        name = attr->name;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d002      	beq.n	8003c70 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d008      	beq.n	8003c88 <osThreadNew+0x70>
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	2b38      	cmp	r3, #56	; 0x38
 8003c7a:	d805      	bhi.n	8003c88 <osThreadNew+0x70>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <osThreadNew+0x74>
        return (NULL);
 8003c88:	2300      	movs	r3, #0
 8003c8a:	e054      	b.n	8003d36 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	695b      	ldr	r3, [r3, #20]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d003      	beq.n	8003c9c <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	089b      	lsrs	r3, r3, #2
 8003c9a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00e      	beq.n	8003cc2 <osThreadNew+0xaa>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	2b6b      	cmp	r3, #107	; 0x6b
 8003caa:	d90a      	bls.n	8003cc2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d006      	beq.n	8003cc2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <osThreadNew+0xaa>
        mem = 1;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	61bb      	str	r3, [r7, #24]
 8003cc0:	e010      	b.n	8003ce4 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10c      	bne.n	8003ce4 <osThreadNew+0xcc>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d108      	bne.n	8003ce4 <osThreadNew+0xcc>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d104      	bne.n	8003ce4 <osThreadNew+0xcc>
          mem = 0;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	61bb      	str	r3, [r7, #24]
 8003cde:	e001      	b.n	8003ce4 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d110      	bne.n	8003d0c <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003cf2:	9202      	str	r2, [sp, #8]
 8003cf4:	9301      	str	r3, [sp, #4]
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	6a3a      	ldr	r2, [r7, #32]
 8003cfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 fff7 	bl	8004cf4 <xTaskCreateStatic>
 8003d06:	4603      	mov	r3, r0
 8003d08:	613b      	str	r3, [r7, #16]
 8003d0a:	e013      	b.n	8003d34 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d110      	bne.n	8003d34 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003d12:	6a3b      	ldr	r3, [r7, #32]
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	f107 0310 	add.w	r3, r7, #16
 8003d1a:	9301      	str	r3, [sp, #4]
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f001 f842 	bl	8004dae <xTaskCreate>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d001      	beq.n	8003d34 <osThreadNew+0x11c>
            hTask = NULL;
 8003d30:	2300      	movs	r3, #0
 8003d32:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003d34:	693b      	ldr	r3, [r7, #16]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3728      	adds	r7, #40	; 0x28
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b084      	sub	sp, #16
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d46:	f3ef 8305 	mrs	r3, IPSR
 8003d4a:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d4c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d003      	beq.n	8003d5a <osDelay+0x1c>
    stat = osErrorISR;
 8003d52:	f06f 0305 	mvn.w	r3, #5
 8003d56:	60fb      	str	r3, [r7, #12]
 8003d58:	e007      	b.n	8003d6a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d002      	beq.n	8003d6a <osDelay+0x2c>
      vTaskDelay(ticks);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f001 f967 	bl	8005038 <vTaskDelay>
    }
  }

  return (stat);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b08a      	sub	sp, #40	; 0x28
 8003d78:	af02      	add	r7, sp, #8
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003d80:	2300      	movs	r3, #0
 8003d82:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d84:	f3ef 8305 	mrs	r3, IPSR
 8003d88:	613b      	str	r3, [r7, #16]
  return(result);
 8003d8a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d15f      	bne.n	8003e50 <osMessageQueueNew+0xdc>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d05c      	beq.n	8003e50 <osMessageQueueNew+0xdc>
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d059      	beq.n	8003e50 <osMessageQueueNew+0xdc>
    mem = -1;
 8003d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003da0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d029      	beq.n	8003dfc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d012      	beq.n	8003dd6 <osMessageQueueNew+0x62>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	2b4f      	cmp	r3, #79	; 0x4f
 8003db6:	d90e      	bls.n	8003dd6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00a      	beq.n	8003dd6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	695a      	ldr	r2, [r3, #20]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	68b9      	ldr	r1, [r7, #8]
 8003dc8:	fb01 f303 	mul.w	r3, r1, r3
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d302      	bcc.n	8003dd6 <osMessageQueueNew+0x62>
        mem = 1;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	61bb      	str	r3, [r7, #24]
 8003dd4:	e014      	b.n	8003e00 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d110      	bne.n	8003e00 <osMessageQueueNew+0x8c>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d10c      	bne.n	8003e00 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d108      	bne.n	8003e00 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d104      	bne.n	8003e00 <osMessageQueueNew+0x8c>
          mem = 0;
 8003df6:	2300      	movs	r3, #0
 8003df8:	61bb      	str	r3, [r7, #24]
 8003dfa:	e001      	b.n	8003e00 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d10b      	bne.n	8003e1e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	691a      	ldr	r2, [r3, #16]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	2100      	movs	r1, #0
 8003e10:	9100      	str	r1, [sp, #0]
 8003e12:	68b9      	ldr	r1, [r7, #8]
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f000 fa2f 	bl	8004278 <xQueueGenericCreateStatic>
 8003e1a:	61f8      	str	r0, [r7, #28]
 8003e1c:	e008      	b.n	8003e30 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d105      	bne.n	8003e30 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003e24:	2200      	movs	r2, #0
 8003e26:	68b9      	ldr	r1, [r7, #8]
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 fa9d 	bl	8004368 <xQueueGenericCreate>
 8003e2e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00c      	beq.n	8003e50 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d003      	beq.n	8003e44 <osMessageQueueNew+0xd0>
        name = attr->name;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	617b      	str	r3, [r7, #20]
 8003e42:	e001      	b.n	8003e48 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003e44:	2300      	movs	r3, #0
 8003e46:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003e48:	6979      	ldr	r1, [r7, #20]
 8003e4a:	69f8      	ldr	r0, [r7, #28]
 8003e4c:	f000 fef4 	bl	8004c38 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003e50:	69fb      	ldr	r3, [r7, #28]
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3720      	adds	r7, #32
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
	...

08003e5c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b088      	sub	sp, #32
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	603b      	str	r3, [r7, #0]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003e70:	2300      	movs	r3, #0
 8003e72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e74:	f3ef 8305 	mrs	r3, IPSR
 8003e78:	617b      	str	r3, [r7, #20]
  return(result);
 8003e7a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d028      	beq.n	8003ed2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d005      	beq.n	8003e92 <osMessageQueuePut+0x36>
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d002      	beq.n	8003e92 <osMessageQueuePut+0x36>
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d003      	beq.n	8003e9a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003e92:	f06f 0303 	mvn.w	r3, #3
 8003e96:	61fb      	str	r3, [r7, #28]
 8003e98:	e038      	b.n	8003f0c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003e9e:	f107 0210 	add.w	r2, r7, #16
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	68b9      	ldr	r1, [r7, #8]
 8003ea6:	69b8      	ldr	r0, [r7, #24]
 8003ea8:	f000 fbba 	bl	8004620 <xQueueGenericSendFromISR>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d003      	beq.n	8003eba <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003eb2:	f06f 0302 	mvn.w	r3, #2
 8003eb6:	61fb      	str	r3, [r7, #28]
 8003eb8:	e028      	b.n	8003f0c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d025      	beq.n	8003f0c <osMessageQueuePut+0xb0>
 8003ec0:	4b15      	ldr	r3, [pc, #84]	; (8003f18 <osMessageQueuePut+0xbc>)
 8003ec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	f3bf 8f4f 	dsb	sy
 8003ecc:	f3bf 8f6f 	isb	sy
 8003ed0:	e01c      	b.n	8003f0c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d002      	beq.n	8003ede <osMessageQueuePut+0x82>
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d103      	bne.n	8003ee6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003ede:	f06f 0303 	mvn.w	r3, #3
 8003ee2:	61fb      	str	r3, [r7, #28]
 8003ee4:	e012      	b.n	8003f0c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	68b9      	ldr	r1, [r7, #8]
 8003eec:	69b8      	ldr	r0, [r7, #24]
 8003eee:	f000 fa99 	bl	8004424 <xQueueGenericSend>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d009      	beq.n	8003f0c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003efe:	f06f 0301 	mvn.w	r3, #1
 8003f02:	61fb      	str	r3, [r7, #28]
 8003f04:	e002      	b.n	8003f0c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003f06:	f06f 0302 	mvn.w	r3, #2
 8003f0a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003f0c:	69fb      	ldr	r3, [r7, #28]
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3720      	adds	r7, #32
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	e000ed04 	.word	0xe000ed04

08003f1c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b088      	sub	sp, #32
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f32:	f3ef 8305 	mrs	r3, IPSR
 8003f36:	617b      	str	r3, [r7, #20]
  return(result);
 8003f38:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d028      	beq.n	8003f90 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d005      	beq.n	8003f50 <osMessageQueueGet+0x34>
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d002      	beq.n	8003f50 <osMessageQueueGet+0x34>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003f50:	f06f 0303 	mvn.w	r3, #3
 8003f54:	61fb      	str	r3, [r7, #28]
 8003f56:	e037      	b.n	8003fc8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003f5c:	f107 0310 	add.w	r3, r7, #16
 8003f60:	461a      	mov	r2, r3
 8003f62:	68b9      	ldr	r1, [r7, #8]
 8003f64:	69b8      	ldr	r0, [r7, #24]
 8003f66:	f000 fcd7 	bl	8004918 <xQueueReceiveFromISR>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d003      	beq.n	8003f78 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003f70:	f06f 0302 	mvn.w	r3, #2
 8003f74:	61fb      	str	r3, [r7, #28]
 8003f76:	e027      	b.n	8003fc8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d024      	beq.n	8003fc8 <osMessageQueueGet+0xac>
 8003f7e:	4b15      	ldr	r3, [pc, #84]	; (8003fd4 <osMessageQueueGet+0xb8>)
 8003f80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	f3bf 8f4f 	dsb	sy
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	e01b      	b.n	8003fc8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d002      	beq.n	8003f9c <osMessageQueueGet+0x80>
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d103      	bne.n	8003fa4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003f9c:	f06f 0303 	mvn.w	r3, #3
 8003fa0:	61fb      	str	r3, [r7, #28]
 8003fa2:	e011      	b.n	8003fc8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	68b9      	ldr	r1, [r7, #8]
 8003fa8:	69b8      	ldr	r0, [r7, #24]
 8003faa:	f000 fbd5 	bl	8004758 <xQueueReceive>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d009      	beq.n	8003fc8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d003      	beq.n	8003fc2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003fba:	f06f 0301 	mvn.w	r3, #1
 8003fbe:	61fb      	str	r3, [r7, #28]
 8003fc0:	e002      	b.n	8003fc8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8003fc2:	f06f 0302 	mvn.w	r3, #2
 8003fc6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003fc8:	69fb      	ldr	r3, [r7, #28]
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3720      	adds	r7, #32
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	e000ed04 	.word	0xe000ed04

08003fd8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	4a07      	ldr	r2, [pc, #28]	; (8004004 <vApplicationGetIdleTaskMemory+0x2c>)
 8003fe8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	4a06      	ldr	r2, [pc, #24]	; (8004008 <vApplicationGetIdleTaskMemory+0x30>)
 8003fee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ff6:	601a      	str	r2, [r3, #0]
}
 8003ff8:	bf00      	nop
 8003ffa:	3714      	adds	r7, #20
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	20003f3c 	.word	0x20003f3c
 8004008:	20003fa8 	.word	0x20003fa8

0800400c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800400c:	b480      	push	{r7}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	4a07      	ldr	r2, [pc, #28]	; (8004038 <vApplicationGetTimerTaskMemory+0x2c>)
 800401c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	4a06      	ldr	r2, [pc, #24]	; (800403c <vApplicationGetTimerTaskMemory+0x30>)
 8004022:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800402a:	601a      	str	r2, [r3, #0]
}
 800402c:	bf00      	nop
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	200047a8 	.word	0x200047a8
 800403c:	20004814 	.word	0x20004814

08004040 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f103 0208 	add.w	r2, r3, #8
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f04f 32ff 	mov.w	r2, #4294967295
 8004058:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f103 0208 	add.w	r2, r3, #8
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f103 0208 	add.w	r2, r3, #8
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800408e:	bf00      	nop
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr

0800409a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800409a:	b480      	push	{r7}
 800409c:	b085      	sub	sp, #20
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
 80040a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	689a      	ldr	r2, [r3, #8]
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	1c5a      	adds	r2, r3, #1
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	601a      	str	r2, [r3, #0]
}
 80040d6:	bf00      	nop
 80040d8:	3714      	adds	r7, #20
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr

080040e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80040e2:	b480      	push	{r7}
 80040e4:	b085      	sub	sp, #20
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
 80040ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f8:	d103      	bne.n	8004102 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	60fb      	str	r3, [r7, #12]
 8004100:	e00c      	b.n	800411c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	3308      	adds	r3, #8
 8004106:	60fb      	str	r3, [r7, #12]
 8004108:	e002      	b.n	8004110 <vListInsert+0x2e>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	60fb      	str	r3, [r7, #12]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	429a      	cmp	r2, r3
 800411a:	d2f6      	bcs.n	800410a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	685a      	ldr	r2, [r3, #4]
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	68fa      	ldr	r2, [r7, #12]
 8004130:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	1c5a      	adds	r2, r3, #1
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	601a      	str	r2, [r3, #0]
}
 8004148:	bf00      	nop
 800414a:	3714      	adds	r7, #20
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	6892      	ldr	r2, [r2, #8]
 800416a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6852      	ldr	r2, [r2, #4]
 8004174:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	429a      	cmp	r2, r3
 800417e:	d103      	bne.n	8004188 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	1e5a      	subs	r2, r3, #1
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
}
 800419c:	4618      	mov	r0, r3
 800419e:	3714      	adds	r7, #20
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d10a      	bne.n	80041d2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80041bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c0:	f383 8811 	msr	BASEPRI, r3
 80041c4:	f3bf 8f6f 	isb	sy
 80041c8:	f3bf 8f4f 	dsb	sy
 80041cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80041ce:	bf00      	nop
 80041d0:	e7fe      	b.n	80041d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80041d2:	f002 f907 	bl	80063e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041de:	68f9      	ldr	r1, [r7, #12]
 80041e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80041e2:	fb01 f303 	mul.w	r3, r1, r3
 80041e6:	441a      	add	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2200      	movs	r2, #0
 80041f0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004202:	3b01      	subs	r3, #1
 8004204:	68f9      	ldr	r1, [r7, #12]
 8004206:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004208:	fb01 f303 	mul.w	r3, r1, r3
 800420c:	441a      	add	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	22ff      	movs	r2, #255	; 0xff
 8004216:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	22ff      	movs	r2, #255	; 0xff
 800421e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d114      	bne.n	8004252 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d01a      	beq.n	8004266 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	3310      	adds	r3, #16
 8004234:	4618      	mov	r0, r3
 8004236:	f001 f9bd 	bl	80055b4 <xTaskRemoveFromEventList>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d012      	beq.n	8004266 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004240:	4b0c      	ldr	r3, [pc, #48]	; (8004274 <xQueueGenericReset+0xcc>)
 8004242:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004246:	601a      	str	r2, [r3, #0]
 8004248:	f3bf 8f4f 	dsb	sy
 800424c:	f3bf 8f6f 	isb	sy
 8004250:	e009      	b.n	8004266 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	3310      	adds	r3, #16
 8004256:	4618      	mov	r0, r3
 8004258:	f7ff fef2 	bl	8004040 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	3324      	adds	r3, #36	; 0x24
 8004260:	4618      	mov	r0, r3
 8004262:	f7ff feed 	bl	8004040 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004266:	f002 f8ed 	bl	8006444 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800426a:	2301      	movs	r3, #1
}
 800426c:	4618      	mov	r0, r3
 800426e:	3710      	adds	r7, #16
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	e000ed04 	.word	0xe000ed04

08004278 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004278:	b580      	push	{r7, lr}
 800427a:	b08e      	sub	sp, #56	; 0x38
 800427c:	af02      	add	r7, sp, #8
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
 8004284:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d10a      	bne.n	80042a2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800428c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004290:	f383 8811 	msr	BASEPRI, r3
 8004294:	f3bf 8f6f 	isb	sy
 8004298:	f3bf 8f4f 	dsb	sy
 800429c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800429e:	bf00      	nop
 80042a0:	e7fe      	b.n	80042a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d10a      	bne.n	80042be <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80042a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ac:	f383 8811 	msr	BASEPRI, r3
 80042b0:	f3bf 8f6f 	isb	sy
 80042b4:	f3bf 8f4f 	dsb	sy
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80042ba:	bf00      	nop
 80042bc:	e7fe      	b.n	80042bc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <xQueueGenericCreateStatic+0x52>
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <xQueueGenericCreateStatic+0x56>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e000      	b.n	80042d0 <xQueueGenericCreateStatic+0x58>
 80042ce:	2300      	movs	r3, #0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10a      	bne.n	80042ea <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80042d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d8:	f383 8811 	msr	BASEPRI, r3
 80042dc:	f3bf 8f6f 	isb	sy
 80042e0:	f3bf 8f4f 	dsb	sy
 80042e4:	623b      	str	r3, [r7, #32]
}
 80042e6:	bf00      	nop
 80042e8:	e7fe      	b.n	80042e8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d102      	bne.n	80042f6 <xQueueGenericCreateStatic+0x7e>
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <xQueueGenericCreateStatic+0x82>
 80042f6:	2301      	movs	r3, #1
 80042f8:	e000      	b.n	80042fc <xQueueGenericCreateStatic+0x84>
 80042fa:	2300      	movs	r3, #0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10a      	bne.n	8004316 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004304:	f383 8811 	msr	BASEPRI, r3
 8004308:	f3bf 8f6f 	isb	sy
 800430c:	f3bf 8f4f 	dsb	sy
 8004310:	61fb      	str	r3, [r7, #28]
}
 8004312:	bf00      	nop
 8004314:	e7fe      	b.n	8004314 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004316:	2350      	movs	r3, #80	; 0x50
 8004318:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	2b50      	cmp	r3, #80	; 0x50
 800431e:	d00a      	beq.n	8004336 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004324:	f383 8811 	msr	BASEPRI, r3
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	61bb      	str	r3, [r7, #24]
}
 8004332:	bf00      	nop
 8004334:	e7fe      	b.n	8004334 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004336:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800433c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00d      	beq.n	800435e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004344:	2201      	movs	r2, #1
 8004346:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800434a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800434e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	4613      	mov	r3, r2
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	68b9      	ldr	r1, [r7, #8]
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f000 f83f 	bl	80043dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800435e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004360:	4618      	mov	r0, r3
 8004362:	3730      	adds	r7, #48	; 0x30
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004368:	b580      	push	{r7, lr}
 800436a:	b08a      	sub	sp, #40	; 0x28
 800436c:	af02      	add	r7, sp, #8
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	4613      	mov	r3, r2
 8004374:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10a      	bne.n	8004392 <xQueueGenericCreate+0x2a>
	__asm volatile
 800437c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004380:	f383 8811 	msr	BASEPRI, r3
 8004384:	f3bf 8f6f 	isb	sy
 8004388:	f3bf 8f4f 	dsb	sy
 800438c:	613b      	str	r3, [r7, #16]
}
 800438e:	bf00      	nop
 8004390:	e7fe      	b.n	8004390 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	68ba      	ldr	r2, [r7, #8]
 8004396:	fb02 f303 	mul.w	r3, r2, r3
 800439a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	3350      	adds	r3, #80	; 0x50
 80043a0:	4618      	mov	r0, r3
 80043a2:	f002 f941 	bl	8006628 <pvPortMalloc>
 80043a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d011      	beq.n	80043d2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	3350      	adds	r3, #80	; 0x50
 80043b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80043c0:	79fa      	ldrb	r2, [r7, #7]
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	4613      	mov	r3, r2
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	68b9      	ldr	r1, [r7, #8]
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 f805 	bl	80043dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80043d2:	69bb      	ldr	r3, [r7, #24]
	}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3720      	adds	r7, #32
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
 80043e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d103      	bne.n	80043f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	601a      	str	r2, [r3, #0]
 80043f6:	e002      	b.n	80043fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	68fa      	ldr	r2, [r7, #12]
 8004402:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800440a:	2101      	movs	r1, #1
 800440c:	69b8      	ldr	r0, [r7, #24]
 800440e:	f7ff fecb 	bl	80041a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	78fa      	ldrb	r2, [r7, #3]
 8004416:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800441a:	bf00      	nop
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
	...

08004424 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b08e      	sub	sp, #56	; 0x38
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
 8004430:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004432:	2300      	movs	r3, #0
 8004434:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800443a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10a      	bne.n	8004456 <xQueueGenericSend+0x32>
	__asm volatile
 8004440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004444:	f383 8811 	msr	BASEPRI, r3
 8004448:	f3bf 8f6f 	isb	sy
 800444c:	f3bf 8f4f 	dsb	sy
 8004450:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004452:	bf00      	nop
 8004454:	e7fe      	b.n	8004454 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d103      	bne.n	8004464 <xQueueGenericSend+0x40>
 800445c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004460:	2b00      	cmp	r3, #0
 8004462:	d101      	bne.n	8004468 <xQueueGenericSend+0x44>
 8004464:	2301      	movs	r3, #1
 8004466:	e000      	b.n	800446a <xQueueGenericSend+0x46>
 8004468:	2300      	movs	r3, #0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10a      	bne.n	8004484 <xQueueGenericSend+0x60>
	__asm volatile
 800446e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004472:	f383 8811 	msr	BASEPRI, r3
 8004476:	f3bf 8f6f 	isb	sy
 800447a:	f3bf 8f4f 	dsb	sy
 800447e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004480:	bf00      	nop
 8004482:	e7fe      	b.n	8004482 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	2b02      	cmp	r3, #2
 8004488:	d103      	bne.n	8004492 <xQueueGenericSend+0x6e>
 800448a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800448c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800448e:	2b01      	cmp	r3, #1
 8004490:	d101      	bne.n	8004496 <xQueueGenericSend+0x72>
 8004492:	2301      	movs	r3, #1
 8004494:	e000      	b.n	8004498 <xQueueGenericSend+0x74>
 8004496:	2300      	movs	r3, #0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10a      	bne.n	80044b2 <xQueueGenericSend+0x8e>
	__asm volatile
 800449c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a0:	f383 8811 	msr	BASEPRI, r3
 80044a4:	f3bf 8f6f 	isb	sy
 80044a8:	f3bf 8f4f 	dsb	sy
 80044ac:	623b      	str	r3, [r7, #32]
}
 80044ae:	bf00      	nop
 80044b0:	e7fe      	b.n	80044b0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044b2:	f001 fa3d 	bl	8005930 <xTaskGetSchedulerState>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d102      	bne.n	80044c2 <xQueueGenericSend+0x9e>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d101      	bne.n	80044c6 <xQueueGenericSend+0xa2>
 80044c2:	2301      	movs	r3, #1
 80044c4:	e000      	b.n	80044c8 <xQueueGenericSend+0xa4>
 80044c6:	2300      	movs	r3, #0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d10a      	bne.n	80044e2 <xQueueGenericSend+0xbe>
	__asm volatile
 80044cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d0:	f383 8811 	msr	BASEPRI, r3
 80044d4:	f3bf 8f6f 	isb	sy
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	61fb      	str	r3, [r7, #28]
}
 80044de:	bf00      	nop
 80044e0:	e7fe      	b.n	80044e0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80044e2:	f001 ff7f 	bl	80063e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80044e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d302      	bcc.n	80044f8 <xQueueGenericSend+0xd4>
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d129      	bne.n	800454c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80044f8:	683a      	ldr	r2, [r7, #0]
 80044fa:	68b9      	ldr	r1, [r7, #8]
 80044fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044fe:	f000 fa8b 	bl	8004a18 <prvCopyDataToQueue>
 8004502:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	2b00      	cmp	r3, #0
 800450a:	d010      	beq.n	800452e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800450c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450e:	3324      	adds	r3, #36	; 0x24
 8004510:	4618      	mov	r0, r3
 8004512:	f001 f84f 	bl	80055b4 <xTaskRemoveFromEventList>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d013      	beq.n	8004544 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800451c:	4b3f      	ldr	r3, [pc, #252]	; (800461c <xQueueGenericSend+0x1f8>)
 800451e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	f3bf 8f4f 	dsb	sy
 8004528:	f3bf 8f6f 	isb	sy
 800452c:	e00a      	b.n	8004544 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800452e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004530:	2b00      	cmp	r3, #0
 8004532:	d007      	beq.n	8004544 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004534:	4b39      	ldr	r3, [pc, #228]	; (800461c <xQueueGenericSend+0x1f8>)
 8004536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800453a:	601a      	str	r2, [r3, #0]
 800453c:	f3bf 8f4f 	dsb	sy
 8004540:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004544:	f001 ff7e 	bl	8006444 <vPortExitCritical>
				return pdPASS;
 8004548:	2301      	movs	r3, #1
 800454a:	e063      	b.n	8004614 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d103      	bne.n	800455a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004552:	f001 ff77 	bl	8006444 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004556:	2300      	movs	r3, #0
 8004558:	e05c      	b.n	8004614 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800455a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800455c:	2b00      	cmp	r3, #0
 800455e:	d106      	bne.n	800456e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004560:	f107 0314 	add.w	r3, r7, #20
 8004564:	4618      	mov	r0, r3
 8004566:	f001 f889 	bl	800567c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800456a:	2301      	movs	r3, #1
 800456c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800456e:	f001 ff69 	bl	8006444 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004572:	f000 fdfb 	bl	800516c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004576:	f001 ff35 	bl	80063e4 <vPortEnterCritical>
 800457a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004580:	b25b      	sxtb	r3, r3
 8004582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004586:	d103      	bne.n	8004590 <xQueueGenericSend+0x16c>
 8004588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800458a:	2200      	movs	r2, #0
 800458c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004592:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004596:	b25b      	sxtb	r3, r3
 8004598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800459c:	d103      	bne.n	80045a6 <xQueueGenericSend+0x182>
 800459e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045a6:	f001 ff4d 	bl	8006444 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045aa:	1d3a      	adds	r2, r7, #4
 80045ac:	f107 0314 	add.w	r3, r7, #20
 80045b0:	4611      	mov	r1, r2
 80045b2:	4618      	mov	r0, r3
 80045b4:	f001 f878 	bl	80056a8 <xTaskCheckForTimeOut>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d124      	bne.n	8004608 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80045be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045c0:	f000 fb22 	bl	8004c08 <prvIsQueueFull>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d018      	beq.n	80045fc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80045ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045cc:	3310      	adds	r3, #16
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	4611      	mov	r1, r2
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 ff9e 	bl	8005514 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80045d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045da:	f000 faad 	bl	8004b38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80045de:	f000 fdd3 	bl	8005188 <xTaskResumeAll>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f47f af7c 	bne.w	80044e2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80045ea:	4b0c      	ldr	r3, [pc, #48]	; (800461c <xQueueGenericSend+0x1f8>)
 80045ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	f3bf 8f4f 	dsb	sy
 80045f6:	f3bf 8f6f 	isb	sy
 80045fa:	e772      	b.n	80044e2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80045fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045fe:	f000 fa9b 	bl	8004b38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004602:	f000 fdc1 	bl	8005188 <xTaskResumeAll>
 8004606:	e76c      	b.n	80044e2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004608:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800460a:	f000 fa95 	bl	8004b38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800460e:	f000 fdbb 	bl	8005188 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004612:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004614:	4618      	mov	r0, r3
 8004616:	3738      	adds	r7, #56	; 0x38
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	e000ed04 	.word	0xe000ed04

08004620 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b090      	sub	sp, #64	; 0x40
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
 800462c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10a      	bne.n	800464e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463c:	f383 8811 	msr	BASEPRI, r3
 8004640:	f3bf 8f6f 	isb	sy
 8004644:	f3bf 8f4f 	dsb	sy
 8004648:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800464a:	bf00      	nop
 800464c:	e7fe      	b.n	800464c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d103      	bne.n	800465c <xQueueGenericSendFromISR+0x3c>
 8004654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004658:	2b00      	cmp	r3, #0
 800465a:	d101      	bne.n	8004660 <xQueueGenericSendFromISR+0x40>
 800465c:	2301      	movs	r3, #1
 800465e:	e000      	b.n	8004662 <xQueueGenericSendFromISR+0x42>
 8004660:	2300      	movs	r3, #0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10a      	bne.n	800467c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800466a:	f383 8811 	msr	BASEPRI, r3
 800466e:	f3bf 8f6f 	isb	sy
 8004672:	f3bf 8f4f 	dsb	sy
 8004676:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004678:	bf00      	nop
 800467a:	e7fe      	b.n	800467a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	2b02      	cmp	r3, #2
 8004680:	d103      	bne.n	800468a <xQueueGenericSendFromISR+0x6a>
 8004682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004686:	2b01      	cmp	r3, #1
 8004688:	d101      	bne.n	800468e <xQueueGenericSendFromISR+0x6e>
 800468a:	2301      	movs	r3, #1
 800468c:	e000      	b.n	8004690 <xQueueGenericSendFromISR+0x70>
 800468e:	2300      	movs	r3, #0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10a      	bne.n	80046aa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004698:	f383 8811 	msr	BASEPRI, r3
 800469c:	f3bf 8f6f 	isb	sy
 80046a0:	f3bf 8f4f 	dsb	sy
 80046a4:	623b      	str	r3, [r7, #32]
}
 80046a6:	bf00      	nop
 80046a8:	e7fe      	b.n	80046a8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80046aa:	f001 ff7d 	bl	80065a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80046ae:	f3ef 8211 	mrs	r2, BASEPRI
 80046b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b6:	f383 8811 	msr	BASEPRI, r3
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	f3bf 8f4f 	dsb	sy
 80046c2:	61fa      	str	r2, [r7, #28]
 80046c4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80046c6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80046c8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d302      	bcc.n	80046dc <xQueueGenericSendFromISR+0xbc>
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d12f      	bne.n	800473c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80046dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ea:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046ec:	683a      	ldr	r2, [r7, #0]
 80046ee:	68b9      	ldr	r1, [r7, #8]
 80046f0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80046f2:	f000 f991 	bl	8004a18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80046f6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80046fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046fe:	d112      	bne.n	8004726 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004704:	2b00      	cmp	r3, #0
 8004706:	d016      	beq.n	8004736 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800470a:	3324      	adds	r3, #36	; 0x24
 800470c:	4618      	mov	r0, r3
 800470e:	f000 ff51 	bl	80055b4 <xTaskRemoveFromEventList>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00e      	beq.n	8004736 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00b      	beq.n	8004736 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2201      	movs	r2, #1
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	e007      	b.n	8004736 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004726:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800472a:	3301      	adds	r3, #1
 800472c:	b2db      	uxtb	r3, r3
 800472e:	b25a      	sxtb	r2, r3
 8004730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004732:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004736:	2301      	movs	r3, #1
 8004738:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800473a:	e001      	b.n	8004740 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800473c:	2300      	movs	r3, #0
 800473e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004742:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800474a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800474c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800474e:	4618      	mov	r0, r3
 8004750:	3740      	adds	r7, #64	; 0x40
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
	...

08004758 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08c      	sub	sp, #48	; 0x30
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004764:	2300      	movs	r3, #0
 8004766:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800476c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10a      	bne.n	8004788 <xQueueReceive+0x30>
	__asm volatile
 8004772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004776:	f383 8811 	msr	BASEPRI, r3
 800477a:	f3bf 8f6f 	isb	sy
 800477e:	f3bf 8f4f 	dsb	sy
 8004782:	623b      	str	r3, [r7, #32]
}
 8004784:	bf00      	nop
 8004786:	e7fe      	b.n	8004786 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d103      	bne.n	8004796 <xQueueReceive+0x3e>
 800478e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <xQueueReceive+0x42>
 8004796:	2301      	movs	r3, #1
 8004798:	e000      	b.n	800479c <xQueueReceive+0x44>
 800479a:	2300      	movs	r3, #0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d10a      	bne.n	80047b6 <xQueueReceive+0x5e>
	__asm volatile
 80047a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a4:	f383 8811 	msr	BASEPRI, r3
 80047a8:	f3bf 8f6f 	isb	sy
 80047ac:	f3bf 8f4f 	dsb	sy
 80047b0:	61fb      	str	r3, [r7, #28]
}
 80047b2:	bf00      	nop
 80047b4:	e7fe      	b.n	80047b4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047b6:	f001 f8bb 	bl	8005930 <xTaskGetSchedulerState>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d102      	bne.n	80047c6 <xQueueReceive+0x6e>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <xQueueReceive+0x72>
 80047c6:	2301      	movs	r3, #1
 80047c8:	e000      	b.n	80047cc <xQueueReceive+0x74>
 80047ca:	2300      	movs	r3, #0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10a      	bne.n	80047e6 <xQueueReceive+0x8e>
	__asm volatile
 80047d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d4:	f383 8811 	msr	BASEPRI, r3
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	f3bf 8f4f 	dsb	sy
 80047e0:	61bb      	str	r3, [r7, #24]
}
 80047e2:	bf00      	nop
 80047e4:	e7fe      	b.n	80047e4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047e6:	f001 fdfd 	bl	80063e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ee:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d01f      	beq.n	8004836 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80047f6:	68b9      	ldr	r1, [r7, #8]
 80047f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047fa:	f000 f977 	bl	8004aec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80047fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004800:	1e5a      	subs	r2, r3, #1
 8004802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004804:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00f      	beq.n	800482e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800480e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004810:	3310      	adds	r3, #16
 8004812:	4618      	mov	r0, r3
 8004814:	f000 fece 	bl	80055b4 <xTaskRemoveFromEventList>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d007      	beq.n	800482e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800481e:	4b3d      	ldr	r3, [pc, #244]	; (8004914 <xQueueReceive+0x1bc>)
 8004820:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004824:	601a      	str	r2, [r3, #0]
 8004826:	f3bf 8f4f 	dsb	sy
 800482a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800482e:	f001 fe09 	bl	8006444 <vPortExitCritical>
				return pdPASS;
 8004832:	2301      	movs	r3, #1
 8004834:	e069      	b.n	800490a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d103      	bne.n	8004844 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800483c:	f001 fe02 	bl	8006444 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004840:	2300      	movs	r3, #0
 8004842:	e062      	b.n	800490a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004846:	2b00      	cmp	r3, #0
 8004848:	d106      	bne.n	8004858 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800484a:	f107 0310 	add.w	r3, r7, #16
 800484e:	4618      	mov	r0, r3
 8004850:	f000 ff14 	bl	800567c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004854:	2301      	movs	r3, #1
 8004856:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004858:	f001 fdf4 	bl	8006444 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800485c:	f000 fc86 	bl	800516c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004860:	f001 fdc0 	bl	80063e4 <vPortEnterCritical>
 8004864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004866:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800486a:	b25b      	sxtb	r3, r3
 800486c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004870:	d103      	bne.n	800487a <xQueueReceive+0x122>
 8004872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800487a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004880:	b25b      	sxtb	r3, r3
 8004882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004886:	d103      	bne.n	8004890 <xQueueReceive+0x138>
 8004888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800488a:	2200      	movs	r2, #0
 800488c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004890:	f001 fdd8 	bl	8006444 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004894:	1d3a      	adds	r2, r7, #4
 8004896:	f107 0310 	add.w	r3, r7, #16
 800489a:	4611      	mov	r1, r2
 800489c:	4618      	mov	r0, r3
 800489e:	f000 ff03 	bl	80056a8 <xTaskCheckForTimeOut>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d123      	bne.n	80048f0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048aa:	f000 f997 	bl	8004bdc <prvIsQueueEmpty>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d017      	beq.n	80048e4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80048b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b6:	3324      	adds	r3, #36	; 0x24
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	4611      	mov	r1, r2
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 fe29 	bl	8005514 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80048c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048c4:	f000 f938 	bl	8004b38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80048c8:	f000 fc5e 	bl	8005188 <xTaskResumeAll>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d189      	bne.n	80047e6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80048d2:	4b10      	ldr	r3, [pc, #64]	; (8004914 <xQueueReceive+0x1bc>)
 80048d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	f3bf 8f4f 	dsb	sy
 80048de:	f3bf 8f6f 	isb	sy
 80048e2:	e780      	b.n	80047e6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80048e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048e6:	f000 f927 	bl	8004b38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048ea:	f000 fc4d 	bl	8005188 <xTaskResumeAll>
 80048ee:	e77a      	b.n	80047e6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80048f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048f2:	f000 f921 	bl	8004b38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048f6:	f000 fc47 	bl	8005188 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048fc:	f000 f96e 	bl	8004bdc <prvIsQueueEmpty>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	f43f af6f 	beq.w	80047e6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004908:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800490a:	4618      	mov	r0, r3
 800490c:	3730      	adds	r7, #48	; 0x30
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	e000ed04 	.word	0xe000ed04

08004918 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b08e      	sub	sp, #56	; 0x38
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10a      	bne.n	8004944 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800492e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004932:	f383 8811 	msr	BASEPRI, r3
 8004936:	f3bf 8f6f 	isb	sy
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	623b      	str	r3, [r7, #32]
}
 8004940:	bf00      	nop
 8004942:	e7fe      	b.n	8004942 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d103      	bne.n	8004952 <xQueueReceiveFromISR+0x3a>
 800494a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800494c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <xQueueReceiveFromISR+0x3e>
 8004952:	2301      	movs	r3, #1
 8004954:	e000      	b.n	8004958 <xQueueReceiveFromISR+0x40>
 8004956:	2300      	movs	r3, #0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d10a      	bne.n	8004972 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800495c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004960:	f383 8811 	msr	BASEPRI, r3
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	61fb      	str	r3, [r7, #28]
}
 800496e:	bf00      	nop
 8004970:	e7fe      	b.n	8004970 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004972:	f001 fe19 	bl	80065a8 <vPortValidateInterruptPriority>
	__asm volatile
 8004976:	f3ef 8211 	mrs	r2, BASEPRI
 800497a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497e:	f383 8811 	msr	BASEPRI, r3
 8004982:	f3bf 8f6f 	isb	sy
 8004986:	f3bf 8f4f 	dsb	sy
 800498a:	61ba      	str	r2, [r7, #24]
 800498c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800498e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004990:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004996:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499a:	2b00      	cmp	r3, #0
 800499c:	d02f      	beq.n	80049fe <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800499e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80049a8:	68b9      	ldr	r1, [r7, #8]
 80049aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049ac:	f000 f89e 	bl	8004aec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80049b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b2:	1e5a      	subs	r2, r3, #1
 80049b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80049b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80049bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049c0:	d112      	bne.n	80049e8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d016      	beq.n	80049f8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049cc:	3310      	adds	r3, #16
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 fdf0 	bl	80055b4 <xTaskRemoveFromEventList>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00e      	beq.n	80049f8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00b      	beq.n	80049f8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	e007      	b.n	80049f8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80049e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049ec:	3301      	adds	r3, #1
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	b25a      	sxtb	r2, r3
 80049f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80049f8:	2301      	movs	r3, #1
 80049fa:	637b      	str	r3, [r7, #52]	; 0x34
 80049fc:	e001      	b.n	8004a02 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80049fe:	2300      	movs	r3, #0
 8004a00:	637b      	str	r3, [r7, #52]	; 0x34
 8004a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a04:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	f383 8811 	msr	BASEPRI, r3
}
 8004a0c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3738      	adds	r7, #56	; 0x38
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004a24:	2300      	movs	r3, #0
 8004a26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10d      	bne.n	8004a52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d14d      	bne.n	8004ada <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 ff92 	bl	800596c <xTaskPriorityDisinherit>
 8004a48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	609a      	str	r2, [r3, #8]
 8004a50:	e043      	b.n	8004ada <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d119      	bne.n	8004a8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6858      	ldr	r0, [r3, #4]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a60:	461a      	mov	r2, r3
 8004a62:	68b9      	ldr	r1, [r7, #8]
 8004a64:	f002 f838 	bl	8006ad8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a70:	441a      	add	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	685a      	ldr	r2, [r3, #4]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d32b      	bcc.n	8004ada <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	605a      	str	r2, [r3, #4]
 8004a8a:	e026      	b.n	8004ada <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	68d8      	ldr	r0, [r3, #12]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a94:	461a      	mov	r2, r3
 8004a96:	68b9      	ldr	r1, [r7, #8]
 8004a98:	f002 f81e 	bl	8006ad8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	68da      	ldr	r2, [r3, #12]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa4:	425b      	negs	r3, r3
 8004aa6:	441a      	add	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	68da      	ldr	r2, [r3, #12]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d207      	bcs.n	8004ac8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	689a      	ldr	r2, [r3, #8]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac0:	425b      	negs	r3, r3
 8004ac2:	441a      	add	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d105      	bne.n	8004ada <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d002      	beq.n	8004ada <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1c5a      	adds	r2, r3, #1
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004ae2:	697b      	ldr	r3, [r7, #20]
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3718      	adds	r7, #24
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d018      	beq.n	8004b30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b06:	441a      	add	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	68da      	ldr	r2, [r3, #12]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d303      	bcc.n	8004b20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	68d9      	ldr	r1, [r3, #12]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b28:	461a      	mov	r2, r3
 8004b2a:	6838      	ldr	r0, [r7, #0]
 8004b2c:	f001 ffd4 	bl	8006ad8 <memcpy>
	}
}
 8004b30:	bf00      	nop
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004b40:	f001 fc50 	bl	80063e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b4c:	e011      	b.n	8004b72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d012      	beq.n	8004b7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	3324      	adds	r3, #36	; 0x24
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f000 fd2a 	bl	80055b4 <xTaskRemoveFromEventList>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b66:	f000 fe01 	bl	800576c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b6a:	7bfb      	ldrb	r3, [r7, #15]
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	dce9      	bgt.n	8004b4e <prvUnlockQueue+0x16>
 8004b7a:	e000      	b.n	8004b7e <prvUnlockQueue+0x46>
					break;
 8004b7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	22ff      	movs	r2, #255	; 0xff
 8004b82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004b86:	f001 fc5d 	bl	8006444 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b8a:	f001 fc2b 	bl	80063e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b96:	e011      	b.n	8004bbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d012      	beq.n	8004bc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	3310      	adds	r3, #16
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f000 fd05 	bl	80055b4 <xTaskRemoveFromEventList>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d001      	beq.n	8004bb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004bb0:	f000 fddc 	bl	800576c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004bb4:	7bbb      	ldrb	r3, [r7, #14]
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004bbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	dce9      	bgt.n	8004b98 <prvUnlockQueue+0x60>
 8004bc4:	e000      	b.n	8004bc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004bc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	22ff      	movs	r2, #255	; 0xff
 8004bcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004bd0:	f001 fc38 	bl	8006444 <vPortExitCritical>
}
 8004bd4:	bf00      	nop
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004be4:	f001 fbfe 	bl	80063e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d102      	bne.n	8004bf6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	60fb      	str	r3, [r7, #12]
 8004bf4:	e001      	b.n	8004bfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004bfa:	f001 fc23 	bl	8006444 <vPortExitCritical>

	return xReturn;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004c10:	f001 fbe8 	bl	80063e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d102      	bne.n	8004c26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004c20:	2301      	movs	r3, #1
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	e001      	b.n	8004c2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004c26:	2300      	movs	r3, #0
 8004c28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004c2a:	f001 fc0b 	bl	8006444 <vPortExitCritical>

	return xReturn;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004c38:	b480      	push	{r7}
 8004c3a:	b085      	sub	sp, #20
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c42:	2300      	movs	r3, #0
 8004c44:	60fb      	str	r3, [r7, #12]
 8004c46:	e014      	b.n	8004c72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004c48:	4a0f      	ldr	r2, [pc, #60]	; (8004c88 <vQueueAddToRegistry+0x50>)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d10b      	bne.n	8004c6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004c54:	490c      	ldr	r1, [pc, #48]	; (8004c88 <vQueueAddToRegistry+0x50>)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	683a      	ldr	r2, [r7, #0]
 8004c5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004c5e:	4a0a      	ldr	r2, [pc, #40]	; (8004c88 <vQueueAddToRegistry+0x50>)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	00db      	lsls	r3, r3, #3
 8004c64:	4413      	add	r3, r2
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004c6a:	e006      	b.n	8004c7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	3301      	adds	r3, #1
 8004c70:	60fb      	str	r3, [r7, #12]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2b07      	cmp	r3, #7
 8004c76:	d9e7      	bls.n	8004c48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004c78:	bf00      	nop
 8004c7a:	bf00      	nop
 8004c7c:	3714      	adds	r7, #20
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	20005814 	.word	0x20005814

08004c8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004c9c:	f001 fba2 	bl	80063e4 <vPortEnterCritical>
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ca6:	b25b      	sxtb	r3, r3
 8004ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cac:	d103      	bne.n	8004cb6 <vQueueWaitForMessageRestricted+0x2a>
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cbc:	b25b      	sxtb	r3, r3
 8004cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc2:	d103      	bne.n	8004ccc <vQueueWaitForMessageRestricted+0x40>
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ccc:	f001 fbba 	bl	8006444 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d106      	bne.n	8004ce6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	3324      	adds	r3, #36	; 0x24
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	68b9      	ldr	r1, [r7, #8]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f000 fc3b 	bl	800555c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004ce6:	6978      	ldr	r0, [r7, #20]
 8004ce8:	f7ff ff26 	bl	8004b38 <prvUnlockQueue>
	}
 8004cec:	bf00      	nop
 8004cee:	3718      	adds	r7, #24
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b08e      	sub	sp, #56	; 0x38
 8004cf8:	af04      	add	r7, sp, #16
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
 8004d00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004d02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10a      	bne.n	8004d1e <xTaskCreateStatic+0x2a>
	__asm volatile
 8004d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d0c:	f383 8811 	msr	BASEPRI, r3
 8004d10:	f3bf 8f6f 	isb	sy
 8004d14:	f3bf 8f4f 	dsb	sy
 8004d18:	623b      	str	r3, [r7, #32]
}
 8004d1a:	bf00      	nop
 8004d1c:	e7fe      	b.n	8004d1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10a      	bne.n	8004d3a <xTaskCreateStatic+0x46>
	__asm volatile
 8004d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d28:	f383 8811 	msr	BASEPRI, r3
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	61fb      	str	r3, [r7, #28]
}
 8004d36:	bf00      	nop
 8004d38:	e7fe      	b.n	8004d38 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d3a:	236c      	movs	r3, #108	; 0x6c
 8004d3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	2b6c      	cmp	r3, #108	; 0x6c
 8004d42:	d00a      	beq.n	8004d5a <xTaskCreateStatic+0x66>
	__asm volatile
 8004d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d48:	f383 8811 	msr	BASEPRI, r3
 8004d4c:	f3bf 8f6f 	isb	sy
 8004d50:	f3bf 8f4f 	dsb	sy
 8004d54:	61bb      	str	r3, [r7, #24]
}
 8004d56:	bf00      	nop
 8004d58:	e7fe      	b.n	8004d58 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004d5a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d01e      	beq.n	8004da0 <xTaskCreateStatic+0xac>
 8004d62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d01b      	beq.n	8004da0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d6a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d70:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d74:	2202      	movs	r2, #2
 8004d76:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	9303      	str	r3, [sp, #12]
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d80:	9302      	str	r3, [sp, #8]
 8004d82:	f107 0314 	add.w	r3, r7, #20
 8004d86:	9301      	str	r3, [sp, #4]
 8004d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d8a:	9300      	str	r3, [sp, #0]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	68b9      	ldr	r1, [r7, #8]
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	f000 f850 	bl	8004e38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d9a:	f000 f8dd 	bl	8004f58 <prvAddNewTaskToReadyList>
 8004d9e:	e001      	b.n	8004da4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004da0:	2300      	movs	r3, #0
 8004da2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004da4:	697b      	ldr	r3, [r7, #20]
	}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3728      	adds	r7, #40	; 0x28
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b08c      	sub	sp, #48	; 0x30
 8004db2:	af04      	add	r7, sp, #16
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	60b9      	str	r1, [r7, #8]
 8004db8:	603b      	str	r3, [r7, #0]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004dbe:	88fb      	ldrh	r3, [r7, #6]
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f001 fc30 	bl	8006628 <pvPortMalloc>
 8004dc8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00e      	beq.n	8004dee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004dd0:	206c      	movs	r0, #108	; 0x6c
 8004dd2:	f001 fc29 	bl	8006628 <pvPortMalloc>
 8004dd6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	631a      	str	r2, [r3, #48]	; 0x30
 8004de4:	e005      	b.n	8004df2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004de6:	6978      	ldr	r0, [r7, #20]
 8004de8:	f001 fcc2 	bl	8006770 <vPortFree>
 8004dec:	e001      	b.n	8004df2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004dee:	2300      	movs	r3, #0
 8004df0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d017      	beq.n	8004e28 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e00:	88fa      	ldrh	r2, [r7, #6]
 8004e02:	2300      	movs	r3, #0
 8004e04:	9303      	str	r3, [sp, #12]
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	9302      	str	r3, [sp, #8]
 8004e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e0c:	9301      	str	r3, [sp, #4]
 8004e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	68b9      	ldr	r1, [r7, #8]
 8004e16:	68f8      	ldr	r0, [r7, #12]
 8004e18:	f000 f80e 	bl	8004e38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e1c:	69f8      	ldr	r0, [r7, #28]
 8004e1e:	f000 f89b 	bl	8004f58 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e22:	2301      	movs	r3, #1
 8004e24:	61bb      	str	r3, [r7, #24]
 8004e26:	e002      	b.n	8004e2e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e28:	f04f 33ff 	mov.w	r3, #4294967295
 8004e2c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e2e:	69bb      	ldr	r3, [r7, #24]
	}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3720      	adds	r7, #32
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b088      	sub	sp, #32
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
 8004e44:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e48:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	461a      	mov	r2, r3
 8004e50:	21a5      	movs	r1, #165	; 0xa5
 8004e52:	f001 fe4f 	bl	8006af4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004e60:	3b01      	subs	r3, #1
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4413      	add	r3, r2
 8004e66:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	f023 0307 	bic.w	r3, r3, #7
 8004e6e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	f003 0307 	and.w	r3, r3, #7
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00a      	beq.n	8004e90 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7e:	f383 8811 	msr	BASEPRI, r3
 8004e82:	f3bf 8f6f 	isb	sy
 8004e86:	f3bf 8f4f 	dsb	sy
 8004e8a:	617b      	str	r3, [r7, #20]
}
 8004e8c:	bf00      	nop
 8004e8e:	e7fe      	b.n	8004e8e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d01f      	beq.n	8004ed6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e96:	2300      	movs	r3, #0
 8004e98:	61fb      	str	r3, [r7, #28]
 8004e9a:	e012      	b.n	8004ec2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	7819      	ldrb	r1, [r3, #0]
 8004ea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	3334      	adds	r3, #52	; 0x34
 8004eac:	460a      	mov	r2, r1
 8004eae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004eb0:	68ba      	ldr	r2, [r7, #8]
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d006      	beq.n	8004eca <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	61fb      	str	r3, [r7, #28]
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	2b1f      	cmp	r3, #31
 8004ec6:	d9e9      	bls.n	8004e9c <prvInitialiseNewTask+0x64>
 8004ec8:	e000      	b.n	8004ecc <prvInitialiseNewTask+0x94>
			{
				break;
 8004eca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8004ed4:	e003      	b.n	8004ede <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee0:	2b37      	cmp	r3, #55	; 0x37
 8004ee2:	d901      	bls.n	8004ee8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ee4:	2337      	movs	r3, #55	; 0x37
 8004ee6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004eec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ef2:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efc:	3304      	adds	r3, #4
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7ff f8be 	bl	8004080 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f06:	3318      	adds	r3, #24
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7ff f8b9 	bl	8004080 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f12:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f16:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f22:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f26:	2200      	movs	r2, #0
 8004f28:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	68f9      	ldr	r1, [r7, #12]
 8004f36:	69b8      	ldr	r0, [r7, #24]
 8004f38:	f001 f928 	bl	800618c <pxPortInitialiseStack>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f40:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d002      	beq.n	8004f4e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f4e:	bf00      	nop
 8004f50:	3720      	adds	r7, #32
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
	...

08004f58 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f60:	f001 fa40 	bl	80063e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f64:	4b2d      	ldr	r3, [pc, #180]	; (800501c <prvAddNewTaskToReadyList+0xc4>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	3301      	adds	r3, #1
 8004f6a:	4a2c      	ldr	r2, [pc, #176]	; (800501c <prvAddNewTaskToReadyList+0xc4>)
 8004f6c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f6e:	4b2c      	ldr	r3, [pc, #176]	; (8005020 <prvAddNewTaskToReadyList+0xc8>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d109      	bne.n	8004f8a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f76:	4a2a      	ldr	r2, [pc, #168]	; (8005020 <prvAddNewTaskToReadyList+0xc8>)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f7c:	4b27      	ldr	r3, [pc, #156]	; (800501c <prvAddNewTaskToReadyList+0xc4>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d110      	bne.n	8004fa6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004f84:	f000 fc16 	bl	80057b4 <prvInitialiseTaskLists>
 8004f88:	e00d      	b.n	8004fa6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004f8a:	4b26      	ldr	r3, [pc, #152]	; (8005024 <prvAddNewTaskToReadyList+0xcc>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d109      	bne.n	8004fa6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f92:	4b23      	ldr	r3, [pc, #140]	; (8005020 <prvAddNewTaskToReadyList+0xc8>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d802      	bhi.n	8004fa6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004fa0:	4a1f      	ldr	r2, [pc, #124]	; (8005020 <prvAddNewTaskToReadyList+0xc8>)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004fa6:	4b20      	ldr	r3, [pc, #128]	; (8005028 <prvAddNewTaskToReadyList+0xd0>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3301      	adds	r3, #1
 8004fac:	4a1e      	ldr	r2, [pc, #120]	; (8005028 <prvAddNewTaskToReadyList+0xd0>)
 8004fae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004fb0:	4b1d      	ldr	r3, [pc, #116]	; (8005028 <prvAddNewTaskToReadyList+0xd0>)
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fbc:	4b1b      	ldr	r3, [pc, #108]	; (800502c <prvAddNewTaskToReadyList+0xd4>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d903      	bls.n	8004fcc <prvAddNewTaskToReadyList+0x74>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc8:	4a18      	ldr	r2, [pc, #96]	; (800502c <prvAddNewTaskToReadyList+0xd4>)
 8004fca:	6013      	str	r3, [r2, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	4413      	add	r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4a15      	ldr	r2, [pc, #84]	; (8005030 <prvAddNewTaskToReadyList+0xd8>)
 8004fda:	441a      	add	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	3304      	adds	r3, #4
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	4610      	mov	r0, r2
 8004fe4:	f7ff f859 	bl	800409a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004fe8:	f001 fa2c 	bl	8006444 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004fec:	4b0d      	ldr	r3, [pc, #52]	; (8005024 <prvAddNewTaskToReadyList+0xcc>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00e      	beq.n	8005012 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ff4:	4b0a      	ldr	r3, [pc, #40]	; (8005020 <prvAddNewTaskToReadyList+0xc8>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d207      	bcs.n	8005012 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005002:	4b0c      	ldr	r3, [pc, #48]	; (8005034 <prvAddNewTaskToReadyList+0xdc>)
 8005004:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005008:	601a      	str	r2, [r3, #0]
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005012:	bf00      	nop
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	20005d28 	.word	0x20005d28
 8005020:	20005854 	.word	0x20005854
 8005024:	20005d34 	.word	0x20005d34
 8005028:	20005d44 	.word	0x20005d44
 800502c:	20005d30 	.word	0x20005d30
 8005030:	20005858 	.word	0x20005858
 8005034:	e000ed04 	.word	0xe000ed04

08005038 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005040:	2300      	movs	r3, #0
 8005042:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d017      	beq.n	800507a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800504a:	4b13      	ldr	r3, [pc, #76]	; (8005098 <vTaskDelay+0x60>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00a      	beq.n	8005068 <vTaskDelay+0x30>
	__asm volatile
 8005052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005056:	f383 8811 	msr	BASEPRI, r3
 800505a:	f3bf 8f6f 	isb	sy
 800505e:	f3bf 8f4f 	dsb	sy
 8005062:	60bb      	str	r3, [r7, #8]
}
 8005064:	bf00      	nop
 8005066:	e7fe      	b.n	8005066 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005068:	f000 f880 	bl	800516c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800506c:	2100      	movs	r1, #0
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 fcea 	bl	8005a48 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005074:	f000 f888 	bl	8005188 <xTaskResumeAll>
 8005078:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d107      	bne.n	8005090 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005080:	4b06      	ldr	r3, [pc, #24]	; (800509c <vTaskDelay+0x64>)
 8005082:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005086:	601a      	str	r2, [r3, #0]
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005090:	bf00      	nop
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	20005d50 	.word	0x20005d50
 800509c:	e000ed04 	.word	0xe000ed04

080050a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08a      	sub	sp, #40	; 0x28
 80050a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80050a6:	2300      	movs	r3, #0
 80050a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80050aa:	2300      	movs	r3, #0
 80050ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80050ae:	463a      	mov	r2, r7
 80050b0:	1d39      	adds	r1, r7, #4
 80050b2:	f107 0308 	add.w	r3, r7, #8
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fe ff8e 	bl	8003fd8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80050bc:	6839      	ldr	r1, [r7, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68ba      	ldr	r2, [r7, #8]
 80050c2:	9202      	str	r2, [sp, #8]
 80050c4:	9301      	str	r3, [sp, #4]
 80050c6:	2300      	movs	r3, #0
 80050c8:	9300      	str	r3, [sp, #0]
 80050ca:	2300      	movs	r3, #0
 80050cc:	460a      	mov	r2, r1
 80050ce:	4921      	ldr	r1, [pc, #132]	; (8005154 <vTaskStartScheduler+0xb4>)
 80050d0:	4821      	ldr	r0, [pc, #132]	; (8005158 <vTaskStartScheduler+0xb8>)
 80050d2:	f7ff fe0f 	bl	8004cf4 <xTaskCreateStatic>
 80050d6:	4603      	mov	r3, r0
 80050d8:	4a20      	ldr	r2, [pc, #128]	; (800515c <vTaskStartScheduler+0xbc>)
 80050da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80050dc:	4b1f      	ldr	r3, [pc, #124]	; (800515c <vTaskStartScheduler+0xbc>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d002      	beq.n	80050ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80050e4:	2301      	movs	r3, #1
 80050e6:	617b      	str	r3, [r7, #20]
 80050e8:	e001      	b.n	80050ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80050ea:	2300      	movs	r3, #0
 80050ec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d102      	bne.n	80050fa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80050f4:	f000 fcfc 	bl	8005af0 <xTimerCreateTimerTask>
 80050f8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d116      	bne.n	800512e <vTaskStartScheduler+0x8e>
	__asm volatile
 8005100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	613b      	str	r3, [r7, #16]
}
 8005112:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005114:	4b12      	ldr	r3, [pc, #72]	; (8005160 <vTaskStartScheduler+0xc0>)
 8005116:	f04f 32ff 	mov.w	r2, #4294967295
 800511a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800511c:	4b11      	ldr	r3, [pc, #68]	; (8005164 <vTaskStartScheduler+0xc4>)
 800511e:	2201      	movs	r2, #1
 8005120:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005122:	4b11      	ldr	r3, [pc, #68]	; (8005168 <vTaskStartScheduler+0xc8>)
 8005124:	2200      	movs	r2, #0
 8005126:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005128:	f001 f8ba 	bl	80062a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800512c:	e00e      	b.n	800514c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005134:	d10a      	bne.n	800514c <vTaskStartScheduler+0xac>
	__asm volatile
 8005136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800513a:	f383 8811 	msr	BASEPRI, r3
 800513e:	f3bf 8f6f 	isb	sy
 8005142:	f3bf 8f4f 	dsb	sy
 8005146:	60fb      	str	r3, [r7, #12]
}
 8005148:	bf00      	nop
 800514a:	e7fe      	b.n	800514a <vTaskStartScheduler+0xaa>
}
 800514c:	bf00      	nop
 800514e:	3718      	adds	r7, #24
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	0800abb0 	.word	0x0800abb0
 8005158:	08005785 	.word	0x08005785
 800515c:	20005d4c 	.word	0x20005d4c
 8005160:	20005d48 	.word	0x20005d48
 8005164:	20005d34 	.word	0x20005d34
 8005168:	20005d2c 	.word	0x20005d2c

0800516c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800516c:	b480      	push	{r7}
 800516e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005170:	4b04      	ldr	r3, [pc, #16]	; (8005184 <vTaskSuspendAll+0x18>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	3301      	adds	r3, #1
 8005176:	4a03      	ldr	r2, [pc, #12]	; (8005184 <vTaskSuspendAll+0x18>)
 8005178:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800517a:	bf00      	nop
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr
 8005184:	20005d50 	.word	0x20005d50

08005188 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800518e:	2300      	movs	r3, #0
 8005190:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005192:	2300      	movs	r3, #0
 8005194:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005196:	4b42      	ldr	r3, [pc, #264]	; (80052a0 <xTaskResumeAll+0x118>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d10a      	bne.n	80051b4 <xTaskResumeAll+0x2c>
	__asm volatile
 800519e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a2:	f383 8811 	msr	BASEPRI, r3
 80051a6:	f3bf 8f6f 	isb	sy
 80051aa:	f3bf 8f4f 	dsb	sy
 80051ae:	603b      	str	r3, [r7, #0]
}
 80051b0:	bf00      	nop
 80051b2:	e7fe      	b.n	80051b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80051b4:	f001 f916 	bl	80063e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80051b8:	4b39      	ldr	r3, [pc, #228]	; (80052a0 <xTaskResumeAll+0x118>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	3b01      	subs	r3, #1
 80051be:	4a38      	ldr	r2, [pc, #224]	; (80052a0 <xTaskResumeAll+0x118>)
 80051c0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051c2:	4b37      	ldr	r3, [pc, #220]	; (80052a0 <xTaskResumeAll+0x118>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d162      	bne.n	8005290 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051ca:	4b36      	ldr	r3, [pc, #216]	; (80052a4 <xTaskResumeAll+0x11c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d05e      	beq.n	8005290 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051d2:	e02f      	b.n	8005234 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051d4:	4b34      	ldr	r3, [pc, #208]	; (80052a8 <xTaskResumeAll+0x120>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	3318      	adds	r3, #24
 80051e0:	4618      	mov	r0, r3
 80051e2:	f7fe ffb7 	bl	8004154 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	3304      	adds	r3, #4
 80051ea:	4618      	mov	r0, r3
 80051ec:	f7fe ffb2 	bl	8004154 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051f4:	4b2d      	ldr	r3, [pc, #180]	; (80052ac <xTaskResumeAll+0x124>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d903      	bls.n	8005204 <xTaskResumeAll+0x7c>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005200:	4a2a      	ldr	r2, [pc, #168]	; (80052ac <xTaskResumeAll+0x124>)
 8005202:	6013      	str	r3, [r2, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005208:	4613      	mov	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	4413      	add	r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	4a27      	ldr	r2, [pc, #156]	; (80052b0 <xTaskResumeAll+0x128>)
 8005212:	441a      	add	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	3304      	adds	r3, #4
 8005218:	4619      	mov	r1, r3
 800521a:	4610      	mov	r0, r2
 800521c:	f7fe ff3d 	bl	800409a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005224:	4b23      	ldr	r3, [pc, #140]	; (80052b4 <xTaskResumeAll+0x12c>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800522a:	429a      	cmp	r2, r3
 800522c:	d302      	bcc.n	8005234 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800522e:	4b22      	ldr	r3, [pc, #136]	; (80052b8 <xTaskResumeAll+0x130>)
 8005230:	2201      	movs	r2, #1
 8005232:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005234:	4b1c      	ldr	r3, [pc, #112]	; (80052a8 <xTaskResumeAll+0x120>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1cb      	bne.n	80051d4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d001      	beq.n	8005246 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005242:	f000 fb55 	bl	80058f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005246:	4b1d      	ldr	r3, [pc, #116]	; (80052bc <xTaskResumeAll+0x134>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d010      	beq.n	8005274 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005252:	f000 f847 	bl	80052e4 <xTaskIncrementTick>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d002      	beq.n	8005262 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800525c:	4b16      	ldr	r3, [pc, #88]	; (80052b8 <xTaskResumeAll+0x130>)
 800525e:	2201      	movs	r2, #1
 8005260:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	3b01      	subs	r3, #1
 8005266:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1f1      	bne.n	8005252 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800526e:	4b13      	ldr	r3, [pc, #76]	; (80052bc <xTaskResumeAll+0x134>)
 8005270:	2200      	movs	r2, #0
 8005272:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005274:	4b10      	ldr	r3, [pc, #64]	; (80052b8 <xTaskResumeAll+0x130>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d009      	beq.n	8005290 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800527c:	2301      	movs	r3, #1
 800527e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005280:	4b0f      	ldr	r3, [pc, #60]	; (80052c0 <xTaskResumeAll+0x138>)
 8005282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005286:	601a      	str	r2, [r3, #0]
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005290:	f001 f8d8 	bl	8006444 <vPortExitCritical>

	return xAlreadyYielded;
 8005294:	68bb      	ldr	r3, [r7, #8]
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	20005d50 	.word	0x20005d50
 80052a4:	20005d28 	.word	0x20005d28
 80052a8:	20005ce8 	.word	0x20005ce8
 80052ac:	20005d30 	.word	0x20005d30
 80052b0:	20005858 	.word	0x20005858
 80052b4:	20005854 	.word	0x20005854
 80052b8:	20005d3c 	.word	0x20005d3c
 80052bc:	20005d38 	.word	0x20005d38
 80052c0:	e000ed04 	.word	0xe000ed04

080052c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80052ca:	4b05      	ldr	r3, [pc, #20]	; (80052e0 <xTaskGetTickCount+0x1c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80052d0:	687b      	ldr	r3, [r7, #4]
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	20005d2c 	.word	0x20005d2c

080052e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052ea:	2300      	movs	r3, #0
 80052ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052ee:	4b4f      	ldr	r3, [pc, #316]	; (800542c <xTaskIncrementTick+0x148>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f040 808f 	bne.w	8005416 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80052f8:	4b4d      	ldr	r3, [pc, #308]	; (8005430 <xTaskIncrementTick+0x14c>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	3301      	adds	r3, #1
 80052fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005300:	4a4b      	ldr	r2, [pc, #300]	; (8005430 <xTaskIncrementTick+0x14c>)
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d120      	bne.n	800534e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800530c:	4b49      	ldr	r3, [pc, #292]	; (8005434 <xTaskIncrementTick+0x150>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00a      	beq.n	800532c <xTaskIncrementTick+0x48>
	__asm volatile
 8005316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800531a:	f383 8811 	msr	BASEPRI, r3
 800531e:	f3bf 8f6f 	isb	sy
 8005322:	f3bf 8f4f 	dsb	sy
 8005326:	603b      	str	r3, [r7, #0]
}
 8005328:	bf00      	nop
 800532a:	e7fe      	b.n	800532a <xTaskIncrementTick+0x46>
 800532c:	4b41      	ldr	r3, [pc, #260]	; (8005434 <xTaskIncrementTick+0x150>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	60fb      	str	r3, [r7, #12]
 8005332:	4b41      	ldr	r3, [pc, #260]	; (8005438 <xTaskIncrementTick+0x154>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a3f      	ldr	r2, [pc, #252]	; (8005434 <xTaskIncrementTick+0x150>)
 8005338:	6013      	str	r3, [r2, #0]
 800533a:	4a3f      	ldr	r2, [pc, #252]	; (8005438 <xTaskIncrementTick+0x154>)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6013      	str	r3, [r2, #0]
 8005340:	4b3e      	ldr	r3, [pc, #248]	; (800543c <xTaskIncrementTick+0x158>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	3301      	adds	r3, #1
 8005346:	4a3d      	ldr	r2, [pc, #244]	; (800543c <xTaskIncrementTick+0x158>)
 8005348:	6013      	str	r3, [r2, #0]
 800534a:	f000 fad1 	bl	80058f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800534e:	4b3c      	ldr	r3, [pc, #240]	; (8005440 <xTaskIncrementTick+0x15c>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	429a      	cmp	r2, r3
 8005356:	d349      	bcc.n	80053ec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005358:	4b36      	ldr	r3, [pc, #216]	; (8005434 <xTaskIncrementTick+0x150>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d104      	bne.n	800536c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005362:	4b37      	ldr	r3, [pc, #220]	; (8005440 <xTaskIncrementTick+0x15c>)
 8005364:	f04f 32ff 	mov.w	r2, #4294967295
 8005368:	601a      	str	r2, [r3, #0]
					break;
 800536a:	e03f      	b.n	80053ec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800536c:	4b31      	ldr	r3, [pc, #196]	; (8005434 <xTaskIncrementTick+0x150>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	429a      	cmp	r2, r3
 8005382:	d203      	bcs.n	800538c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005384:	4a2e      	ldr	r2, [pc, #184]	; (8005440 <xTaskIncrementTick+0x15c>)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800538a:	e02f      	b.n	80053ec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	3304      	adds	r3, #4
 8005390:	4618      	mov	r0, r3
 8005392:	f7fe fedf 	bl	8004154 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800539a:	2b00      	cmp	r3, #0
 800539c:	d004      	beq.n	80053a8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	3318      	adds	r3, #24
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7fe fed6 	bl	8004154 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ac:	4b25      	ldr	r3, [pc, #148]	; (8005444 <xTaskIncrementTick+0x160>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d903      	bls.n	80053bc <xTaskIncrementTick+0xd8>
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b8:	4a22      	ldr	r2, [pc, #136]	; (8005444 <xTaskIncrementTick+0x160>)
 80053ba:	6013      	str	r3, [r2, #0]
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053c0:	4613      	mov	r3, r2
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	4413      	add	r3, r2
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	4a1f      	ldr	r2, [pc, #124]	; (8005448 <xTaskIncrementTick+0x164>)
 80053ca:	441a      	add	r2, r3
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	3304      	adds	r3, #4
 80053d0:	4619      	mov	r1, r3
 80053d2:	4610      	mov	r0, r2
 80053d4:	f7fe fe61 	bl	800409a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053dc:	4b1b      	ldr	r3, [pc, #108]	; (800544c <xTaskIncrementTick+0x168>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d3b8      	bcc.n	8005358 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80053e6:	2301      	movs	r3, #1
 80053e8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053ea:	e7b5      	b.n	8005358 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80053ec:	4b17      	ldr	r3, [pc, #92]	; (800544c <xTaskIncrementTick+0x168>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053f2:	4915      	ldr	r1, [pc, #84]	; (8005448 <xTaskIncrementTick+0x164>)
 80053f4:	4613      	mov	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	440b      	add	r3, r1
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d901      	bls.n	8005408 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005404:	2301      	movs	r3, #1
 8005406:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005408:	4b11      	ldr	r3, [pc, #68]	; (8005450 <xTaskIncrementTick+0x16c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d007      	beq.n	8005420 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005410:	2301      	movs	r3, #1
 8005412:	617b      	str	r3, [r7, #20]
 8005414:	e004      	b.n	8005420 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005416:	4b0f      	ldr	r3, [pc, #60]	; (8005454 <xTaskIncrementTick+0x170>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	3301      	adds	r3, #1
 800541c:	4a0d      	ldr	r2, [pc, #52]	; (8005454 <xTaskIncrementTick+0x170>)
 800541e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005420:	697b      	ldr	r3, [r7, #20]
}
 8005422:	4618      	mov	r0, r3
 8005424:	3718      	adds	r7, #24
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	20005d50 	.word	0x20005d50
 8005430:	20005d2c 	.word	0x20005d2c
 8005434:	20005ce0 	.word	0x20005ce0
 8005438:	20005ce4 	.word	0x20005ce4
 800543c:	20005d40 	.word	0x20005d40
 8005440:	20005d48 	.word	0x20005d48
 8005444:	20005d30 	.word	0x20005d30
 8005448:	20005858 	.word	0x20005858
 800544c:	20005854 	.word	0x20005854
 8005450:	20005d3c 	.word	0x20005d3c
 8005454:	20005d38 	.word	0x20005d38

08005458 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800545e:	4b28      	ldr	r3, [pc, #160]	; (8005500 <vTaskSwitchContext+0xa8>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005466:	4b27      	ldr	r3, [pc, #156]	; (8005504 <vTaskSwitchContext+0xac>)
 8005468:	2201      	movs	r2, #1
 800546a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800546c:	e041      	b.n	80054f2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800546e:	4b25      	ldr	r3, [pc, #148]	; (8005504 <vTaskSwitchContext+0xac>)
 8005470:	2200      	movs	r2, #0
 8005472:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005474:	4b24      	ldr	r3, [pc, #144]	; (8005508 <vTaskSwitchContext+0xb0>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	60fb      	str	r3, [r7, #12]
 800547a:	e010      	b.n	800549e <vTaskSwitchContext+0x46>
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d10a      	bne.n	8005498 <vTaskSwitchContext+0x40>
	__asm volatile
 8005482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005486:	f383 8811 	msr	BASEPRI, r3
 800548a:	f3bf 8f6f 	isb	sy
 800548e:	f3bf 8f4f 	dsb	sy
 8005492:	607b      	str	r3, [r7, #4]
}
 8005494:	bf00      	nop
 8005496:	e7fe      	b.n	8005496 <vTaskSwitchContext+0x3e>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	3b01      	subs	r3, #1
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	491b      	ldr	r1, [pc, #108]	; (800550c <vTaskSwitchContext+0xb4>)
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	4613      	mov	r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	4413      	add	r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	440b      	add	r3, r1
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d0e4      	beq.n	800547c <vTaskSwitchContext+0x24>
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	4613      	mov	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4a13      	ldr	r2, [pc, #76]	; (800550c <vTaskSwitchContext+0xb4>)
 80054be:	4413      	add	r3, r2
 80054c0:	60bb      	str	r3, [r7, #8]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	605a      	str	r2, [r3, #4]
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	685a      	ldr	r2, [r3, #4]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	3308      	adds	r3, #8
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d104      	bne.n	80054e2 <vTaskSwitchContext+0x8a>
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	605a      	str	r2, [r3, #4]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	4a09      	ldr	r2, [pc, #36]	; (8005510 <vTaskSwitchContext+0xb8>)
 80054ea:	6013      	str	r3, [r2, #0]
 80054ec:	4a06      	ldr	r2, [pc, #24]	; (8005508 <vTaskSwitchContext+0xb0>)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6013      	str	r3, [r2, #0]
}
 80054f2:	bf00      	nop
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	20005d50 	.word	0x20005d50
 8005504:	20005d3c 	.word	0x20005d3c
 8005508:	20005d30 	.word	0x20005d30
 800550c:	20005858 	.word	0x20005858
 8005510:	20005854 	.word	0x20005854

08005514 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b084      	sub	sp, #16
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d10a      	bne.n	800553a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005528:	f383 8811 	msr	BASEPRI, r3
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	60fb      	str	r3, [r7, #12]
}
 8005536:	bf00      	nop
 8005538:	e7fe      	b.n	8005538 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800553a:	4b07      	ldr	r3, [pc, #28]	; (8005558 <vTaskPlaceOnEventList+0x44>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3318      	adds	r3, #24
 8005540:	4619      	mov	r1, r3
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f7fe fdcd 	bl	80040e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005548:	2101      	movs	r1, #1
 800554a:	6838      	ldr	r0, [r7, #0]
 800554c:	f000 fa7c 	bl	8005a48 <prvAddCurrentTaskToDelayedList>
}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	20005854 	.word	0x20005854

0800555c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d10a      	bne.n	8005584 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800556e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005572:	f383 8811 	msr	BASEPRI, r3
 8005576:	f3bf 8f6f 	isb	sy
 800557a:	f3bf 8f4f 	dsb	sy
 800557e:	617b      	str	r3, [r7, #20]
}
 8005580:	bf00      	nop
 8005582:	e7fe      	b.n	8005582 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005584:	4b0a      	ldr	r3, [pc, #40]	; (80055b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	3318      	adds	r3, #24
 800558a:	4619      	mov	r1, r3
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	f7fe fd84 	bl	800409a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d002      	beq.n	800559e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005598:	f04f 33ff 	mov.w	r3, #4294967295
 800559c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800559e:	6879      	ldr	r1, [r7, #4]
 80055a0:	68b8      	ldr	r0, [r7, #8]
 80055a2:	f000 fa51 	bl	8005a48 <prvAddCurrentTaskToDelayedList>
	}
 80055a6:	bf00      	nop
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	20005854 	.word	0x20005854

080055b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b086      	sub	sp, #24
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10a      	bne.n	80055e0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80055ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ce:	f383 8811 	msr	BASEPRI, r3
 80055d2:	f3bf 8f6f 	isb	sy
 80055d6:	f3bf 8f4f 	dsb	sy
 80055da:	60fb      	str	r3, [r7, #12]
}
 80055dc:	bf00      	nop
 80055de:	e7fe      	b.n	80055de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	3318      	adds	r3, #24
 80055e4:	4618      	mov	r0, r3
 80055e6:	f7fe fdb5 	bl	8004154 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055ea:	4b1e      	ldr	r3, [pc, #120]	; (8005664 <xTaskRemoveFromEventList+0xb0>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d11d      	bne.n	800562e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	3304      	adds	r3, #4
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7fe fdac 	bl	8004154 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005600:	4b19      	ldr	r3, [pc, #100]	; (8005668 <xTaskRemoveFromEventList+0xb4>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	429a      	cmp	r2, r3
 8005606:	d903      	bls.n	8005610 <xTaskRemoveFromEventList+0x5c>
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800560c:	4a16      	ldr	r2, [pc, #88]	; (8005668 <xTaskRemoveFromEventList+0xb4>)
 800560e:	6013      	str	r3, [r2, #0]
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005614:	4613      	mov	r3, r2
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	4413      	add	r3, r2
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	4a13      	ldr	r2, [pc, #76]	; (800566c <xTaskRemoveFromEventList+0xb8>)
 800561e:	441a      	add	r2, r3
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	3304      	adds	r3, #4
 8005624:	4619      	mov	r1, r3
 8005626:	4610      	mov	r0, r2
 8005628:	f7fe fd37 	bl	800409a <vListInsertEnd>
 800562c:	e005      	b.n	800563a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	3318      	adds	r3, #24
 8005632:	4619      	mov	r1, r3
 8005634:	480e      	ldr	r0, [pc, #56]	; (8005670 <xTaskRemoveFromEventList+0xbc>)
 8005636:	f7fe fd30 	bl	800409a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800563e:	4b0d      	ldr	r3, [pc, #52]	; (8005674 <xTaskRemoveFromEventList+0xc0>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005644:	429a      	cmp	r2, r3
 8005646:	d905      	bls.n	8005654 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005648:	2301      	movs	r3, #1
 800564a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800564c:	4b0a      	ldr	r3, [pc, #40]	; (8005678 <xTaskRemoveFromEventList+0xc4>)
 800564e:	2201      	movs	r2, #1
 8005650:	601a      	str	r2, [r3, #0]
 8005652:	e001      	b.n	8005658 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005654:	2300      	movs	r3, #0
 8005656:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005658:	697b      	ldr	r3, [r7, #20]
}
 800565a:	4618      	mov	r0, r3
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	20005d50 	.word	0x20005d50
 8005668:	20005d30 	.word	0x20005d30
 800566c:	20005858 	.word	0x20005858
 8005670:	20005ce8 	.word	0x20005ce8
 8005674:	20005854 	.word	0x20005854
 8005678:	20005d3c 	.word	0x20005d3c

0800567c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005684:	4b06      	ldr	r3, [pc, #24]	; (80056a0 <vTaskInternalSetTimeOutState+0x24>)
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800568c:	4b05      	ldr	r3, [pc, #20]	; (80056a4 <vTaskInternalSetTimeOutState+0x28>)
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	605a      	str	r2, [r3, #4]
}
 8005694:	bf00      	nop
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	20005d40 	.word	0x20005d40
 80056a4:	20005d2c 	.word	0x20005d2c

080056a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b088      	sub	sp, #32
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d10a      	bne.n	80056ce <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80056b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056bc:	f383 8811 	msr	BASEPRI, r3
 80056c0:	f3bf 8f6f 	isb	sy
 80056c4:	f3bf 8f4f 	dsb	sy
 80056c8:	613b      	str	r3, [r7, #16]
}
 80056ca:	bf00      	nop
 80056cc:	e7fe      	b.n	80056cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d10a      	bne.n	80056ea <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80056d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d8:	f383 8811 	msr	BASEPRI, r3
 80056dc:	f3bf 8f6f 	isb	sy
 80056e0:	f3bf 8f4f 	dsb	sy
 80056e4:	60fb      	str	r3, [r7, #12]
}
 80056e6:	bf00      	nop
 80056e8:	e7fe      	b.n	80056e8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80056ea:	f000 fe7b 	bl	80063e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80056ee:	4b1d      	ldr	r3, [pc, #116]	; (8005764 <xTaskCheckForTimeOut+0xbc>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005706:	d102      	bne.n	800570e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005708:	2300      	movs	r3, #0
 800570a:	61fb      	str	r3, [r7, #28]
 800570c:	e023      	b.n	8005756 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	4b15      	ldr	r3, [pc, #84]	; (8005768 <xTaskCheckForTimeOut+0xc0>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d007      	beq.n	800572a <xTaskCheckForTimeOut+0x82>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	69ba      	ldr	r2, [r7, #24]
 8005720:	429a      	cmp	r2, r3
 8005722:	d302      	bcc.n	800572a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005724:	2301      	movs	r3, #1
 8005726:	61fb      	str	r3, [r7, #28]
 8005728:	e015      	b.n	8005756 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	429a      	cmp	r2, r3
 8005732:	d20b      	bcs.n	800574c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	1ad2      	subs	r2, r2, r3
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7ff ff9b 	bl	800567c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005746:	2300      	movs	r3, #0
 8005748:	61fb      	str	r3, [r7, #28]
 800574a:	e004      	b.n	8005756 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	2200      	movs	r2, #0
 8005750:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005752:	2301      	movs	r3, #1
 8005754:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005756:	f000 fe75 	bl	8006444 <vPortExitCritical>

	return xReturn;
 800575a:	69fb      	ldr	r3, [r7, #28]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3720      	adds	r7, #32
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	20005d2c 	.word	0x20005d2c
 8005768:	20005d40 	.word	0x20005d40

0800576c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800576c:	b480      	push	{r7}
 800576e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005770:	4b03      	ldr	r3, [pc, #12]	; (8005780 <vTaskMissedYield+0x14>)
 8005772:	2201      	movs	r2, #1
 8005774:	601a      	str	r2, [r3, #0]
}
 8005776:	bf00      	nop
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	20005d3c 	.word	0x20005d3c

08005784 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b082      	sub	sp, #8
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800578c:	f000 f852 	bl	8005834 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005790:	4b06      	ldr	r3, [pc, #24]	; (80057ac <prvIdleTask+0x28>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d9f9      	bls.n	800578c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005798:	4b05      	ldr	r3, [pc, #20]	; (80057b0 <prvIdleTask+0x2c>)
 800579a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800579e:	601a      	str	r2, [r3, #0]
 80057a0:	f3bf 8f4f 	dsb	sy
 80057a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80057a8:	e7f0      	b.n	800578c <prvIdleTask+0x8>
 80057aa:	bf00      	nop
 80057ac:	20005858 	.word	0x20005858
 80057b0:	e000ed04 	.word	0xe000ed04

080057b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057ba:	2300      	movs	r3, #0
 80057bc:	607b      	str	r3, [r7, #4]
 80057be:	e00c      	b.n	80057da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	4413      	add	r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4a12      	ldr	r2, [pc, #72]	; (8005814 <prvInitialiseTaskLists+0x60>)
 80057cc:	4413      	add	r3, r2
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7fe fc36 	bl	8004040 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	3301      	adds	r3, #1
 80057d8:	607b      	str	r3, [r7, #4]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2b37      	cmp	r3, #55	; 0x37
 80057de:	d9ef      	bls.n	80057c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80057e0:	480d      	ldr	r0, [pc, #52]	; (8005818 <prvInitialiseTaskLists+0x64>)
 80057e2:	f7fe fc2d 	bl	8004040 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057e6:	480d      	ldr	r0, [pc, #52]	; (800581c <prvInitialiseTaskLists+0x68>)
 80057e8:	f7fe fc2a 	bl	8004040 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057ec:	480c      	ldr	r0, [pc, #48]	; (8005820 <prvInitialiseTaskLists+0x6c>)
 80057ee:	f7fe fc27 	bl	8004040 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80057f2:	480c      	ldr	r0, [pc, #48]	; (8005824 <prvInitialiseTaskLists+0x70>)
 80057f4:	f7fe fc24 	bl	8004040 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80057f8:	480b      	ldr	r0, [pc, #44]	; (8005828 <prvInitialiseTaskLists+0x74>)
 80057fa:	f7fe fc21 	bl	8004040 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80057fe:	4b0b      	ldr	r3, [pc, #44]	; (800582c <prvInitialiseTaskLists+0x78>)
 8005800:	4a05      	ldr	r2, [pc, #20]	; (8005818 <prvInitialiseTaskLists+0x64>)
 8005802:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005804:	4b0a      	ldr	r3, [pc, #40]	; (8005830 <prvInitialiseTaskLists+0x7c>)
 8005806:	4a05      	ldr	r2, [pc, #20]	; (800581c <prvInitialiseTaskLists+0x68>)
 8005808:	601a      	str	r2, [r3, #0]
}
 800580a:	bf00      	nop
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	20005858 	.word	0x20005858
 8005818:	20005cb8 	.word	0x20005cb8
 800581c:	20005ccc 	.word	0x20005ccc
 8005820:	20005ce8 	.word	0x20005ce8
 8005824:	20005cfc 	.word	0x20005cfc
 8005828:	20005d14 	.word	0x20005d14
 800582c:	20005ce0 	.word	0x20005ce0
 8005830:	20005ce4 	.word	0x20005ce4

08005834 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800583a:	e019      	b.n	8005870 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800583c:	f000 fdd2 	bl	80063e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005840:	4b10      	ldr	r3, [pc, #64]	; (8005884 <prvCheckTasksWaitingTermination+0x50>)
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	3304      	adds	r3, #4
 800584c:	4618      	mov	r0, r3
 800584e:	f7fe fc81 	bl	8004154 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005852:	4b0d      	ldr	r3, [pc, #52]	; (8005888 <prvCheckTasksWaitingTermination+0x54>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3b01      	subs	r3, #1
 8005858:	4a0b      	ldr	r2, [pc, #44]	; (8005888 <prvCheckTasksWaitingTermination+0x54>)
 800585a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800585c:	4b0b      	ldr	r3, [pc, #44]	; (800588c <prvCheckTasksWaitingTermination+0x58>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3b01      	subs	r3, #1
 8005862:	4a0a      	ldr	r2, [pc, #40]	; (800588c <prvCheckTasksWaitingTermination+0x58>)
 8005864:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005866:	f000 fded 	bl	8006444 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 f810 	bl	8005890 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005870:	4b06      	ldr	r3, [pc, #24]	; (800588c <prvCheckTasksWaitingTermination+0x58>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1e1      	bne.n	800583c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005878:	bf00      	nop
 800587a:	bf00      	nop
 800587c:	3708      	adds	r7, #8
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	20005cfc 	.word	0x20005cfc
 8005888:	20005d28 	.word	0x20005d28
 800588c:	20005d10 	.word	0x20005d10

08005890 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d108      	bne.n	80058b4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 ff62 	bl	8006770 <vPortFree>
				vPortFree( pxTCB );
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 ff5f 	bl	8006770 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80058b2:	e018      	b.n	80058e6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d103      	bne.n	80058c6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 ff56 	bl	8006770 <vPortFree>
	}
 80058c4:	e00f      	b.n	80058e6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d00a      	beq.n	80058e6 <prvDeleteTCB+0x56>
	__asm volatile
 80058d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	60fb      	str	r3, [r7, #12]
}
 80058e2:	bf00      	nop
 80058e4:	e7fe      	b.n	80058e4 <prvDeleteTCB+0x54>
	}
 80058e6:	bf00      	nop
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
	...

080058f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058f6:	4b0c      	ldr	r3, [pc, #48]	; (8005928 <prvResetNextTaskUnblockTime+0x38>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d104      	bne.n	800590a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005900:	4b0a      	ldr	r3, [pc, #40]	; (800592c <prvResetNextTaskUnblockTime+0x3c>)
 8005902:	f04f 32ff 	mov.w	r2, #4294967295
 8005906:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005908:	e008      	b.n	800591c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800590a:	4b07      	ldr	r3, [pc, #28]	; (8005928 <prvResetNextTaskUnblockTime+0x38>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	4a04      	ldr	r2, [pc, #16]	; (800592c <prvResetNextTaskUnblockTime+0x3c>)
 800591a:	6013      	str	r3, [r2, #0]
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr
 8005928:	20005ce0 	.word	0x20005ce0
 800592c:	20005d48 	.word	0x20005d48

08005930 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005936:	4b0b      	ldr	r3, [pc, #44]	; (8005964 <xTaskGetSchedulerState+0x34>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d102      	bne.n	8005944 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800593e:	2301      	movs	r3, #1
 8005940:	607b      	str	r3, [r7, #4]
 8005942:	e008      	b.n	8005956 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005944:	4b08      	ldr	r3, [pc, #32]	; (8005968 <xTaskGetSchedulerState+0x38>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d102      	bne.n	8005952 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800594c:	2302      	movs	r3, #2
 800594e:	607b      	str	r3, [r7, #4]
 8005950:	e001      	b.n	8005956 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005952:	2300      	movs	r3, #0
 8005954:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005956:	687b      	ldr	r3, [r7, #4]
	}
 8005958:	4618      	mov	r0, r3
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr
 8005964:	20005d34 	.word	0x20005d34
 8005968:	20005d50 	.word	0x20005d50

0800596c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005978:	2300      	movs	r3, #0
 800597a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d056      	beq.n	8005a30 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005982:	4b2e      	ldr	r3, [pc, #184]	; (8005a3c <xTaskPriorityDisinherit+0xd0>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	429a      	cmp	r2, r3
 800598a:	d00a      	beq.n	80059a2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800598c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005990:	f383 8811 	msr	BASEPRI, r3
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	60fb      	str	r3, [r7, #12]
}
 800599e:	bf00      	nop
 80059a0:	e7fe      	b.n	80059a0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10a      	bne.n	80059c0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80059aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ae:	f383 8811 	msr	BASEPRI, r3
 80059b2:	f3bf 8f6f 	isb	sy
 80059b6:	f3bf 8f4f 	dsb	sy
 80059ba:	60bb      	str	r3, [r7, #8]
}
 80059bc:	bf00      	nop
 80059be:	e7fe      	b.n	80059be <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059c4:	1e5a      	subs	r2, r3, #1
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d02c      	beq.n	8005a30 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d128      	bne.n	8005a30 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	3304      	adds	r3, #4
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7fe fbb6 	bl	8004154 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a00:	4b0f      	ldr	r3, [pc, #60]	; (8005a40 <xTaskPriorityDisinherit+0xd4>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d903      	bls.n	8005a10 <xTaskPriorityDisinherit+0xa4>
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a0c:	4a0c      	ldr	r2, [pc, #48]	; (8005a40 <xTaskPriorityDisinherit+0xd4>)
 8005a0e:	6013      	str	r3, [r2, #0]
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a14:	4613      	mov	r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	4413      	add	r3, r2
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	4a09      	ldr	r2, [pc, #36]	; (8005a44 <xTaskPriorityDisinherit+0xd8>)
 8005a1e:	441a      	add	r2, r3
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	3304      	adds	r3, #4
 8005a24:	4619      	mov	r1, r3
 8005a26:	4610      	mov	r0, r2
 8005a28:	f7fe fb37 	bl	800409a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a30:	697b      	ldr	r3, [r7, #20]
	}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3718      	adds	r7, #24
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	20005854 	.word	0x20005854
 8005a40:	20005d30 	.word	0x20005d30
 8005a44:	20005858 	.word	0x20005858

08005a48 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a52:	4b21      	ldr	r3, [pc, #132]	; (8005ad8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a58:	4b20      	ldr	r3, [pc, #128]	; (8005adc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	3304      	adds	r3, #4
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7fe fb78 	bl	8004154 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a6a:	d10a      	bne.n	8005a82 <prvAddCurrentTaskToDelayedList+0x3a>
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d007      	beq.n	8005a82 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a72:	4b1a      	ldr	r3, [pc, #104]	; (8005adc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	3304      	adds	r3, #4
 8005a78:	4619      	mov	r1, r3
 8005a7a:	4819      	ldr	r0, [pc, #100]	; (8005ae0 <prvAddCurrentTaskToDelayedList+0x98>)
 8005a7c:	f7fe fb0d 	bl	800409a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005a80:	e026      	b.n	8005ad0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4413      	add	r3, r2
 8005a88:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a8a:	4b14      	ldr	r3, [pc, #80]	; (8005adc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005a92:	68ba      	ldr	r2, [r7, #8]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d209      	bcs.n	8005aae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a9a:	4b12      	ldr	r3, [pc, #72]	; (8005ae4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	4b0f      	ldr	r3, [pc, #60]	; (8005adc <prvAddCurrentTaskToDelayedList+0x94>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	3304      	adds	r3, #4
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	4610      	mov	r0, r2
 8005aa8:	f7fe fb1b 	bl	80040e2 <vListInsert>
}
 8005aac:	e010      	b.n	8005ad0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005aae:	4b0e      	ldr	r3, [pc, #56]	; (8005ae8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	4b0a      	ldr	r3, [pc, #40]	; (8005adc <prvAddCurrentTaskToDelayedList+0x94>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	4619      	mov	r1, r3
 8005aba:	4610      	mov	r0, r2
 8005abc:	f7fe fb11 	bl	80040e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ac0:	4b0a      	ldr	r3, [pc, #40]	; (8005aec <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d202      	bcs.n	8005ad0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005aca:	4a08      	ldr	r2, [pc, #32]	; (8005aec <prvAddCurrentTaskToDelayedList+0xa4>)
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	6013      	str	r3, [r2, #0]
}
 8005ad0:	bf00      	nop
 8005ad2:	3710      	adds	r7, #16
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	20005d2c 	.word	0x20005d2c
 8005adc:	20005854 	.word	0x20005854
 8005ae0:	20005d14 	.word	0x20005d14
 8005ae4:	20005ce4 	.word	0x20005ce4
 8005ae8:	20005ce0 	.word	0x20005ce0
 8005aec:	20005d48 	.word	0x20005d48

08005af0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b08a      	sub	sp, #40	; 0x28
 8005af4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005af6:	2300      	movs	r3, #0
 8005af8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005afa:	f000 fb07 	bl	800610c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005afe:	4b1c      	ldr	r3, [pc, #112]	; (8005b70 <xTimerCreateTimerTask+0x80>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d021      	beq.n	8005b4a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005b06:	2300      	movs	r3, #0
 8005b08:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005b0e:	1d3a      	adds	r2, r7, #4
 8005b10:	f107 0108 	add.w	r1, r7, #8
 8005b14:	f107 030c 	add.w	r3, r7, #12
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7fe fa77 	bl	800400c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005b1e:	6879      	ldr	r1, [r7, #4]
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	9202      	str	r2, [sp, #8]
 8005b26:	9301      	str	r3, [sp, #4]
 8005b28:	2302      	movs	r3, #2
 8005b2a:	9300      	str	r3, [sp, #0]
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	460a      	mov	r2, r1
 8005b30:	4910      	ldr	r1, [pc, #64]	; (8005b74 <xTimerCreateTimerTask+0x84>)
 8005b32:	4811      	ldr	r0, [pc, #68]	; (8005b78 <xTimerCreateTimerTask+0x88>)
 8005b34:	f7ff f8de 	bl	8004cf4 <xTaskCreateStatic>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	4a10      	ldr	r2, [pc, #64]	; (8005b7c <xTimerCreateTimerTask+0x8c>)
 8005b3c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005b3e:	4b0f      	ldr	r3, [pc, #60]	; (8005b7c <xTimerCreateTimerTask+0x8c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d001      	beq.n	8005b4a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005b46:	2301      	movs	r3, #1
 8005b48:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d10a      	bne.n	8005b66 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b54:	f383 8811 	msr	BASEPRI, r3
 8005b58:	f3bf 8f6f 	isb	sy
 8005b5c:	f3bf 8f4f 	dsb	sy
 8005b60:	613b      	str	r3, [r7, #16]
}
 8005b62:	bf00      	nop
 8005b64:	e7fe      	b.n	8005b64 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005b66:	697b      	ldr	r3, [r7, #20]
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3718      	adds	r7, #24
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	20005d84 	.word	0x20005d84
 8005b74:	0800abb8 	.word	0x0800abb8
 8005b78:	08005cb5 	.word	0x08005cb5
 8005b7c:	20005d88 	.word	0x20005d88

08005b80 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b08a      	sub	sp, #40	; 0x28
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
 8005b8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d10a      	bne.n	8005bae <xTimerGenericCommand+0x2e>
	__asm volatile
 8005b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b9c:	f383 8811 	msr	BASEPRI, r3
 8005ba0:	f3bf 8f6f 	isb	sy
 8005ba4:	f3bf 8f4f 	dsb	sy
 8005ba8:	623b      	str	r3, [r7, #32]
}
 8005baa:	bf00      	nop
 8005bac:	e7fe      	b.n	8005bac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005bae:	4b1a      	ldr	r3, [pc, #104]	; (8005c18 <xTimerGenericCommand+0x98>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d02a      	beq.n	8005c0c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	2b05      	cmp	r3, #5
 8005bc6:	dc18      	bgt.n	8005bfa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005bc8:	f7ff feb2 	bl	8005930 <xTaskGetSchedulerState>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d109      	bne.n	8005be6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005bd2:	4b11      	ldr	r3, [pc, #68]	; (8005c18 <xTimerGenericCommand+0x98>)
 8005bd4:	6818      	ldr	r0, [r3, #0]
 8005bd6:	f107 0110 	add.w	r1, r7, #16
 8005bda:	2300      	movs	r3, #0
 8005bdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bde:	f7fe fc21 	bl	8004424 <xQueueGenericSend>
 8005be2:	6278      	str	r0, [r7, #36]	; 0x24
 8005be4:	e012      	b.n	8005c0c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005be6:	4b0c      	ldr	r3, [pc, #48]	; (8005c18 <xTimerGenericCommand+0x98>)
 8005be8:	6818      	ldr	r0, [r3, #0]
 8005bea:	f107 0110 	add.w	r1, r7, #16
 8005bee:	2300      	movs	r3, #0
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f7fe fc17 	bl	8004424 <xQueueGenericSend>
 8005bf6:	6278      	str	r0, [r7, #36]	; 0x24
 8005bf8:	e008      	b.n	8005c0c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005bfa:	4b07      	ldr	r3, [pc, #28]	; (8005c18 <xTimerGenericCommand+0x98>)
 8005bfc:	6818      	ldr	r0, [r3, #0]
 8005bfe:	f107 0110 	add.w	r1, r7, #16
 8005c02:	2300      	movs	r3, #0
 8005c04:	683a      	ldr	r2, [r7, #0]
 8005c06:	f7fe fd0b 	bl	8004620 <xQueueGenericSendFromISR>
 8005c0a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3728      	adds	r7, #40	; 0x28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	20005d84 	.word	0x20005d84

08005c1c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b088      	sub	sp, #32
 8005c20:	af02      	add	r7, sp, #8
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c26:	4b22      	ldr	r3, [pc, #136]	; (8005cb0 <prvProcessExpiredTimer+0x94>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	3304      	adds	r3, #4
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7fe fa8d 	bl	8004154 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c40:	f003 0304 	and.w	r3, r3, #4
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d022      	beq.n	8005c8e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	699a      	ldr	r2, [r3, #24]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	18d1      	adds	r1, r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	683a      	ldr	r2, [r7, #0]
 8005c54:	6978      	ldr	r0, [r7, #20]
 8005c56:	f000 f8d1 	bl	8005dfc <prvInsertTimerInActiveList>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d01f      	beq.n	8005ca0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005c60:	2300      	movs	r3, #0
 8005c62:	9300      	str	r3, [sp, #0]
 8005c64:	2300      	movs	r3, #0
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	2100      	movs	r1, #0
 8005c6a:	6978      	ldr	r0, [r7, #20]
 8005c6c:	f7ff ff88 	bl	8005b80 <xTimerGenericCommand>
 8005c70:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d113      	bne.n	8005ca0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c7c:	f383 8811 	msr	BASEPRI, r3
 8005c80:	f3bf 8f6f 	isb	sy
 8005c84:	f3bf 8f4f 	dsb	sy
 8005c88:	60fb      	str	r3, [r7, #12]
}
 8005c8a:	bf00      	nop
 8005c8c:	e7fe      	b.n	8005c8c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c94:	f023 0301 	bic.w	r3, r3, #1
 8005c98:	b2da      	uxtb	r2, r3
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	6a1b      	ldr	r3, [r3, #32]
 8005ca4:	6978      	ldr	r0, [r7, #20]
 8005ca6:	4798      	blx	r3
}
 8005ca8:	bf00      	nop
 8005caa:	3718      	adds	r7, #24
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	20005d7c 	.word	0x20005d7c

08005cb4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cbc:	f107 0308 	add.w	r3, r7, #8
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f000 f857 	bl	8005d74 <prvGetNextExpireTime>
 8005cc6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	4619      	mov	r1, r3
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f000 f803 	bl	8005cd8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005cd2:	f000 f8d5 	bl	8005e80 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cd6:	e7f1      	b.n	8005cbc <prvTimerTask+0x8>

08005cd8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005ce2:	f7ff fa43 	bl	800516c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ce6:	f107 0308 	add.w	r3, r7, #8
 8005cea:	4618      	mov	r0, r3
 8005cec:	f000 f866 	bl	8005dbc <prvSampleTimeNow>
 8005cf0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d130      	bne.n	8005d5a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10a      	bne.n	8005d14 <prvProcessTimerOrBlockTask+0x3c>
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d806      	bhi.n	8005d14 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005d06:	f7ff fa3f 	bl	8005188 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005d0a:	68f9      	ldr	r1, [r7, #12]
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f7ff ff85 	bl	8005c1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005d12:	e024      	b.n	8005d5e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d008      	beq.n	8005d2c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005d1a:	4b13      	ldr	r3, [pc, #76]	; (8005d68 <prvProcessTimerOrBlockTask+0x90>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d101      	bne.n	8005d28 <prvProcessTimerOrBlockTask+0x50>
 8005d24:	2301      	movs	r3, #1
 8005d26:	e000      	b.n	8005d2a <prvProcessTimerOrBlockTask+0x52>
 8005d28:	2300      	movs	r3, #0
 8005d2a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005d2c:	4b0f      	ldr	r3, [pc, #60]	; (8005d6c <prvProcessTimerOrBlockTask+0x94>)
 8005d2e:	6818      	ldr	r0, [r3, #0]
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	4619      	mov	r1, r3
 8005d3a:	f7fe ffa7 	bl	8004c8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005d3e:	f7ff fa23 	bl	8005188 <xTaskResumeAll>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d10a      	bne.n	8005d5e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005d48:	4b09      	ldr	r3, [pc, #36]	; (8005d70 <prvProcessTimerOrBlockTask+0x98>)
 8005d4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d4e:	601a      	str	r2, [r3, #0]
 8005d50:	f3bf 8f4f 	dsb	sy
 8005d54:	f3bf 8f6f 	isb	sy
}
 8005d58:	e001      	b.n	8005d5e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005d5a:	f7ff fa15 	bl	8005188 <xTaskResumeAll>
}
 8005d5e:	bf00      	nop
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	20005d80 	.word	0x20005d80
 8005d6c:	20005d84 	.word	0x20005d84
 8005d70:	e000ed04 	.word	0xe000ed04

08005d74 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005d7c:	4b0e      	ldr	r3, [pc, #56]	; (8005db8 <prvGetNextExpireTime+0x44>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <prvGetNextExpireTime+0x16>
 8005d86:	2201      	movs	r2, #1
 8005d88:	e000      	b.n	8005d8c <prvGetNextExpireTime+0x18>
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d105      	bne.n	8005da4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d98:	4b07      	ldr	r3, [pc, #28]	; (8005db8 <prvGetNextExpireTime+0x44>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	60fb      	str	r3, [r7, #12]
 8005da2:	e001      	b.n	8005da8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005da4:	2300      	movs	r3, #0
 8005da6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005da8:	68fb      	ldr	r3, [r7, #12]
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	20005d7c 	.word	0x20005d7c

08005dbc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005dc4:	f7ff fa7e 	bl	80052c4 <xTaskGetTickCount>
 8005dc8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005dca:	4b0b      	ldr	r3, [pc, #44]	; (8005df8 <prvSampleTimeNow+0x3c>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d205      	bcs.n	8005de0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005dd4:	f000 f936 	bl	8006044 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	601a      	str	r2, [r3, #0]
 8005dde:	e002      	b.n	8005de6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005de6:	4a04      	ldr	r2, [pc, #16]	; (8005df8 <prvSampleTimeNow+0x3c>)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005dec:	68fb      	ldr	r3, [r7, #12]
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	bf00      	nop
 8005df8:	20005d8c 	.word	0x20005d8c

08005dfc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b086      	sub	sp, #24
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]
 8005e08:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d812      	bhi.n	8005e48 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	1ad2      	subs	r2, r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d302      	bcc.n	8005e36 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005e30:	2301      	movs	r3, #1
 8005e32:	617b      	str	r3, [r7, #20]
 8005e34:	e01b      	b.n	8005e6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005e36:	4b10      	ldr	r3, [pc, #64]	; (8005e78 <prvInsertTimerInActiveList+0x7c>)
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	3304      	adds	r3, #4
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4610      	mov	r0, r2
 8005e42:	f7fe f94e 	bl	80040e2 <vListInsert>
 8005e46:	e012      	b.n	8005e6e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d206      	bcs.n	8005e5e <prvInsertTimerInActiveList+0x62>
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d302      	bcc.n	8005e5e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	617b      	str	r3, [r7, #20]
 8005e5c:	e007      	b.n	8005e6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005e5e:	4b07      	ldr	r3, [pc, #28]	; (8005e7c <prvInsertTimerInActiveList+0x80>)
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	3304      	adds	r3, #4
 8005e66:	4619      	mov	r1, r3
 8005e68:	4610      	mov	r0, r2
 8005e6a:	f7fe f93a 	bl	80040e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005e6e:	697b      	ldr	r3, [r7, #20]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3718      	adds	r7, #24
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	20005d80 	.word	0x20005d80
 8005e7c:	20005d7c 	.word	0x20005d7c

08005e80 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b08e      	sub	sp, #56	; 0x38
 8005e84:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e86:	e0ca      	b.n	800601e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	da18      	bge.n	8005ec0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005e8e:	1d3b      	adds	r3, r7, #4
 8005e90:	3304      	adds	r3, #4
 8005e92:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10a      	bne.n	8005eb0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	61fb      	str	r3, [r7, #28]
}
 8005eac:	bf00      	nop
 8005eae:	e7fe      	b.n	8005eae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005eb6:	6850      	ldr	r0, [r2, #4]
 8005eb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005eba:	6892      	ldr	r2, [r2, #8]
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f2c0 80aa 	blt.w	800601c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ece:	695b      	ldr	r3, [r3, #20]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d004      	beq.n	8005ede <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed6:	3304      	adds	r3, #4
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f7fe f93b 	bl	8004154 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ede:	463b      	mov	r3, r7
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f7ff ff6b 	bl	8005dbc <prvSampleTimeNow>
 8005ee6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b09      	cmp	r3, #9
 8005eec:	f200 8097 	bhi.w	800601e <prvProcessReceivedCommands+0x19e>
 8005ef0:	a201      	add	r2, pc, #4	; (adr r2, 8005ef8 <prvProcessReceivedCommands+0x78>)
 8005ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef6:	bf00      	nop
 8005ef8:	08005f21 	.word	0x08005f21
 8005efc:	08005f21 	.word	0x08005f21
 8005f00:	08005f21 	.word	0x08005f21
 8005f04:	08005f95 	.word	0x08005f95
 8005f08:	08005fa9 	.word	0x08005fa9
 8005f0c:	08005ff3 	.word	0x08005ff3
 8005f10:	08005f21 	.word	0x08005f21
 8005f14:	08005f21 	.word	0x08005f21
 8005f18:	08005f95 	.word	0x08005f95
 8005f1c:	08005fa9 	.word	0x08005fa9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f26:	f043 0301 	orr.w	r3, r3, #1
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005f32:	68ba      	ldr	r2, [r7, #8]
 8005f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f36:	699b      	ldr	r3, [r3, #24]
 8005f38:	18d1      	adds	r1, r2, r3
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f40:	f7ff ff5c 	bl	8005dfc <prvInsertTimerInActiveList>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d069      	beq.n	800601e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f50:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f58:	f003 0304 	and.w	r3, r3, #4
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d05e      	beq.n	800601e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005f60:	68ba      	ldr	r2, [r7, #8]
 8005f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f64:	699b      	ldr	r3, [r3, #24]
 8005f66:	441a      	add	r2, r3
 8005f68:	2300      	movs	r3, #0
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	2100      	movs	r1, #0
 8005f70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f72:	f7ff fe05 	bl	8005b80 <xTimerGenericCommand>
 8005f76:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005f78:	6a3b      	ldr	r3, [r7, #32]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d14f      	bne.n	800601e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f82:	f383 8811 	msr	BASEPRI, r3
 8005f86:	f3bf 8f6f 	isb	sy
 8005f8a:	f3bf 8f4f 	dsb	sy
 8005f8e:	61bb      	str	r3, [r7, #24]
}
 8005f90:	bf00      	nop
 8005f92:	e7fe      	b.n	8005f92 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f9a:	f023 0301 	bic.w	r3, r3, #1
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005fa6:	e03a      	b.n	800601e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005faa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fae:	f043 0301 	orr.w	r3, r3, #1
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fbe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d10a      	bne.n	8005fde <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fcc:	f383 8811 	msr	BASEPRI, r3
 8005fd0:	f3bf 8f6f 	isb	sy
 8005fd4:	f3bf 8f4f 	dsb	sy
 8005fd8:	617b      	str	r3, [r7, #20]
}
 8005fda:	bf00      	nop
 8005fdc:	e7fe      	b.n	8005fdc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe0:	699a      	ldr	r2, [r3, #24]
 8005fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe4:	18d1      	adds	r1, r2, r3
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fec:	f7ff ff06 	bl	8005dfc <prvInsertTimerInActiveList>
					break;
 8005ff0:	e015      	b.n	800601e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ff8:	f003 0302 	and.w	r3, r3, #2
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d103      	bne.n	8006008 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006000:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006002:	f000 fbb5 	bl	8006770 <vPortFree>
 8006006:	e00a      	b.n	800601e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800600a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800600e:	f023 0301 	bic.w	r3, r3, #1
 8006012:	b2da      	uxtb	r2, r3
 8006014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006016:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800601a:	e000      	b.n	800601e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800601c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800601e:	4b08      	ldr	r3, [pc, #32]	; (8006040 <prvProcessReceivedCommands+0x1c0>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	1d39      	adds	r1, r7, #4
 8006024:	2200      	movs	r2, #0
 8006026:	4618      	mov	r0, r3
 8006028:	f7fe fb96 	bl	8004758 <xQueueReceive>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	f47f af2a 	bne.w	8005e88 <prvProcessReceivedCommands+0x8>
	}
}
 8006034:	bf00      	nop
 8006036:	bf00      	nop
 8006038:	3730      	adds	r7, #48	; 0x30
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	20005d84 	.word	0x20005d84

08006044 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b088      	sub	sp, #32
 8006048:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800604a:	e048      	b.n	80060de <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800604c:	4b2d      	ldr	r3, [pc, #180]	; (8006104 <prvSwitchTimerLists+0xc0>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006056:	4b2b      	ldr	r3, [pc, #172]	; (8006104 <prvSwitchTimerLists+0xc0>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	3304      	adds	r3, #4
 8006064:	4618      	mov	r0, r3
 8006066:	f7fe f875 	bl	8004154 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006078:	f003 0304 	and.w	r3, r3, #4
 800607c:	2b00      	cmp	r3, #0
 800607e:	d02e      	beq.n	80060de <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	4413      	add	r3, r2
 8006088:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800608a:	68ba      	ldr	r2, [r7, #8]
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	429a      	cmp	r2, r3
 8006090:	d90e      	bls.n	80060b0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	68ba      	ldr	r2, [r7, #8]
 8006096:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800609e:	4b19      	ldr	r3, [pc, #100]	; (8006104 <prvSwitchTimerLists+0xc0>)
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	3304      	adds	r3, #4
 80060a6:	4619      	mov	r1, r3
 80060a8:	4610      	mov	r0, r2
 80060aa:	f7fe f81a 	bl	80040e2 <vListInsert>
 80060ae:	e016      	b.n	80060de <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80060b0:	2300      	movs	r3, #0
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	2300      	movs	r3, #0
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	2100      	movs	r1, #0
 80060ba:	68f8      	ldr	r0, [r7, #12]
 80060bc:	f7ff fd60 	bl	8005b80 <xTimerGenericCommand>
 80060c0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d10a      	bne.n	80060de <prvSwitchTimerLists+0x9a>
	__asm volatile
 80060c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060cc:	f383 8811 	msr	BASEPRI, r3
 80060d0:	f3bf 8f6f 	isb	sy
 80060d4:	f3bf 8f4f 	dsb	sy
 80060d8:	603b      	str	r3, [r7, #0]
}
 80060da:	bf00      	nop
 80060dc:	e7fe      	b.n	80060dc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060de:	4b09      	ldr	r3, [pc, #36]	; (8006104 <prvSwitchTimerLists+0xc0>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d1b1      	bne.n	800604c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80060e8:	4b06      	ldr	r3, [pc, #24]	; (8006104 <prvSwitchTimerLists+0xc0>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80060ee:	4b06      	ldr	r3, [pc, #24]	; (8006108 <prvSwitchTimerLists+0xc4>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a04      	ldr	r2, [pc, #16]	; (8006104 <prvSwitchTimerLists+0xc0>)
 80060f4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80060f6:	4a04      	ldr	r2, [pc, #16]	; (8006108 <prvSwitchTimerLists+0xc4>)
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	6013      	str	r3, [r2, #0]
}
 80060fc:	bf00      	nop
 80060fe:	3718      	adds	r7, #24
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	20005d7c 	.word	0x20005d7c
 8006108:	20005d80 	.word	0x20005d80

0800610c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006112:	f000 f967 	bl	80063e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006116:	4b15      	ldr	r3, [pc, #84]	; (800616c <prvCheckForValidListAndQueue+0x60>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d120      	bne.n	8006160 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800611e:	4814      	ldr	r0, [pc, #80]	; (8006170 <prvCheckForValidListAndQueue+0x64>)
 8006120:	f7fd ff8e 	bl	8004040 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006124:	4813      	ldr	r0, [pc, #76]	; (8006174 <prvCheckForValidListAndQueue+0x68>)
 8006126:	f7fd ff8b 	bl	8004040 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800612a:	4b13      	ldr	r3, [pc, #76]	; (8006178 <prvCheckForValidListAndQueue+0x6c>)
 800612c:	4a10      	ldr	r2, [pc, #64]	; (8006170 <prvCheckForValidListAndQueue+0x64>)
 800612e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006130:	4b12      	ldr	r3, [pc, #72]	; (800617c <prvCheckForValidListAndQueue+0x70>)
 8006132:	4a10      	ldr	r2, [pc, #64]	; (8006174 <prvCheckForValidListAndQueue+0x68>)
 8006134:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006136:	2300      	movs	r3, #0
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	4b11      	ldr	r3, [pc, #68]	; (8006180 <prvCheckForValidListAndQueue+0x74>)
 800613c:	4a11      	ldr	r2, [pc, #68]	; (8006184 <prvCheckForValidListAndQueue+0x78>)
 800613e:	2110      	movs	r1, #16
 8006140:	200a      	movs	r0, #10
 8006142:	f7fe f899 	bl	8004278 <xQueueGenericCreateStatic>
 8006146:	4603      	mov	r3, r0
 8006148:	4a08      	ldr	r2, [pc, #32]	; (800616c <prvCheckForValidListAndQueue+0x60>)
 800614a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800614c:	4b07      	ldr	r3, [pc, #28]	; (800616c <prvCheckForValidListAndQueue+0x60>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d005      	beq.n	8006160 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006154:	4b05      	ldr	r3, [pc, #20]	; (800616c <prvCheckForValidListAndQueue+0x60>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	490b      	ldr	r1, [pc, #44]	; (8006188 <prvCheckForValidListAndQueue+0x7c>)
 800615a:	4618      	mov	r0, r3
 800615c:	f7fe fd6c 	bl	8004c38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006160:	f000 f970 	bl	8006444 <vPortExitCritical>
}
 8006164:	bf00      	nop
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
 800616a:	bf00      	nop
 800616c:	20005d84 	.word	0x20005d84
 8006170:	20005d54 	.word	0x20005d54
 8006174:	20005d68 	.word	0x20005d68
 8006178:	20005d7c 	.word	0x20005d7c
 800617c:	20005d80 	.word	0x20005d80
 8006180:	20005e30 	.word	0x20005e30
 8006184:	20005d90 	.word	0x20005d90
 8006188:	0800abc0 	.word	0x0800abc0

0800618c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	3b04      	subs	r3, #4
 800619c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80061a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	3b04      	subs	r3, #4
 80061aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	f023 0201 	bic.w	r2, r3, #1
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	3b04      	subs	r3, #4
 80061ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80061bc:	4a0c      	ldr	r2, [pc, #48]	; (80061f0 <pxPortInitialiseStack+0x64>)
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	3b14      	subs	r3, #20
 80061c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	3b04      	subs	r3, #4
 80061d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f06f 0202 	mvn.w	r2, #2
 80061da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	3b20      	subs	r3, #32
 80061e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80061e2:	68fb      	ldr	r3, [r7, #12]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3714      	adds	r7, #20
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr
 80061f0:	080061f5 	.word	0x080061f5

080061f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80061fa:	2300      	movs	r3, #0
 80061fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80061fe:	4b12      	ldr	r3, [pc, #72]	; (8006248 <prvTaskExitError+0x54>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006206:	d00a      	beq.n	800621e <prvTaskExitError+0x2a>
	__asm volatile
 8006208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800620c:	f383 8811 	msr	BASEPRI, r3
 8006210:	f3bf 8f6f 	isb	sy
 8006214:	f3bf 8f4f 	dsb	sy
 8006218:	60fb      	str	r3, [r7, #12]
}
 800621a:	bf00      	nop
 800621c:	e7fe      	b.n	800621c <prvTaskExitError+0x28>
	__asm volatile
 800621e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006222:	f383 8811 	msr	BASEPRI, r3
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	f3bf 8f4f 	dsb	sy
 800622e:	60bb      	str	r3, [r7, #8]
}
 8006230:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006232:	bf00      	nop
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0fc      	beq.n	8006234 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800623a:	bf00      	nop
 800623c:	bf00      	nop
 800623e:	3714      	adds	r7, #20
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr
 8006248:	2000001c 	.word	0x2000001c
 800624c:	00000000 	.word	0x00000000

08006250 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006250:	4b07      	ldr	r3, [pc, #28]	; (8006270 <pxCurrentTCBConst2>)
 8006252:	6819      	ldr	r1, [r3, #0]
 8006254:	6808      	ldr	r0, [r1, #0]
 8006256:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800625a:	f380 8809 	msr	PSP, r0
 800625e:	f3bf 8f6f 	isb	sy
 8006262:	f04f 0000 	mov.w	r0, #0
 8006266:	f380 8811 	msr	BASEPRI, r0
 800626a:	4770      	bx	lr
 800626c:	f3af 8000 	nop.w

08006270 <pxCurrentTCBConst2>:
 8006270:	20005854 	.word	0x20005854
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006274:	bf00      	nop
 8006276:	bf00      	nop

08006278 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006278:	4808      	ldr	r0, [pc, #32]	; (800629c <prvPortStartFirstTask+0x24>)
 800627a:	6800      	ldr	r0, [r0, #0]
 800627c:	6800      	ldr	r0, [r0, #0]
 800627e:	f380 8808 	msr	MSP, r0
 8006282:	f04f 0000 	mov.w	r0, #0
 8006286:	f380 8814 	msr	CONTROL, r0
 800628a:	b662      	cpsie	i
 800628c:	b661      	cpsie	f
 800628e:	f3bf 8f4f 	dsb	sy
 8006292:	f3bf 8f6f 	isb	sy
 8006296:	df00      	svc	0
 8006298:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800629a:	bf00      	nop
 800629c:	e000ed08 	.word	0xe000ed08

080062a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b086      	sub	sp, #24
 80062a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80062a6:	4b46      	ldr	r3, [pc, #280]	; (80063c0 <xPortStartScheduler+0x120>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a46      	ldr	r2, [pc, #280]	; (80063c4 <xPortStartScheduler+0x124>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d10a      	bne.n	80062c6 <xPortStartScheduler+0x26>
	__asm volatile
 80062b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b4:	f383 8811 	msr	BASEPRI, r3
 80062b8:	f3bf 8f6f 	isb	sy
 80062bc:	f3bf 8f4f 	dsb	sy
 80062c0:	613b      	str	r3, [r7, #16]
}
 80062c2:	bf00      	nop
 80062c4:	e7fe      	b.n	80062c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80062c6:	4b3e      	ldr	r3, [pc, #248]	; (80063c0 <xPortStartScheduler+0x120>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a3f      	ldr	r2, [pc, #252]	; (80063c8 <xPortStartScheduler+0x128>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d10a      	bne.n	80062e6 <xPortStartScheduler+0x46>
	__asm volatile
 80062d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d4:	f383 8811 	msr	BASEPRI, r3
 80062d8:	f3bf 8f6f 	isb	sy
 80062dc:	f3bf 8f4f 	dsb	sy
 80062e0:	60fb      	str	r3, [r7, #12]
}
 80062e2:	bf00      	nop
 80062e4:	e7fe      	b.n	80062e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80062e6:	4b39      	ldr	r3, [pc, #228]	; (80063cc <xPortStartScheduler+0x12c>)
 80062e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	781b      	ldrb	r3, [r3, #0]
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	22ff      	movs	r2, #255	; 0xff
 80062f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	781b      	ldrb	r3, [r3, #0]
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006300:	78fb      	ldrb	r3, [r7, #3]
 8006302:	b2db      	uxtb	r3, r3
 8006304:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006308:	b2da      	uxtb	r2, r3
 800630a:	4b31      	ldr	r3, [pc, #196]	; (80063d0 <xPortStartScheduler+0x130>)
 800630c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800630e:	4b31      	ldr	r3, [pc, #196]	; (80063d4 <xPortStartScheduler+0x134>)
 8006310:	2207      	movs	r2, #7
 8006312:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006314:	e009      	b.n	800632a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006316:	4b2f      	ldr	r3, [pc, #188]	; (80063d4 <xPortStartScheduler+0x134>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	3b01      	subs	r3, #1
 800631c:	4a2d      	ldr	r2, [pc, #180]	; (80063d4 <xPortStartScheduler+0x134>)
 800631e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006320:	78fb      	ldrb	r3, [r7, #3]
 8006322:	b2db      	uxtb	r3, r3
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	b2db      	uxtb	r3, r3
 8006328:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800632a:	78fb      	ldrb	r3, [r7, #3]
 800632c:	b2db      	uxtb	r3, r3
 800632e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006332:	2b80      	cmp	r3, #128	; 0x80
 8006334:	d0ef      	beq.n	8006316 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006336:	4b27      	ldr	r3, [pc, #156]	; (80063d4 <xPortStartScheduler+0x134>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f1c3 0307 	rsb	r3, r3, #7
 800633e:	2b04      	cmp	r3, #4
 8006340:	d00a      	beq.n	8006358 <xPortStartScheduler+0xb8>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	60bb      	str	r3, [r7, #8]
}
 8006354:	bf00      	nop
 8006356:	e7fe      	b.n	8006356 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006358:	4b1e      	ldr	r3, [pc, #120]	; (80063d4 <xPortStartScheduler+0x134>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	021b      	lsls	r3, r3, #8
 800635e:	4a1d      	ldr	r2, [pc, #116]	; (80063d4 <xPortStartScheduler+0x134>)
 8006360:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006362:	4b1c      	ldr	r3, [pc, #112]	; (80063d4 <xPortStartScheduler+0x134>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800636a:	4a1a      	ldr	r2, [pc, #104]	; (80063d4 <xPortStartScheduler+0x134>)
 800636c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	b2da      	uxtb	r2, r3
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006376:	4b18      	ldr	r3, [pc, #96]	; (80063d8 <xPortStartScheduler+0x138>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a17      	ldr	r2, [pc, #92]	; (80063d8 <xPortStartScheduler+0x138>)
 800637c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006380:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006382:	4b15      	ldr	r3, [pc, #84]	; (80063d8 <xPortStartScheduler+0x138>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a14      	ldr	r2, [pc, #80]	; (80063d8 <xPortStartScheduler+0x138>)
 8006388:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800638c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800638e:	f000 f8dd 	bl	800654c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006392:	4b12      	ldr	r3, [pc, #72]	; (80063dc <xPortStartScheduler+0x13c>)
 8006394:	2200      	movs	r2, #0
 8006396:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006398:	f000 f8fc 	bl	8006594 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800639c:	4b10      	ldr	r3, [pc, #64]	; (80063e0 <xPortStartScheduler+0x140>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a0f      	ldr	r2, [pc, #60]	; (80063e0 <xPortStartScheduler+0x140>)
 80063a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80063a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80063a8:	f7ff ff66 	bl	8006278 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80063ac:	f7ff f854 	bl	8005458 <vTaskSwitchContext>
	prvTaskExitError();
 80063b0:	f7ff ff20 	bl	80061f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3718      	adds	r7, #24
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	e000ed00 	.word	0xe000ed00
 80063c4:	410fc271 	.word	0x410fc271
 80063c8:	410fc270 	.word	0x410fc270
 80063cc:	e000e400 	.word	0xe000e400
 80063d0:	20005e80 	.word	0x20005e80
 80063d4:	20005e84 	.word	0x20005e84
 80063d8:	e000ed20 	.word	0xe000ed20
 80063dc:	2000001c 	.word	0x2000001c
 80063e0:	e000ef34 	.word	0xe000ef34

080063e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
	__asm volatile
 80063ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ee:	f383 8811 	msr	BASEPRI, r3
 80063f2:	f3bf 8f6f 	isb	sy
 80063f6:	f3bf 8f4f 	dsb	sy
 80063fa:	607b      	str	r3, [r7, #4]
}
 80063fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80063fe:	4b0f      	ldr	r3, [pc, #60]	; (800643c <vPortEnterCritical+0x58>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	3301      	adds	r3, #1
 8006404:	4a0d      	ldr	r2, [pc, #52]	; (800643c <vPortEnterCritical+0x58>)
 8006406:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006408:	4b0c      	ldr	r3, [pc, #48]	; (800643c <vPortEnterCritical+0x58>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d10f      	bne.n	8006430 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006410:	4b0b      	ldr	r3, [pc, #44]	; (8006440 <vPortEnterCritical+0x5c>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00a      	beq.n	8006430 <vPortEnterCritical+0x4c>
	__asm volatile
 800641a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800641e:	f383 8811 	msr	BASEPRI, r3
 8006422:	f3bf 8f6f 	isb	sy
 8006426:	f3bf 8f4f 	dsb	sy
 800642a:	603b      	str	r3, [r7, #0]
}
 800642c:	bf00      	nop
 800642e:	e7fe      	b.n	800642e <vPortEnterCritical+0x4a>
	}
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	2000001c 	.word	0x2000001c
 8006440:	e000ed04 	.word	0xe000ed04

08006444 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006444:	b480      	push	{r7}
 8006446:	b083      	sub	sp, #12
 8006448:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800644a:	4b12      	ldr	r3, [pc, #72]	; (8006494 <vPortExitCritical+0x50>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10a      	bne.n	8006468 <vPortExitCritical+0x24>
	__asm volatile
 8006452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006456:	f383 8811 	msr	BASEPRI, r3
 800645a:	f3bf 8f6f 	isb	sy
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	607b      	str	r3, [r7, #4]
}
 8006464:	bf00      	nop
 8006466:	e7fe      	b.n	8006466 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006468:	4b0a      	ldr	r3, [pc, #40]	; (8006494 <vPortExitCritical+0x50>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	3b01      	subs	r3, #1
 800646e:	4a09      	ldr	r2, [pc, #36]	; (8006494 <vPortExitCritical+0x50>)
 8006470:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006472:	4b08      	ldr	r3, [pc, #32]	; (8006494 <vPortExitCritical+0x50>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d105      	bne.n	8006486 <vPortExitCritical+0x42>
 800647a:	2300      	movs	r3, #0
 800647c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	f383 8811 	msr	BASEPRI, r3
}
 8006484:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006486:	bf00      	nop
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	2000001c 	.word	0x2000001c
	...

080064a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80064a0:	f3ef 8009 	mrs	r0, PSP
 80064a4:	f3bf 8f6f 	isb	sy
 80064a8:	4b15      	ldr	r3, [pc, #84]	; (8006500 <pxCurrentTCBConst>)
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	f01e 0f10 	tst.w	lr, #16
 80064b0:	bf08      	it	eq
 80064b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80064b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ba:	6010      	str	r0, [r2, #0]
 80064bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80064c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80064c4:	f380 8811 	msr	BASEPRI, r0
 80064c8:	f3bf 8f4f 	dsb	sy
 80064cc:	f3bf 8f6f 	isb	sy
 80064d0:	f7fe ffc2 	bl	8005458 <vTaskSwitchContext>
 80064d4:	f04f 0000 	mov.w	r0, #0
 80064d8:	f380 8811 	msr	BASEPRI, r0
 80064dc:	bc09      	pop	{r0, r3}
 80064de:	6819      	ldr	r1, [r3, #0]
 80064e0:	6808      	ldr	r0, [r1, #0]
 80064e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e6:	f01e 0f10 	tst.w	lr, #16
 80064ea:	bf08      	it	eq
 80064ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80064f0:	f380 8809 	msr	PSP, r0
 80064f4:	f3bf 8f6f 	isb	sy
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	f3af 8000 	nop.w

08006500 <pxCurrentTCBConst>:
 8006500:	20005854 	.word	0x20005854
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006504:	bf00      	nop
 8006506:	bf00      	nop

08006508 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
	__asm volatile
 800650e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006512:	f383 8811 	msr	BASEPRI, r3
 8006516:	f3bf 8f6f 	isb	sy
 800651a:	f3bf 8f4f 	dsb	sy
 800651e:	607b      	str	r3, [r7, #4]
}
 8006520:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006522:	f7fe fedf 	bl	80052e4 <xTaskIncrementTick>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d003      	beq.n	8006534 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800652c:	4b06      	ldr	r3, [pc, #24]	; (8006548 <xPortSysTickHandler+0x40>)
 800652e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006532:	601a      	str	r2, [r3, #0]
 8006534:	2300      	movs	r3, #0
 8006536:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	f383 8811 	msr	BASEPRI, r3
}
 800653e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006540:	bf00      	nop
 8006542:	3708      	adds	r7, #8
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	e000ed04 	.word	0xe000ed04

0800654c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800654c:	b480      	push	{r7}
 800654e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006550:	4b0b      	ldr	r3, [pc, #44]	; (8006580 <vPortSetupTimerInterrupt+0x34>)
 8006552:	2200      	movs	r2, #0
 8006554:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006556:	4b0b      	ldr	r3, [pc, #44]	; (8006584 <vPortSetupTimerInterrupt+0x38>)
 8006558:	2200      	movs	r2, #0
 800655a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800655c:	4b0a      	ldr	r3, [pc, #40]	; (8006588 <vPortSetupTimerInterrupt+0x3c>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a0a      	ldr	r2, [pc, #40]	; (800658c <vPortSetupTimerInterrupt+0x40>)
 8006562:	fba2 2303 	umull	r2, r3, r2, r3
 8006566:	099b      	lsrs	r3, r3, #6
 8006568:	4a09      	ldr	r2, [pc, #36]	; (8006590 <vPortSetupTimerInterrupt+0x44>)
 800656a:	3b01      	subs	r3, #1
 800656c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800656e:	4b04      	ldr	r3, [pc, #16]	; (8006580 <vPortSetupTimerInterrupt+0x34>)
 8006570:	2207      	movs	r2, #7
 8006572:	601a      	str	r2, [r3, #0]
}
 8006574:	bf00      	nop
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	e000e010 	.word	0xe000e010
 8006584:	e000e018 	.word	0xe000e018
 8006588:	20000000 	.word	0x20000000
 800658c:	10624dd3 	.word	0x10624dd3
 8006590:	e000e014 	.word	0xe000e014

08006594 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006594:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80065a4 <vPortEnableVFP+0x10>
 8006598:	6801      	ldr	r1, [r0, #0]
 800659a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800659e:	6001      	str	r1, [r0, #0]
 80065a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80065a2:	bf00      	nop
 80065a4:	e000ed88 	.word	0xe000ed88

080065a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80065ae:	f3ef 8305 	mrs	r3, IPSR
 80065b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2b0f      	cmp	r3, #15
 80065b8:	d914      	bls.n	80065e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80065ba:	4a17      	ldr	r2, [pc, #92]	; (8006618 <vPortValidateInterruptPriority+0x70>)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	4413      	add	r3, r2
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80065c4:	4b15      	ldr	r3, [pc, #84]	; (800661c <vPortValidateInterruptPriority+0x74>)
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	7afa      	ldrb	r2, [r7, #11]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d20a      	bcs.n	80065e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80065ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d2:	f383 8811 	msr	BASEPRI, r3
 80065d6:	f3bf 8f6f 	isb	sy
 80065da:	f3bf 8f4f 	dsb	sy
 80065de:	607b      	str	r3, [r7, #4]
}
 80065e0:	bf00      	nop
 80065e2:	e7fe      	b.n	80065e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80065e4:	4b0e      	ldr	r3, [pc, #56]	; (8006620 <vPortValidateInterruptPriority+0x78>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80065ec:	4b0d      	ldr	r3, [pc, #52]	; (8006624 <vPortValidateInterruptPriority+0x7c>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d90a      	bls.n	800660a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80065f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065f8:	f383 8811 	msr	BASEPRI, r3
 80065fc:	f3bf 8f6f 	isb	sy
 8006600:	f3bf 8f4f 	dsb	sy
 8006604:	603b      	str	r3, [r7, #0]
}
 8006606:	bf00      	nop
 8006608:	e7fe      	b.n	8006608 <vPortValidateInterruptPriority+0x60>
	}
 800660a:	bf00      	nop
 800660c:	3714      	adds	r7, #20
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	e000e3f0 	.word	0xe000e3f0
 800661c:	20005e80 	.word	0x20005e80
 8006620:	e000ed0c 	.word	0xe000ed0c
 8006624:	20005e84 	.word	0x20005e84

08006628 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b088      	sub	sp, #32
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006630:	2300      	movs	r3, #0
 8006632:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 8006634:	4b48      	ldr	r3, [pc, #288]	; (8006758 <pvPortMalloc+0x130>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10a      	bne.n	8006652 <pvPortMalloc+0x2a>
	__asm volatile
 800663c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	60fb      	str	r3, [r7, #12]
}
 800664e:	bf00      	nop
 8006650:	e7fe      	b.n	8006650 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 8006652:	f7fe fd8b 	bl	800516c <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006656:	4b41      	ldr	r3, [pc, #260]	; (800675c <pvPortMalloc+0x134>)
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4013      	ands	r3, r2
 800665e:	2b00      	cmp	r3, #0
 8006660:	d172      	bne.n	8006748 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00d      	beq.n	8006684 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 8006668:	2208      	movs	r2, #8
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4413      	add	r3, r2
 800666e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f003 0307 	and.w	r3, r3, #7
 8006676:	2b00      	cmp	r3, #0
 8006678:	d004      	beq.n	8006684 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f023 0307 	bic.w	r3, r3, #7
 8006680:	3308      	adds	r3, #8
 8006682:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d05e      	beq.n	8006748 <pvPortMalloc+0x120>
 800668a:	4b35      	ldr	r3, [pc, #212]	; (8006760 <pvPortMalloc+0x138>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	429a      	cmp	r2, r3
 8006692:	d859      	bhi.n	8006748 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006694:	4b33      	ldr	r3, [pc, #204]	; (8006764 <pvPortMalloc+0x13c>)
 8006696:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 8006698:	4b32      	ldr	r3, [pc, #200]	; (8006764 <pvPortMalloc+0x13c>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800669e:	e004      	b.n	80066aa <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 80066a4:	69fb      	ldr	r3, [r7, #28]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d903      	bls.n	80066bc <pvPortMalloc+0x94>
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1f1      	bne.n	80066a0 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80066bc:	4b26      	ldr	r3, [pc, #152]	; (8006758 <pvPortMalloc+0x130>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	69fa      	ldr	r2, [r7, #28]
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d040      	beq.n	8006748 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2208      	movs	r2, #8
 80066cc:	4413      	add	r3, r2
 80066ce:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80066d0:	69fb      	ldr	r3, [r7, #28]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	685a      	ldr	r2, [r3, #4]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	1ad2      	subs	r2, r2, r3
 80066e0:	2308      	movs	r3, #8
 80066e2:	005b      	lsls	r3, r3, #1
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d90f      	bls.n	8006708 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80066e8:	69fa      	ldr	r2, [r7, #28]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4413      	add	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	685a      	ldr	r2, [r3, #4]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	1ad2      	subs	r2, r2, r3
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8006702:	6938      	ldr	r0, [r7, #16]
 8006704:	f000 f896 	bl	8006834 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006708:	4b15      	ldr	r3, [pc, #84]	; (8006760 <pvPortMalloc+0x138>)
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	4a13      	ldr	r2, [pc, #76]	; (8006760 <pvPortMalloc+0x138>)
 8006714:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006716:	4b12      	ldr	r3, [pc, #72]	; (8006760 <pvPortMalloc+0x138>)
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	4b13      	ldr	r3, [pc, #76]	; (8006768 <pvPortMalloc+0x140>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	429a      	cmp	r2, r3
 8006720:	d203      	bcs.n	800672a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006722:	4b0f      	ldr	r3, [pc, #60]	; (8006760 <pvPortMalloc+0x138>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a10      	ldr	r2, [pc, #64]	; (8006768 <pvPortMalloc+0x140>)
 8006728:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	685a      	ldr	r2, [r3, #4]
 800672e:	4b0b      	ldr	r3, [pc, #44]	; (800675c <pvPortMalloc+0x134>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	431a      	orrs	r2, r3
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	2200      	movs	r2, #0
 800673c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800673e:	4b0b      	ldr	r3, [pc, #44]	; (800676c <pvPortMalloc+0x144>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3301      	adds	r3, #1
 8006744:	4a09      	ldr	r2, [pc, #36]	; (800676c <pvPortMalloc+0x144>)
 8006746:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006748:	f7fe fd1e 	bl	8005188 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800674c:	697b      	ldr	r3, [r7, #20]
}
 800674e:	4618      	mov	r0, r3
 8006750:	3720      	adds	r7, #32
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	20005e90 	.word	0x20005e90
 800675c:	20005ea4 	.word	0x20005ea4
 8006760:	20005e94 	.word	0x20005e94
 8006764:	20005e88 	.word	0x20005e88
 8006768:	20005e98 	.word	0x20005e98
 800676c:	20005e9c 	.word	0x20005e9c

08006770 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d04d      	beq.n	800681e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006782:	2308      	movs	r3, #8
 8006784:	425b      	negs	r3, r3
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	4413      	add	r3, r2
 800678a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	685a      	ldr	r2, [r3, #4]
 8006794:	4b24      	ldr	r3, [pc, #144]	; (8006828 <vPortFree+0xb8>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4013      	ands	r3, r2
 800679a:	2b00      	cmp	r3, #0
 800679c:	d10a      	bne.n	80067b4 <vPortFree+0x44>
	__asm volatile
 800679e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a2:	f383 8811 	msr	BASEPRI, r3
 80067a6:	f3bf 8f6f 	isb	sy
 80067aa:	f3bf 8f4f 	dsb	sy
 80067ae:	60fb      	str	r3, [r7, #12]
}
 80067b0:	bf00      	nop
 80067b2:	e7fe      	b.n	80067b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d00a      	beq.n	80067d2 <vPortFree+0x62>
	__asm volatile
 80067bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c0:	f383 8811 	msr	BASEPRI, r3
 80067c4:	f3bf 8f6f 	isb	sy
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	60bb      	str	r3, [r7, #8]
}
 80067ce:	bf00      	nop
 80067d0:	e7fe      	b.n	80067d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	685a      	ldr	r2, [r3, #4]
 80067d6:	4b14      	ldr	r3, [pc, #80]	; (8006828 <vPortFree+0xb8>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4013      	ands	r3, r2
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d01e      	beq.n	800681e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d11a      	bne.n	800681e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	4b0e      	ldr	r3, [pc, #56]	; (8006828 <vPortFree+0xb8>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	43db      	mvns	r3, r3
 80067f2:	401a      	ands	r2, r3
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80067f8:	f7fe fcb8 	bl	800516c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	685a      	ldr	r2, [r3, #4]
 8006800:	4b0a      	ldr	r3, [pc, #40]	; (800682c <vPortFree+0xbc>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4413      	add	r3, r2
 8006806:	4a09      	ldr	r2, [pc, #36]	; (800682c <vPortFree+0xbc>)
 8006808:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800680a:	6938      	ldr	r0, [r7, #16]
 800680c:	f000 f812 	bl	8006834 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006810:	4b07      	ldr	r3, [pc, #28]	; (8006830 <vPortFree+0xc0>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	3301      	adds	r3, #1
 8006816:	4a06      	ldr	r2, [pc, #24]	; (8006830 <vPortFree+0xc0>)
 8006818:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800681a:	f7fe fcb5 	bl	8005188 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800681e:	bf00      	nop
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	20005ea4 	.word	0x20005ea4
 800682c:	20005e94 	.word	0x20005e94
 8006830:	20005ea0 	.word	0x20005ea0

08006834 <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800683c:	4b28      	ldr	r3, [pc, #160]	; (80068e0 <prvInsertBlockIntoFreeList+0xac>)
 800683e:	60fb      	str	r3, [r7, #12]
 8006840:	e002      	b.n	8006848 <prvInsertBlockIntoFreeList+0x14>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	60fb      	str	r3, [r7, #12]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	429a      	cmp	r2, r3
 8006850:	d8f7      	bhi.n	8006842 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	68ba      	ldr	r2, [r7, #8]
 800685c:	4413      	add	r3, r2
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	429a      	cmp	r2, r3
 8006862:	d108      	bne.n	8006876 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	685a      	ldr	r2, [r3, #4]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	441a      	add	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	441a      	add	r2, r3
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	429a      	cmp	r2, r3
 8006888:	d118      	bne.n	80068bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	4b15      	ldr	r3, [pc, #84]	; (80068e4 <prvInsertBlockIntoFreeList+0xb0>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	429a      	cmp	r2, r3
 8006894:	d00d      	beq.n	80068b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	441a      	add	r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	601a      	str	r2, [r3, #0]
 80068b0:	e008      	b.n	80068c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80068b2:	4b0c      	ldr	r3, [pc, #48]	; (80068e4 <prvInsertBlockIntoFreeList+0xb0>)
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	601a      	str	r2, [r3, #0]
 80068ba:	e003      	b.n	80068c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d002      	beq.n	80068d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068d2:	bf00      	nop
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	20005e88 	.word	0x20005e88
 80068e4:	20005e90 	.word	0x20005e90

080068e8 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 80068e8:	b480      	push	{r7}
 80068ea:	b08f      	sub	sp, #60	; 0x3c
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 80068f0:	2300      	movs	r3, #0
 80068f2:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 80068f4:	2300      	movs	r3, #0
 80068f6:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 80068f8:	2300      	movs	r3, #0
 80068fa:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 80068fc:	4b5a      	ldr	r3, [pc, #360]	; (8006a68 <vPortDefineHeapRegions+0x180>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d00a      	beq.n	800691a <vPortDefineHeapRegions+0x32>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	617b      	str	r3, [r7, #20]
}
 8006916:	bf00      	nop
 8006918:	e7fe      	b.n	8006918 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800691a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800691c:	00db      	lsls	r3, r3, #3
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	4413      	add	r3, r2
 8006922:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 8006924:	e07d      	b.n	8006a22 <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 8006926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800692c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006934:	f003 0307 	and.w	r3, r3, #7
 8006938:	2b00      	cmp	r3, #0
 800693a:	d00e      	beq.n	800695a <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800693c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800693e:	3307      	adds	r3, #7
 8006940:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 8006942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006944:	f023 0307 	bic.w	r3, r3, #7
 8006948:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800694a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	461a      	mov	r2, r3
 8006950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006956:	4413      	add	r3, r2
 8006958:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800695a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800695c:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800695e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006960:	2b00      	cmp	r3, #0
 8006962:	d106      	bne.n	8006972 <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	4a41      	ldr	r2, [pc, #260]	; (8006a6c <vPortDefineHeapRegions+0x184>)
 8006968:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800696a:	4b40      	ldr	r3, [pc, #256]	; (8006a6c <vPortDefineHeapRegions+0x184>)
 800696c:	2200      	movs	r2, #0
 800696e:	605a      	str	r2, [r3, #4]
 8006970:	e01f      	b.n	80069b2 <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 8006972:	4b3d      	ldr	r3, [pc, #244]	; (8006a68 <vPortDefineHeapRegions+0x180>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d10a      	bne.n	8006990 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800697a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697e:	f383 8811 	msr	BASEPRI, r3
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	f3bf 8f4f 	dsb	sy
 800698a:	613b      	str	r3, [r7, #16]
}
 800698c:	bf00      	nop
 800698e:	e7fe      	b.n	800698e <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 8006990:	4b35      	ldr	r3, [pc, #212]	; (8006a68 <vPortDefineHeapRegions+0x180>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	461a      	mov	r2, r3
 8006996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006998:	4293      	cmp	r3, r2
 800699a:	d80a      	bhi.n	80069b2 <vPortDefineHeapRegions+0xca>
	__asm volatile
 800699c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a0:	f383 8811 	msr	BASEPRI, r3
 80069a4:	f3bf 8f6f 	isb	sy
 80069a8:	f3bf 8f4f 	dsb	sy
 80069ac:	60fb      	str	r3, [r7, #12]
}
 80069ae:	bf00      	nop
 80069b0:	e7fe      	b.n	80069b0 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 80069b2:	4b2d      	ldr	r3, [pc, #180]	; (8006a68 <vPortDefineHeapRegions+0x180>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 80069b8:	69fa      	ldr	r2, [r7, #28]
 80069ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069bc:	4413      	add	r3, r2
 80069be:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 80069c0:	2208      	movs	r2, #8
 80069c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c4:	1a9b      	subs	r3, r3, r2
 80069c6:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 80069c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ca:	f023 0307 	bic.w	r3, r3, #7
 80069ce:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 80069d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d2:	4a25      	ldr	r2, [pc, #148]	; (8006a68 <vPortDefineHeapRegions+0x180>)
 80069d4:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 80069d6:	4b24      	ldr	r3, [pc, #144]	; (8006a68 <vPortDefineHeapRegions+0x180>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	2200      	movs	r2, #0
 80069dc:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 80069de:	4b22      	ldr	r3, [pc, #136]	; (8006a68 <vPortDefineHeapRegions+0x180>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2200      	movs	r2, #0
 80069e4:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 80069e6:	69fb      	ldr	r3, [r7, #28]
 80069e8:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 80069ea:	6a3b      	ldr	r3, [r7, #32]
 80069ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069ee:	1ad2      	subs	r2, r2, r3
 80069f0:	6a3b      	ldr	r3, [r7, #32]
 80069f2:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 80069f4:	4b1c      	ldr	r3, [pc, #112]	; (8006a68 <vPortDefineHeapRegions+0x180>)
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	6a3b      	ldr	r3, [r7, #32]
 80069fa:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d002      	beq.n	8006a08 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	6a3a      	ldr	r2, [r7, #32]
 8006a06:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 8006a08:	6a3b      	ldr	r3, [r7, #32]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a0e:	4413      	add	r3, r2
 8006a10:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 8006a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a14:	3301      	adds	r3, #1
 8006a16:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 8006a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a1a:	00db      	lsls	r3, r3, #3
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	4413      	add	r3, r2
 8006a20:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 8006a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	f47f af7d 	bne.w	8006926 <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 8006a2c:	4a10      	ldr	r2, [pc, #64]	; (8006a70 <vPortDefineHeapRegions+0x188>)
 8006a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a30:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 8006a32:	4a10      	ldr	r2, [pc, #64]	; (8006a74 <vPortDefineHeapRegions+0x18c>)
 8006a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a36:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 8006a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10a      	bne.n	8006a54 <vPortDefineHeapRegions+0x16c>
	__asm volatile
 8006a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a42:	f383 8811 	msr	BASEPRI, r3
 8006a46:	f3bf 8f6f 	isb	sy
 8006a4a:	f3bf 8f4f 	dsb	sy
 8006a4e:	60bb      	str	r3, [r7, #8]
}
 8006a50:	bf00      	nop
 8006a52:	e7fe      	b.n	8006a52 <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006a54:	4b08      	ldr	r3, [pc, #32]	; (8006a78 <vPortDefineHeapRegions+0x190>)
 8006a56:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006a5a:	601a      	str	r2, [r3, #0]
}
 8006a5c:	bf00      	nop
 8006a5e:	373c      	adds	r7, #60	; 0x3c
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr
 8006a68:	20005e90 	.word	0x20005e90
 8006a6c:	20005e88 	.word	0x20005e88
 8006a70:	20005e98 	.word	0x20005e98
 8006a74:	20005e94 	.word	0x20005e94
 8006a78:	20005ea4 	.word	0x20005ea4

08006a7c <atof>:
 8006a7c:	2100      	movs	r1, #0
 8006a7e:	f001 bae5 	b.w	800804c <strtod>
	...

08006a84 <__errno>:
 8006a84:	4b01      	ldr	r3, [pc, #4]	; (8006a8c <__errno+0x8>)
 8006a86:	6818      	ldr	r0, [r3, #0]
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	20000020 	.word	0x20000020

08006a90 <__libc_init_array>:
 8006a90:	b570      	push	{r4, r5, r6, lr}
 8006a92:	4d0d      	ldr	r5, [pc, #52]	; (8006ac8 <__libc_init_array+0x38>)
 8006a94:	4c0d      	ldr	r4, [pc, #52]	; (8006acc <__libc_init_array+0x3c>)
 8006a96:	1b64      	subs	r4, r4, r5
 8006a98:	10a4      	asrs	r4, r4, #2
 8006a9a:	2600      	movs	r6, #0
 8006a9c:	42a6      	cmp	r6, r4
 8006a9e:	d109      	bne.n	8006ab4 <__libc_init_array+0x24>
 8006aa0:	4d0b      	ldr	r5, [pc, #44]	; (8006ad0 <__libc_init_array+0x40>)
 8006aa2:	4c0c      	ldr	r4, [pc, #48]	; (8006ad4 <__libc_init_array+0x44>)
 8006aa4:	f004 f84a 	bl	800ab3c <_init>
 8006aa8:	1b64      	subs	r4, r4, r5
 8006aaa:	10a4      	asrs	r4, r4, #2
 8006aac:	2600      	movs	r6, #0
 8006aae:	42a6      	cmp	r6, r4
 8006ab0:	d105      	bne.n	8006abe <__libc_init_array+0x2e>
 8006ab2:	bd70      	pop	{r4, r5, r6, pc}
 8006ab4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ab8:	4798      	blx	r3
 8006aba:	3601      	adds	r6, #1
 8006abc:	e7ee      	b.n	8006a9c <__libc_init_array+0xc>
 8006abe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ac2:	4798      	blx	r3
 8006ac4:	3601      	adds	r6, #1
 8006ac6:	e7f2      	b.n	8006aae <__libc_init_array+0x1e>
 8006ac8:	0800b0e4 	.word	0x0800b0e4
 8006acc:	0800b0e4 	.word	0x0800b0e4
 8006ad0:	0800b0e4 	.word	0x0800b0e4
 8006ad4:	0800b0e8 	.word	0x0800b0e8

08006ad8 <memcpy>:
 8006ad8:	440a      	add	r2, r1
 8006ada:	4291      	cmp	r1, r2
 8006adc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ae0:	d100      	bne.n	8006ae4 <memcpy+0xc>
 8006ae2:	4770      	bx	lr
 8006ae4:	b510      	push	{r4, lr}
 8006ae6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006aea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006aee:	4291      	cmp	r1, r2
 8006af0:	d1f9      	bne.n	8006ae6 <memcpy+0xe>
 8006af2:	bd10      	pop	{r4, pc}

08006af4 <memset>:
 8006af4:	4402      	add	r2, r0
 8006af6:	4603      	mov	r3, r0
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d100      	bne.n	8006afe <memset+0xa>
 8006afc:	4770      	bx	lr
 8006afe:	f803 1b01 	strb.w	r1, [r3], #1
 8006b02:	e7f9      	b.n	8006af8 <memset+0x4>

08006b04 <__cvt>:
 8006b04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b08:	ec55 4b10 	vmov	r4, r5, d0
 8006b0c:	2d00      	cmp	r5, #0
 8006b0e:	460e      	mov	r6, r1
 8006b10:	4619      	mov	r1, r3
 8006b12:	462b      	mov	r3, r5
 8006b14:	bfbb      	ittet	lt
 8006b16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006b1a:	461d      	movlt	r5, r3
 8006b1c:	2300      	movge	r3, #0
 8006b1e:	232d      	movlt	r3, #45	; 0x2d
 8006b20:	700b      	strb	r3, [r1, #0]
 8006b22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006b28:	4691      	mov	r9, r2
 8006b2a:	f023 0820 	bic.w	r8, r3, #32
 8006b2e:	bfbc      	itt	lt
 8006b30:	4622      	movlt	r2, r4
 8006b32:	4614      	movlt	r4, r2
 8006b34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b38:	d005      	beq.n	8006b46 <__cvt+0x42>
 8006b3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006b3e:	d100      	bne.n	8006b42 <__cvt+0x3e>
 8006b40:	3601      	adds	r6, #1
 8006b42:	2102      	movs	r1, #2
 8006b44:	e000      	b.n	8006b48 <__cvt+0x44>
 8006b46:	2103      	movs	r1, #3
 8006b48:	ab03      	add	r3, sp, #12
 8006b4a:	9301      	str	r3, [sp, #4]
 8006b4c:	ab02      	add	r3, sp, #8
 8006b4e:	9300      	str	r3, [sp, #0]
 8006b50:	ec45 4b10 	vmov	d0, r4, r5
 8006b54:	4653      	mov	r3, sl
 8006b56:	4632      	mov	r2, r6
 8006b58:	f001 fb12 	bl	8008180 <_dtoa_r>
 8006b5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006b60:	4607      	mov	r7, r0
 8006b62:	d102      	bne.n	8006b6a <__cvt+0x66>
 8006b64:	f019 0f01 	tst.w	r9, #1
 8006b68:	d022      	beq.n	8006bb0 <__cvt+0xac>
 8006b6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b6e:	eb07 0906 	add.w	r9, r7, r6
 8006b72:	d110      	bne.n	8006b96 <__cvt+0x92>
 8006b74:	783b      	ldrb	r3, [r7, #0]
 8006b76:	2b30      	cmp	r3, #48	; 0x30
 8006b78:	d10a      	bne.n	8006b90 <__cvt+0x8c>
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	4620      	mov	r0, r4
 8006b80:	4629      	mov	r1, r5
 8006b82:	f7f9 ffc1 	bl	8000b08 <__aeabi_dcmpeq>
 8006b86:	b918      	cbnz	r0, 8006b90 <__cvt+0x8c>
 8006b88:	f1c6 0601 	rsb	r6, r6, #1
 8006b8c:	f8ca 6000 	str.w	r6, [sl]
 8006b90:	f8da 3000 	ldr.w	r3, [sl]
 8006b94:	4499      	add	r9, r3
 8006b96:	2200      	movs	r2, #0
 8006b98:	2300      	movs	r3, #0
 8006b9a:	4620      	mov	r0, r4
 8006b9c:	4629      	mov	r1, r5
 8006b9e:	f7f9 ffb3 	bl	8000b08 <__aeabi_dcmpeq>
 8006ba2:	b108      	cbz	r0, 8006ba8 <__cvt+0xa4>
 8006ba4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ba8:	2230      	movs	r2, #48	; 0x30
 8006baa:	9b03      	ldr	r3, [sp, #12]
 8006bac:	454b      	cmp	r3, r9
 8006bae:	d307      	bcc.n	8006bc0 <__cvt+0xbc>
 8006bb0:	9b03      	ldr	r3, [sp, #12]
 8006bb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bb4:	1bdb      	subs	r3, r3, r7
 8006bb6:	4638      	mov	r0, r7
 8006bb8:	6013      	str	r3, [r2, #0]
 8006bba:	b004      	add	sp, #16
 8006bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc0:	1c59      	adds	r1, r3, #1
 8006bc2:	9103      	str	r1, [sp, #12]
 8006bc4:	701a      	strb	r2, [r3, #0]
 8006bc6:	e7f0      	b.n	8006baa <__cvt+0xa6>

08006bc8 <__exponent>:
 8006bc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2900      	cmp	r1, #0
 8006bce:	bfb8      	it	lt
 8006bd0:	4249      	neglt	r1, r1
 8006bd2:	f803 2b02 	strb.w	r2, [r3], #2
 8006bd6:	bfb4      	ite	lt
 8006bd8:	222d      	movlt	r2, #45	; 0x2d
 8006bda:	222b      	movge	r2, #43	; 0x2b
 8006bdc:	2909      	cmp	r1, #9
 8006bde:	7042      	strb	r2, [r0, #1]
 8006be0:	dd2a      	ble.n	8006c38 <__exponent+0x70>
 8006be2:	f10d 0407 	add.w	r4, sp, #7
 8006be6:	46a4      	mov	ip, r4
 8006be8:	270a      	movs	r7, #10
 8006bea:	46a6      	mov	lr, r4
 8006bec:	460a      	mov	r2, r1
 8006bee:	fb91 f6f7 	sdiv	r6, r1, r7
 8006bf2:	fb07 1516 	mls	r5, r7, r6, r1
 8006bf6:	3530      	adds	r5, #48	; 0x30
 8006bf8:	2a63      	cmp	r2, #99	; 0x63
 8006bfa:	f104 34ff 	add.w	r4, r4, #4294967295
 8006bfe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006c02:	4631      	mov	r1, r6
 8006c04:	dcf1      	bgt.n	8006bea <__exponent+0x22>
 8006c06:	3130      	adds	r1, #48	; 0x30
 8006c08:	f1ae 0502 	sub.w	r5, lr, #2
 8006c0c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006c10:	1c44      	adds	r4, r0, #1
 8006c12:	4629      	mov	r1, r5
 8006c14:	4561      	cmp	r1, ip
 8006c16:	d30a      	bcc.n	8006c2e <__exponent+0x66>
 8006c18:	f10d 0209 	add.w	r2, sp, #9
 8006c1c:	eba2 020e 	sub.w	r2, r2, lr
 8006c20:	4565      	cmp	r5, ip
 8006c22:	bf88      	it	hi
 8006c24:	2200      	movhi	r2, #0
 8006c26:	4413      	add	r3, r2
 8006c28:	1a18      	subs	r0, r3, r0
 8006c2a:	b003      	add	sp, #12
 8006c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c32:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006c36:	e7ed      	b.n	8006c14 <__exponent+0x4c>
 8006c38:	2330      	movs	r3, #48	; 0x30
 8006c3a:	3130      	adds	r1, #48	; 0x30
 8006c3c:	7083      	strb	r3, [r0, #2]
 8006c3e:	70c1      	strb	r1, [r0, #3]
 8006c40:	1d03      	adds	r3, r0, #4
 8006c42:	e7f1      	b.n	8006c28 <__exponent+0x60>

08006c44 <_printf_float>:
 8006c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c48:	ed2d 8b02 	vpush	{d8}
 8006c4c:	b08d      	sub	sp, #52	; 0x34
 8006c4e:	460c      	mov	r4, r1
 8006c50:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006c54:	4616      	mov	r6, r2
 8006c56:	461f      	mov	r7, r3
 8006c58:	4605      	mov	r5, r0
 8006c5a:	f002 fce3 	bl	8009624 <_localeconv_r>
 8006c5e:	f8d0 a000 	ldr.w	sl, [r0]
 8006c62:	4650      	mov	r0, sl
 8006c64:	f7f9 fad4 	bl	8000210 <strlen>
 8006c68:	2300      	movs	r3, #0
 8006c6a:	930a      	str	r3, [sp, #40]	; 0x28
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	9305      	str	r3, [sp, #20]
 8006c70:	f8d8 3000 	ldr.w	r3, [r8]
 8006c74:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006c78:	3307      	adds	r3, #7
 8006c7a:	f023 0307 	bic.w	r3, r3, #7
 8006c7e:	f103 0208 	add.w	r2, r3, #8
 8006c82:	f8c8 2000 	str.w	r2, [r8]
 8006c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c8e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c96:	9307      	str	r3, [sp, #28]
 8006c98:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c9c:	ee08 0a10 	vmov	s16, r0
 8006ca0:	4b9f      	ldr	r3, [pc, #636]	; (8006f20 <_printf_float+0x2dc>)
 8006ca2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8006caa:	f7f9 ff5f 	bl	8000b6c <__aeabi_dcmpun>
 8006cae:	bb88      	cbnz	r0, 8006d14 <_printf_float+0xd0>
 8006cb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006cb4:	4b9a      	ldr	r3, [pc, #616]	; (8006f20 <_printf_float+0x2dc>)
 8006cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8006cba:	f7f9 ff39 	bl	8000b30 <__aeabi_dcmple>
 8006cbe:	bb48      	cbnz	r0, 8006d14 <_printf_float+0xd0>
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	4640      	mov	r0, r8
 8006cc6:	4649      	mov	r1, r9
 8006cc8:	f7f9 ff28 	bl	8000b1c <__aeabi_dcmplt>
 8006ccc:	b110      	cbz	r0, 8006cd4 <_printf_float+0x90>
 8006cce:	232d      	movs	r3, #45	; 0x2d
 8006cd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cd4:	4b93      	ldr	r3, [pc, #588]	; (8006f24 <_printf_float+0x2e0>)
 8006cd6:	4894      	ldr	r0, [pc, #592]	; (8006f28 <_printf_float+0x2e4>)
 8006cd8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006cdc:	bf94      	ite	ls
 8006cde:	4698      	movls	r8, r3
 8006ce0:	4680      	movhi	r8, r0
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	6123      	str	r3, [r4, #16]
 8006ce6:	9b05      	ldr	r3, [sp, #20]
 8006ce8:	f023 0204 	bic.w	r2, r3, #4
 8006cec:	6022      	str	r2, [r4, #0]
 8006cee:	f04f 0900 	mov.w	r9, #0
 8006cf2:	9700      	str	r7, [sp, #0]
 8006cf4:	4633      	mov	r3, r6
 8006cf6:	aa0b      	add	r2, sp, #44	; 0x2c
 8006cf8:	4621      	mov	r1, r4
 8006cfa:	4628      	mov	r0, r5
 8006cfc:	f000 f9d8 	bl	80070b0 <_printf_common>
 8006d00:	3001      	adds	r0, #1
 8006d02:	f040 8090 	bne.w	8006e26 <_printf_float+0x1e2>
 8006d06:	f04f 30ff 	mov.w	r0, #4294967295
 8006d0a:	b00d      	add	sp, #52	; 0x34
 8006d0c:	ecbd 8b02 	vpop	{d8}
 8006d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d14:	4642      	mov	r2, r8
 8006d16:	464b      	mov	r3, r9
 8006d18:	4640      	mov	r0, r8
 8006d1a:	4649      	mov	r1, r9
 8006d1c:	f7f9 ff26 	bl	8000b6c <__aeabi_dcmpun>
 8006d20:	b140      	cbz	r0, 8006d34 <_printf_float+0xf0>
 8006d22:	464b      	mov	r3, r9
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	bfbc      	itt	lt
 8006d28:	232d      	movlt	r3, #45	; 0x2d
 8006d2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006d2e:	487f      	ldr	r0, [pc, #508]	; (8006f2c <_printf_float+0x2e8>)
 8006d30:	4b7f      	ldr	r3, [pc, #508]	; (8006f30 <_printf_float+0x2ec>)
 8006d32:	e7d1      	b.n	8006cd8 <_printf_float+0x94>
 8006d34:	6863      	ldr	r3, [r4, #4]
 8006d36:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006d3a:	9206      	str	r2, [sp, #24]
 8006d3c:	1c5a      	adds	r2, r3, #1
 8006d3e:	d13f      	bne.n	8006dc0 <_printf_float+0x17c>
 8006d40:	2306      	movs	r3, #6
 8006d42:	6063      	str	r3, [r4, #4]
 8006d44:	9b05      	ldr	r3, [sp, #20]
 8006d46:	6861      	ldr	r1, [r4, #4]
 8006d48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	9303      	str	r3, [sp, #12]
 8006d50:	ab0a      	add	r3, sp, #40	; 0x28
 8006d52:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006d56:	ab09      	add	r3, sp, #36	; 0x24
 8006d58:	ec49 8b10 	vmov	d0, r8, r9
 8006d5c:	9300      	str	r3, [sp, #0]
 8006d5e:	6022      	str	r2, [r4, #0]
 8006d60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006d64:	4628      	mov	r0, r5
 8006d66:	f7ff fecd 	bl	8006b04 <__cvt>
 8006d6a:	9b06      	ldr	r3, [sp, #24]
 8006d6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d6e:	2b47      	cmp	r3, #71	; 0x47
 8006d70:	4680      	mov	r8, r0
 8006d72:	d108      	bne.n	8006d86 <_printf_float+0x142>
 8006d74:	1cc8      	adds	r0, r1, #3
 8006d76:	db02      	blt.n	8006d7e <_printf_float+0x13a>
 8006d78:	6863      	ldr	r3, [r4, #4]
 8006d7a:	4299      	cmp	r1, r3
 8006d7c:	dd41      	ble.n	8006e02 <_printf_float+0x1be>
 8006d7e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006d82:	fa5f fb8b 	uxtb.w	fp, fp
 8006d86:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d8a:	d820      	bhi.n	8006dce <_printf_float+0x18a>
 8006d8c:	3901      	subs	r1, #1
 8006d8e:	465a      	mov	r2, fp
 8006d90:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d94:	9109      	str	r1, [sp, #36]	; 0x24
 8006d96:	f7ff ff17 	bl	8006bc8 <__exponent>
 8006d9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d9c:	1813      	adds	r3, r2, r0
 8006d9e:	2a01      	cmp	r2, #1
 8006da0:	4681      	mov	r9, r0
 8006da2:	6123      	str	r3, [r4, #16]
 8006da4:	dc02      	bgt.n	8006dac <_printf_float+0x168>
 8006da6:	6822      	ldr	r2, [r4, #0]
 8006da8:	07d2      	lsls	r2, r2, #31
 8006daa:	d501      	bpl.n	8006db0 <_printf_float+0x16c>
 8006dac:	3301      	adds	r3, #1
 8006dae:	6123      	str	r3, [r4, #16]
 8006db0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d09c      	beq.n	8006cf2 <_printf_float+0xae>
 8006db8:	232d      	movs	r3, #45	; 0x2d
 8006dba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dbe:	e798      	b.n	8006cf2 <_printf_float+0xae>
 8006dc0:	9a06      	ldr	r2, [sp, #24]
 8006dc2:	2a47      	cmp	r2, #71	; 0x47
 8006dc4:	d1be      	bne.n	8006d44 <_printf_float+0x100>
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1bc      	bne.n	8006d44 <_printf_float+0x100>
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e7b9      	b.n	8006d42 <_printf_float+0xfe>
 8006dce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006dd2:	d118      	bne.n	8006e06 <_printf_float+0x1c2>
 8006dd4:	2900      	cmp	r1, #0
 8006dd6:	6863      	ldr	r3, [r4, #4]
 8006dd8:	dd0b      	ble.n	8006df2 <_printf_float+0x1ae>
 8006dda:	6121      	str	r1, [r4, #16]
 8006ddc:	b913      	cbnz	r3, 8006de4 <_printf_float+0x1a0>
 8006dde:	6822      	ldr	r2, [r4, #0]
 8006de0:	07d0      	lsls	r0, r2, #31
 8006de2:	d502      	bpl.n	8006dea <_printf_float+0x1a6>
 8006de4:	3301      	adds	r3, #1
 8006de6:	440b      	add	r3, r1
 8006de8:	6123      	str	r3, [r4, #16]
 8006dea:	65a1      	str	r1, [r4, #88]	; 0x58
 8006dec:	f04f 0900 	mov.w	r9, #0
 8006df0:	e7de      	b.n	8006db0 <_printf_float+0x16c>
 8006df2:	b913      	cbnz	r3, 8006dfa <_printf_float+0x1b6>
 8006df4:	6822      	ldr	r2, [r4, #0]
 8006df6:	07d2      	lsls	r2, r2, #31
 8006df8:	d501      	bpl.n	8006dfe <_printf_float+0x1ba>
 8006dfa:	3302      	adds	r3, #2
 8006dfc:	e7f4      	b.n	8006de8 <_printf_float+0x1a4>
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e7f2      	b.n	8006de8 <_printf_float+0x1a4>
 8006e02:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006e06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e08:	4299      	cmp	r1, r3
 8006e0a:	db05      	blt.n	8006e18 <_printf_float+0x1d4>
 8006e0c:	6823      	ldr	r3, [r4, #0]
 8006e0e:	6121      	str	r1, [r4, #16]
 8006e10:	07d8      	lsls	r0, r3, #31
 8006e12:	d5ea      	bpl.n	8006dea <_printf_float+0x1a6>
 8006e14:	1c4b      	adds	r3, r1, #1
 8006e16:	e7e7      	b.n	8006de8 <_printf_float+0x1a4>
 8006e18:	2900      	cmp	r1, #0
 8006e1a:	bfd4      	ite	le
 8006e1c:	f1c1 0202 	rsble	r2, r1, #2
 8006e20:	2201      	movgt	r2, #1
 8006e22:	4413      	add	r3, r2
 8006e24:	e7e0      	b.n	8006de8 <_printf_float+0x1a4>
 8006e26:	6823      	ldr	r3, [r4, #0]
 8006e28:	055a      	lsls	r2, r3, #21
 8006e2a:	d407      	bmi.n	8006e3c <_printf_float+0x1f8>
 8006e2c:	6923      	ldr	r3, [r4, #16]
 8006e2e:	4642      	mov	r2, r8
 8006e30:	4631      	mov	r1, r6
 8006e32:	4628      	mov	r0, r5
 8006e34:	47b8      	blx	r7
 8006e36:	3001      	adds	r0, #1
 8006e38:	d12c      	bne.n	8006e94 <_printf_float+0x250>
 8006e3a:	e764      	b.n	8006d06 <_printf_float+0xc2>
 8006e3c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e40:	f240 80e0 	bls.w	8007004 <_printf_float+0x3c0>
 8006e44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e48:	2200      	movs	r2, #0
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	f7f9 fe5c 	bl	8000b08 <__aeabi_dcmpeq>
 8006e50:	2800      	cmp	r0, #0
 8006e52:	d034      	beq.n	8006ebe <_printf_float+0x27a>
 8006e54:	4a37      	ldr	r2, [pc, #220]	; (8006f34 <_printf_float+0x2f0>)
 8006e56:	2301      	movs	r3, #1
 8006e58:	4631      	mov	r1, r6
 8006e5a:	4628      	mov	r0, r5
 8006e5c:	47b8      	blx	r7
 8006e5e:	3001      	adds	r0, #1
 8006e60:	f43f af51 	beq.w	8006d06 <_printf_float+0xc2>
 8006e64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	db02      	blt.n	8006e72 <_printf_float+0x22e>
 8006e6c:	6823      	ldr	r3, [r4, #0]
 8006e6e:	07d8      	lsls	r0, r3, #31
 8006e70:	d510      	bpl.n	8006e94 <_printf_float+0x250>
 8006e72:	ee18 3a10 	vmov	r3, s16
 8006e76:	4652      	mov	r2, sl
 8006e78:	4631      	mov	r1, r6
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	47b8      	blx	r7
 8006e7e:	3001      	adds	r0, #1
 8006e80:	f43f af41 	beq.w	8006d06 <_printf_float+0xc2>
 8006e84:	f04f 0800 	mov.w	r8, #0
 8006e88:	f104 091a 	add.w	r9, r4, #26
 8006e8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e8e:	3b01      	subs	r3, #1
 8006e90:	4543      	cmp	r3, r8
 8006e92:	dc09      	bgt.n	8006ea8 <_printf_float+0x264>
 8006e94:	6823      	ldr	r3, [r4, #0]
 8006e96:	079b      	lsls	r3, r3, #30
 8006e98:	f100 8105 	bmi.w	80070a6 <_printf_float+0x462>
 8006e9c:	68e0      	ldr	r0, [r4, #12]
 8006e9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ea0:	4298      	cmp	r0, r3
 8006ea2:	bfb8      	it	lt
 8006ea4:	4618      	movlt	r0, r3
 8006ea6:	e730      	b.n	8006d0a <_printf_float+0xc6>
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	464a      	mov	r2, r9
 8006eac:	4631      	mov	r1, r6
 8006eae:	4628      	mov	r0, r5
 8006eb0:	47b8      	blx	r7
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	f43f af27 	beq.w	8006d06 <_printf_float+0xc2>
 8006eb8:	f108 0801 	add.w	r8, r8, #1
 8006ebc:	e7e6      	b.n	8006e8c <_printf_float+0x248>
 8006ebe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	dc39      	bgt.n	8006f38 <_printf_float+0x2f4>
 8006ec4:	4a1b      	ldr	r2, [pc, #108]	; (8006f34 <_printf_float+0x2f0>)
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	4631      	mov	r1, r6
 8006eca:	4628      	mov	r0, r5
 8006ecc:	47b8      	blx	r7
 8006ece:	3001      	adds	r0, #1
 8006ed0:	f43f af19 	beq.w	8006d06 <_printf_float+0xc2>
 8006ed4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	d102      	bne.n	8006ee2 <_printf_float+0x29e>
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	07d9      	lsls	r1, r3, #31
 8006ee0:	d5d8      	bpl.n	8006e94 <_printf_float+0x250>
 8006ee2:	ee18 3a10 	vmov	r3, s16
 8006ee6:	4652      	mov	r2, sl
 8006ee8:	4631      	mov	r1, r6
 8006eea:	4628      	mov	r0, r5
 8006eec:	47b8      	blx	r7
 8006eee:	3001      	adds	r0, #1
 8006ef0:	f43f af09 	beq.w	8006d06 <_printf_float+0xc2>
 8006ef4:	f04f 0900 	mov.w	r9, #0
 8006ef8:	f104 0a1a 	add.w	sl, r4, #26
 8006efc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006efe:	425b      	negs	r3, r3
 8006f00:	454b      	cmp	r3, r9
 8006f02:	dc01      	bgt.n	8006f08 <_printf_float+0x2c4>
 8006f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f06:	e792      	b.n	8006e2e <_printf_float+0x1ea>
 8006f08:	2301      	movs	r3, #1
 8006f0a:	4652      	mov	r2, sl
 8006f0c:	4631      	mov	r1, r6
 8006f0e:	4628      	mov	r0, r5
 8006f10:	47b8      	blx	r7
 8006f12:	3001      	adds	r0, #1
 8006f14:	f43f aef7 	beq.w	8006d06 <_printf_float+0xc2>
 8006f18:	f109 0901 	add.w	r9, r9, #1
 8006f1c:	e7ee      	b.n	8006efc <_printf_float+0x2b8>
 8006f1e:	bf00      	nop
 8006f20:	7fefffff 	.word	0x7fefffff
 8006f24:	0800ac44 	.word	0x0800ac44
 8006f28:	0800ac48 	.word	0x0800ac48
 8006f2c:	0800ac50 	.word	0x0800ac50
 8006f30:	0800ac4c 	.word	0x0800ac4c
 8006f34:	0800ac54 	.word	0x0800ac54
 8006f38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	bfa8      	it	ge
 8006f40:	461a      	movge	r2, r3
 8006f42:	2a00      	cmp	r2, #0
 8006f44:	4691      	mov	r9, r2
 8006f46:	dc37      	bgt.n	8006fb8 <_printf_float+0x374>
 8006f48:	f04f 0b00 	mov.w	fp, #0
 8006f4c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f50:	f104 021a 	add.w	r2, r4, #26
 8006f54:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f56:	9305      	str	r3, [sp, #20]
 8006f58:	eba3 0309 	sub.w	r3, r3, r9
 8006f5c:	455b      	cmp	r3, fp
 8006f5e:	dc33      	bgt.n	8006fc8 <_printf_float+0x384>
 8006f60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f64:	429a      	cmp	r2, r3
 8006f66:	db3b      	blt.n	8006fe0 <_printf_float+0x39c>
 8006f68:	6823      	ldr	r3, [r4, #0]
 8006f6a:	07da      	lsls	r2, r3, #31
 8006f6c:	d438      	bmi.n	8006fe0 <_printf_float+0x39c>
 8006f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f70:	9a05      	ldr	r2, [sp, #20]
 8006f72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f74:	1a9a      	subs	r2, r3, r2
 8006f76:	eba3 0901 	sub.w	r9, r3, r1
 8006f7a:	4591      	cmp	r9, r2
 8006f7c:	bfa8      	it	ge
 8006f7e:	4691      	movge	r9, r2
 8006f80:	f1b9 0f00 	cmp.w	r9, #0
 8006f84:	dc35      	bgt.n	8006ff2 <_printf_float+0x3ae>
 8006f86:	f04f 0800 	mov.w	r8, #0
 8006f8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f8e:	f104 0a1a 	add.w	sl, r4, #26
 8006f92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f96:	1a9b      	subs	r3, r3, r2
 8006f98:	eba3 0309 	sub.w	r3, r3, r9
 8006f9c:	4543      	cmp	r3, r8
 8006f9e:	f77f af79 	ble.w	8006e94 <_printf_float+0x250>
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	4652      	mov	r2, sl
 8006fa6:	4631      	mov	r1, r6
 8006fa8:	4628      	mov	r0, r5
 8006faa:	47b8      	blx	r7
 8006fac:	3001      	adds	r0, #1
 8006fae:	f43f aeaa 	beq.w	8006d06 <_printf_float+0xc2>
 8006fb2:	f108 0801 	add.w	r8, r8, #1
 8006fb6:	e7ec      	b.n	8006f92 <_printf_float+0x34e>
 8006fb8:	4613      	mov	r3, r2
 8006fba:	4631      	mov	r1, r6
 8006fbc:	4642      	mov	r2, r8
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	47b8      	blx	r7
 8006fc2:	3001      	adds	r0, #1
 8006fc4:	d1c0      	bne.n	8006f48 <_printf_float+0x304>
 8006fc6:	e69e      	b.n	8006d06 <_printf_float+0xc2>
 8006fc8:	2301      	movs	r3, #1
 8006fca:	4631      	mov	r1, r6
 8006fcc:	4628      	mov	r0, r5
 8006fce:	9205      	str	r2, [sp, #20]
 8006fd0:	47b8      	blx	r7
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	f43f ae97 	beq.w	8006d06 <_printf_float+0xc2>
 8006fd8:	9a05      	ldr	r2, [sp, #20]
 8006fda:	f10b 0b01 	add.w	fp, fp, #1
 8006fde:	e7b9      	b.n	8006f54 <_printf_float+0x310>
 8006fe0:	ee18 3a10 	vmov	r3, s16
 8006fe4:	4652      	mov	r2, sl
 8006fe6:	4631      	mov	r1, r6
 8006fe8:	4628      	mov	r0, r5
 8006fea:	47b8      	blx	r7
 8006fec:	3001      	adds	r0, #1
 8006fee:	d1be      	bne.n	8006f6e <_printf_float+0x32a>
 8006ff0:	e689      	b.n	8006d06 <_printf_float+0xc2>
 8006ff2:	9a05      	ldr	r2, [sp, #20]
 8006ff4:	464b      	mov	r3, r9
 8006ff6:	4442      	add	r2, r8
 8006ff8:	4631      	mov	r1, r6
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	47b8      	blx	r7
 8006ffe:	3001      	adds	r0, #1
 8007000:	d1c1      	bne.n	8006f86 <_printf_float+0x342>
 8007002:	e680      	b.n	8006d06 <_printf_float+0xc2>
 8007004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007006:	2a01      	cmp	r2, #1
 8007008:	dc01      	bgt.n	800700e <_printf_float+0x3ca>
 800700a:	07db      	lsls	r3, r3, #31
 800700c:	d538      	bpl.n	8007080 <_printf_float+0x43c>
 800700e:	2301      	movs	r3, #1
 8007010:	4642      	mov	r2, r8
 8007012:	4631      	mov	r1, r6
 8007014:	4628      	mov	r0, r5
 8007016:	47b8      	blx	r7
 8007018:	3001      	adds	r0, #1
 800701a:	f43f ae74 	beq.w	8006d06 <_printf_float+0xc2>
 800701e:	ee18 3a10 	vmov	r3, s16
 8007022:	4652      	mov	r2, sl
 8007024:	4631      	mov	r1, r6
 8007026:	4628      	mov	r0, r5
 8007028:	47b8      	blx	r7
 800702a:	3001      	adds	r0, #1
 800702c:	f43f ae6b 	beq.w	8006d06 <_printf_float+0xc2>
 8007030:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007034:	2200      	movs	r2, #0
 8007036:	2300      	movs	r3, #0
 8007038:	f7f9 fd66 	bl	8000b08 <__aeabi_dcmpeq>
 800703c:	b9d8      	cbnz	r0, 8007076 <_printf_float+0x432>
 800703e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007040:	f108 0201 	add.w	r2, r8, #1
 8007044:	3b01      	subs	r3, #1
 8007046:	4631      	mov	r1, r6
 8007048:	4628      	mov	r0, r5
 800704a:	47b8      	blx	r7
 800704c:	3001      	adds	r0, #1
 800704e:	d10e      	bne.n	800706e <_printf_float+0x42a>
 8007050:	e659      	b.n	8006d06 <_printf_float+0xc2>
 8007052:	2301      	movs	r3, #1
 8007054:	4652      	mov	r2, sl
 8007056:	4631      	mov	r1, r6
 8007058:	4628      	mov	r0, r5
 800705a:	47b8      	blx	r7
 800705c:	3001      	adds	r0, #1
 800705e:	f43f ae52 	beq.w	8006d06 <_printf_float+0xc2>
 8007062:	f108 0801 	add.w	r8, r8, #1
 8007066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007068:	3b01      	subs	r3, #1
 800706a:	4543      	cmp	r3, r8
 800706c:	dcf1      	bgt.n	8007052 <_printf_float+0x40e>
 800706e:	464b      	mov	r3, r9
 8007070:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007074:	e6dc      	b.n	8006e30 <_printf_float+0x1ec>
 8007076:	f04f 0800 	mov.w	r8, #0
 800707a:	f104 0a1a 	add.w	sl, r4, #26
 800707e:	e7f2      	b.n	8007066 <_printf_float+0x422>
 8007080:	2301      	movs	r3, #1
 8007082:	4642      	mov	r2, r8
 8007084:	e7df      	b.n	8007046 <_printf_float+0x402>
 8007086:	2301      	movs	r3, #1
 8007088:	464a      	mov	r2, r9
 800708a:	4631      	mov	r1, r6
 800708c:	4628      	mov	r0, r5
 800708e:	47b8      	blx	r7
 8007090:	3001      	adds	r0, #1
 8007092:	f43f ae38 	beq.w	8006d06 <_printf_float+0xc2>
 8007096:	f108 0801 	add.w	r8, r8, #1
 800709a:	68e3      	ldr	r3, [r4, #12]
 800709c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800709e:	1a5b      	subs	r3, r3, r1
 80070a0:	4543      	cmp	r3, r8
 80070a2:	dcf0      	bgt.n	8007086 <_printf_float+0x442>
 80070a4:	e6fa      	b.n	8006e9c <_printf_float+0x258>
 80070a6:	f04f 0800 	mov.w	r8, #0
 80070aa:	f104 0919 	add.w	r9, r4, #25
 80070ae:	e7f4      	b.n	800709a <_printf_float+0x456>

080070b0 <_printf_common>:
 80070b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070b4:	4616      	mov	r6, r2
 80070b6:	4699      	mov	r9, r3
 80070b8:	688a      	ldr	r2, [r1, #8]
 80070ba:	690b      	ldr	r3, [r1, #16]
 80070bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80070c0:	4293      	cmp	r3, r2
 80070c2:	bfb8      	it	lt
 80070c4:	4613      	movlt	r3, r2
 80070c6:	6033      	str	r3, [r6, #0]
 80070c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80070cc:	4607      	mov	r7, r0
 80070ce:	460c      	mov	r4, r1
 80070d0:	b10a      	cbz	r2, 80070d6 <_printf_common+0x26>
 80070d2:	3301      	adds	r3, #1
 80070d4:	6033      	str	r3, [r6, #0]
 80070d6:	6823      	ldr	r3, [r4, #0]
 80070d8:	0699      	lsls	r1, r3, #26
 80070da:	bf42      	ittt	mi
 80070dc:	6833      	ldrmi	r3, [r6, #0]
 80070de:	3302      	addmi	r3, #2
 80070e0:	6033      	strmi	r3, [r6, #0]
 80070e2:	6825      	ldr	r5, [r4, #0]
 80070e4:	f015 0506 	ands.w	r5, r5, #6
 80070e8:	d106      	bne.n	80070f8 <_printf_common+0x48>
 80070ea:	f104 0a19 	add.w	sl, r4, #25
 80070ee:	68e3      	ldr	r3, [r4, #12]
 80070f0:	6832      	ldr	r2, [r6, #0]
 80070f2:	1a9b      	subs	r3, r3, r2
 80070f4:	42ab      	cmp	r3, r5
 80070f6:	dc26      	bgt.n	8007146 <_printf_common+0x96>
 80070f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80070fc:	1e13      	subs	r3, r2, #0
 80070fe:	6822      	ldr	r2, [r4, #0]
 8007100:	bf18      	it	ne
 8007102:	2301      	movne	r3, #1
 8007104:	0692      	lsls	r2, r2, #26
 8007106:	d42b      	bmi.n	8007160 <_printf_common+0xb0>
 8007108:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800710c:	4649      	mov	r1, r9
 800710e:	4638      	mov	r0, r7
 8007110:	47c0      	blx	r8
 8007112:	3001      	adds	r0, #1
 8007114:	d01e      	beq.n	8007154 <_printf_common+0xa4>
 8007116:	6823      	ldr	r3, [r4, #0]
 8007118:	68e5      	ldr	r5, [r4, #12]
 800711a:	6832      	ldr	r2, [r6, #0]
 800711c:	f003 0306 	and.w	r3, r3, #6
 8007120:	2b04      	cmp	r3, #4
 8007122:	bf08      	it	eq
 8007124:	1aad      	subeq	r5, r5, r2
 8007126:	68a3      	ldr	r3, [r4, #8]
 8007128:	6922      	ldr	r2, [r4, #16]
 800712a:	bf0c      	ite	eq
 800712c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007130:	2500      	movne	r5, #0
 8007132:	4293      	cmp	r3, r2
 8007134:	bfc4      	itt	gt
 8007136:	1a9b      	subgt	r3, r3, r2
 8007138:	18ed      	addgt	r5, r5, r3
 800713a:	2600      	movs	r6, #0
 800713c:	341a      	adds	r4, #26
 800713e:	42b5      	cmp	r5, r6
 8007140:	d11a      	bne.n	8007178 <_printf_common+0xc8>
 8007142:	2000      	movs	r0, #0
 8007144:	e008      	b.n	8007158 <_printf_common+0xa8>
 8007146:	2301      	movs	r3, #1
 8007148:	4652      	mov	r2, sl
 800714a:	4649      	mov	r1, r9
 800714c:	4638      	mov	r0, r7
 800714e:	47c0      	blx	r8
 8007150:	3001      	adds	r0, #1
 8007152:	d103      	bne.n	800715c <_printf_common+0xac>
 8007154:	f04f 30ff 	mov.w	r0, #4294967295
 8007158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800715c:	3501      	adds	r5, #1
 800715e:	e7c6      	b.n	80070ee <_printf_common+0x3e>
 8007160:	18e1      	adds	r1, r4, r3
 8007162:	1c5a      	adds	r2, r3, #1
 8007164:	2030      	movs	r0, #48	; 0x30
 8007166:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800716a:	4422      	add	r2, r4
 800716c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007170:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007174:	3302      	adds	r3, #2
 8007176:	e7c7      	b.n	8007108 <_printf_common+0x58>
 8007178:	2301      	movs	r3, #1
 800717a:	4622      	mov	r2, r4
 800717c:	4649      	mov	r1, r9
 800717e:	4638      	mov	r0, r7
 8007180:	47c0      	blx	r8
 8007182:	3001      	adds	r0, #1
 8007184:	d0e6      	beq.n	8007154 <_printf_common+0xa4>
 8007186:	3601      	adds	r6, #1
 8007188:	e7d9      	b.n	800713e <_printf_common+0x8e>
	...

0800718c <_printf_i>:
 800718c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007190:	7e0f      	ldrb	r7, [r1, #24]
 8007192:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007194:	2f78      	cmp	r7, #120	; 0x78
 8007196:	4691      	mov	r9, r2
 8007198:	4680      	mov	r8, r0
 800719a:	460c      	mov	r4, r1
 800719c:	469a      	mov	sl, r3
 800719e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80071a2:	d807      	bhi.n	80071b4 <_printf_i+0x28>
 80071a4:	2f62      	cmp	r7, #98	; 0x62
 80071a6:	d80a      	bhi.n	80071be <_printf_i+0x32>
 80071a8:	2f00      	cmp	r7, #0
 80071aa:	f000 80d8 	beq.w	800735e <_printf_i+0x1d2>
 80071ae:	2f58      	cmp	r7, #88	; 0x58
 80071b0:	f000 80a3 	beq.w	80072fa <_printf_i+0x16e>
 80071b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80071bc:	e03a      	b.n	8007234 <_printf_i+0xa8>
 80071be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80071c2:	2b15      	cmp	r3, #21
 80071c4:	d8f6      	bhi.n	80071b4 <_printf_i+0x28>
 80071c6:	a101      	add	r1, pc, #4	; (adr r1, 80071cc <_printf_i+0x40>)
 80071c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071cc:	08007225 	.word	0x08007225
 80071d0:	08007239 	.word	0x08007239
 80071d4:	080071b5 	.word	0x080071b5
 80071d8:	080071b5 	.word	0x080071b5
 80071dc:	080071b5 	.word	0x080071b5
 80071e0:	080071b5 	.word	0x080071b5
 80071e4:	08007239 	.word	0x08007239
 80071e8:	080071b5 	.word	0x080071b5
 80071ec:	080071b5 	.word	0x080071b5
 80071f0:	080071b5 	.word	0x080071b5
 80071f4:	080071b5 	.word	0x080071b5
 80071f8:	08007345 	.word	0x08007345
 80071fc:	08007269 	.word	0x08007269
 8007200:	08007327 	.word	0x08007327
 8007204:	080071b5 	.word	0x080071b5
 8007208:	080071b5 	.word	0x080071b5
 800720c:	08007367 	.word	0x08007367
 8007210:	080071b5 	.word	0x080071b5
 8007214:	08007269 	.word	0x08007269
 8007218:	080071b5 	.word	0x080071b5
 800721c:	080071b5 	.word	0x080071b5
 8007220:	0800732f 	.word	0x0800732f
 8007224:	682b      	ldr	r3, [r5, #0]
 8007226:	1d1a      	adds	r2, r3, #4
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	602a      	str	r2, [r5, #0]
 800722c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007230:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007234:	2301      	movs	r3, #1
 8007236:	e0a3      	b.n	8007380 <_printf_i+0x1f4>
 8007238:	6820      	ldr	r0, [r4, #0]
 800723a:	6829      	ldr	r1, [r5, #0]
 800723c:	0606      	lsls	r6, r0, #24
 800723e:	f101 0304 	add.w	r3, r1, #4
 8007242:	d50a      	bpl.n	800725a <_printf_i+0xce>
 8007244:	680e      	ldr	r6, [r1, #0]
 8007246:	602b      	str	r3, [r5, #0]
 8007248:	2e00      	cmp	r6, #0
 800724a:	da03      	bge.n	8007254 <_printf_i+0xc8>
 800724c:	232d      	movs	r3, #45	; 0x2d
 800724e:	4276      	negs	r6, r6
 8007250:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007254:	485e      	ldr	r0, [pc, #376]	; (80073d0 <_printf_i+0x244>)
 8007256:	230a      	movs	r3, #10
 8007258:	e019      	b.n	800728e <_printf_i+0x102>
 800725a:	680e      	ldr	r6, [r1, #0]
 800725c:	602b      	str	r3, [r5, #0]
 800725e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007262:	bf18      	it	ne
 8007264:	b236      	sxthne	r6, r6
 8007266:	e7ef      	b.n	8007248 <_printf_i+0xbc>
 8007268:	682b      	ldr	r3, [r5, #0]
 800726a:	6820      	ldr	r0, [r4, #0]
 800726c:	1d19      	adds	r1, r3, #4
 800726e:	6029      	str	r1, [r5, #0]
 8007270:	0601      	lsls	r1, r0, #24
 8007272:	d501      	bpl.n	8007278 <_printf_i+0xec>
 8007274:	681e      	ldr	r6, [r3, #0]
 8007276:	e002      	b.n	800727e <_printf_i+0xf2>
 8007278:	0646      	lsls	r6, r0, #25
 800727a:	d5fb      	bpl.n	8007274 <_printf_i+0xe8>
 800727c:	881e      	ldrh	r6, [r3, #0]
 800727e:	4854      	ldr	r0, [pc, #336]	; (80073d0 <_printf_i+0x244>)
 8007280:	2f6f      	cmp	r7, #111	; 0x6f
 8007282:	bf0c      	ite	eq
 8007284:	2308      	moveq	r3, #8
 8007286:	230a      	movne	r3, #10
 8007288:	2100      	movs	r1, #0
 800728a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800728e:	6865      	ldr	r5, [r4, #4]
 8007290:	60a5      	str	r5, [r4, #8]
 8007292:	2d00      	cmp	r5, #0
 8007294:	bfa2      	ittt	ge
 8007296:	6821      	ldrge	r1, [r4, #0]
 8007298:	f021 0104 	bicge.w	r1, r1, #4
 800729c:	6021      	strge	r1, [r4, #0]
 800729e:	b90e      	cbnz	r6, 80072a4 <_printf_i+0x118>
 80072a0:	2d00      	cmp	r5, #0
 80072a2:	d04d      	beq.n	8007340 <_printf_i+0x1b4>
 80072a4:	4615      	mov	r5, r2
 80072a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80072aa:	fb03 6711 	mls	r7, r3, r1, r6
 80072ae:	5dc7      	ldrb	r7, [r0, r7]
 80072b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80072b4:	4637      	mov	r7, r6
 80072b6:	42bb      	cmp	r3, r7
 80072b8:	460e      	mov	r6, r1
 80072ba:	d9f4      	bls.n	80072a6 <_printf_i+0x11a>
 80072bc:	2b08      	cmp	r3, #8
 80072be:	d10b      	bne.n	80072d8 <_printf_i+0x14c>
 80072c0:	6823      	ldr	r3, [r4, #0]
 80072c2:	07de      	lsls	r6, r3, #31
 80072c4:	d508      	bpl.n	80072d8 <_printf_i+0x14c>
 80072c6:	6923      	ldr	r3, [r4, #16]
 80072c8:	6861      	ldr	r1, [r4, #4]
 80072ca:	4299      	cmp	r1, r3
 80072cc:	bfde      	ittt	le
 80072ce:	2330      	movle	r3, #48	; 0x30
 80072d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80072d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80072d8:	1b52      	subs	r2, r2, r5
 80072da:	6122      	str	r2, [r4, #16]
 80072dc:	f8cd a000 	str.w	sl, [sp]
 80072e0:	464b      	mov	r3, r9
 80072e2:	aa03      	add	r2, sp, #12
 80072e4:	4621      	mov	r1, r4
 80072e6:	4640      	mov	r0, r8
 80072e8:	f7ff fee2 	bl	80070b0 <_printf_common>
 80072ec:	3001      	adds	r0, #1
 80072ee:	d14c      	bne.n	800738a <_printf_i+0x1fe>
 80072f0:	f04f 30ff 	mov.w	r0, #4294967295
 80072f4:	b004      	add	sp, #16
 80072f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072fa:	4835      	ldr	r0, [pc, #212]	; (80073d0 <_printf_i+0x244>)
 80072fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007300:	6829      	ldr	r1, [r5, #0]
 8007302:	6823      	ldr	r3, [r4, #0]
 8007304:	f851 6b04 	ldr.w	r6, [r1], #4
 8007308:	6029      	str	r1, [r5, #0]
 800730a:	061d      	lsls	r5, r3, #24
 800730c:	d514      	bpl.n	8007338 <_printf_i+0x1ac>
 800730e:	07df      	lsls	r7, r3, #31
 8007310:	bf44      	itt	mi
 8007312:	f043 0320 	orrmi.w	r3, r3, #32
 8007316:	6023      	strmi	r3, [r4, #0]
 8007318:	b91e      	cbnz	r6, 8007322 <_printf_i+0x196>
 800731a:	6823      	ldr	r3, [r4, #0]
 800731c:	f023 0320 	bic.w	r3, r3, #32
 8007320:	6023      	str	r3, [r4, #0]
 8007322:	2310      	movs	r3, #16
 8007324:	e7b0      	b.n	8007288 <_printf_i+0xfc>
 8007326:	6823      	ldr	r3, [r4, #0]
 8007328:	f043 0320 	orr.w	r3, r3, #32
 800732c:	6023      	str	r3, [r4, #0]
 800732e:	2378      	movs	r3, #120	; 0x78
 8007330:	4828      	ldr	r0, [pc, #160]	; (80073d4 <_printf_i+0x248>)
 8007332:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007336:	e7e3      	b.n	8007300 <_printf_i+0x174>
 8007338:	0659      	lsls	r1, r3, #25
 800733a:	bf48      	it	mi
 800733c:	b2b6      	uxthmi	r6, r6
 800733e:	e7e6      	b.n	800730e <_printf_i+0x182>
 8007340:	4615      	mov	r5, r2
 8007342:	e7bb      	b.n	80072bc <_printf_i+0x130>
 8007344:	682b      	ldr	r3, [r5, #0]
 8007346:	6826      	ldr	r6, [r4, #0]
 8007348:	6961      	ldr	r1, [r4, #20]
 800734a:	1d18      	adds	r0, r3, #4
 800734c:	6028      	str	r0, [r5, #0]
 800734e:	0635      	lsls	r5, r6, #24
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	d501      	bpl.n	8007358 <_printf_i+0x1cc>
 8007354:	6019      	str	r1, [r3, #0]
 8007356:	e002      	b.n	800735e <_printf_i+0x1d2>
 8007358:	0670      	lsls	r0, r6, #25
 800735a:	d5fb      	bpl.n	8007354 <_printf_i+0x1c8>
 800735c:	8019      	strh	r1, [r3, #0]
 800735e:	2300      	movs	r3, #0
 8007360:	6123      	str	r3, [r4, #16]
 8007362:	4615      	mov	r5, r2
 8007364:	e7ba      	b.n	80072dc <_printf_i+0x150>
 8007366:	682b      	ldr	r3, [r5, #0]
 8007368:	1d1a      	adds	r2, r3, #4
 800736a:	602a      	str	r2, [r5, #0]
 800736c:	681d      	ldr	r5, [r3, #0]
 800736e:	6862      	ldr	r2, [r4, #4]
 8007370:	2100      	movs	r1, #0
 8007372:	4628      	mov	r0, r5
 8007374:	f7f8 ff54 	bl	8000220 <memchr>
 8007378:	b108      	cbz	r0, 800737e <_printf_i+0x1f2>
 800737a:	1b40      	subs	r0, r0, r5
 800737c:	6060      	str	r0, [r4, #4]
 800737e:	6863      	ldr	r3, [r4, #4]
 8007380:	6123      	str	r3, [r4, #16]
 8007382:	2300      	movs	r3, #0
 8007384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007388:	e7a8      	b.n	80072dc <_printf_i+0x150>
 800738a:	6923      	ldr	r3, [r4, #16]
 800738c:	462a      	mov	r2, r5
 800738e:	4649      	mov	r1, r9
 8007390:	4640      	mov	r0, r8
 8007392:	47d0      	blx	sl
 8007394:	3001      	adds	r0, #1
 8007396:	d0ab      	beq.n	80072f0 <_printf_i+0x164>
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	079b      	lsls	r3, r3, #30
 800739c:	d413      	bmi.n	80073c6 <_printf_i+0x23a>
 800739e:	68e0      	ldr	r0, [r4, #12]
 80073a0:	9b03      	ldr	r3, [sp, #12]
 80073a2:	4298      	cmp	r0, r3
 80073a4:	bfb8      	it	lt
 80073a6:	4618      	movlt	r0, r3
 80073a8:	e7a4      	b.n	80072f4 <_printf_i+0x168>
 80073aa:	2301      	movs	r3, #1
 80073ac:	4632      	mov	r2, r6
 80073ae:	4649      	mov	r1, r9
 80073b0:	4640      	mov	r0, r8
 80073b2:	47d0      	blx	sl
 80073b4:	3001      	adds	r0, #1
 80073b6:	d09b      	beq.n	80072f0 <_printf_i+0x164>
 80073b8:	3501      	adds	r5, #1
 80073ba:	68e3      	ldr	r3, [r4, #12]
 80073bc:	9903      	ldr	r1, [sp, #12]
 80073be:	1a5b      	subs	r3, r3, r1
 80073c0:	42ab      	cmp	r3, r5
 80073c2:	dcf2      	bgt.n	80073aa <_printf_i+0x21e>
 80073c4:	e7eb      	b.n	800739e <_printf_i+0x212>
 80073c6:	2500      	movs	r5, #0
 80073c8:	f104 0619 	add.w	r6, r4, #25
 80073cc:	e7f5      	b.n	80073ba <_printf_i+0x22e>
 80073ce:	bf00      	nop
 80073d0:	0800ac56 	.word	0x0800ac56
 80073d4:	0800ac67 	.word	0x0800ac67

080073d8 <iprintf>:
 80073d8:	b40f      	push	{r0, r1, r2, r3}
 80073da:	4b0a      	ldr	r3, [pc, #40]	; (8007404 <iprintf+0x2c>)
 80073dc:	b513      	push	{r0, r1, r4, lr}
 80073de:	681c      	ldr	r4, [r3, #0]
 80073e0:	b124      	cbz	r4, 80073ec <iprintf+0x14>
 80073e2:	69a3      	ldr	r3, [r4, #24]
 80073e4:	b913      	cbnz	r3, 80073ec <iprintf+0x14>
 80073e6:	4620      	mov	r0, r4
 80073e8:	f001 fd10 	bl	8008e0c <__sinit>
 80073ec:	ab05      	add	r3, sp, #20
 80073ee:	9a04      	ldr	r2, [sp, #16]
 80073f0:	68a1      	ldr	r1, [r4, #8]
 80073f2:	9301      	str	r3, [sp, #4]
 80073f4:	4620      	mov	r0, r4
 80073f6:	f002 ff19 	bl	800a22c <_vfiprintf_r>
 80073fa:	b002      	add	sp, #8
 80073fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007400:	b004      	add	sp, #16
 8007402:	4770      	bx	lr
 8007404:	20000020 	.word	0x20000020

08007408 <sulp>:
 8007408:	b570      	push	{r4, r5, r6, lr}
 800740a:	4604      	mov	r4, r0
 800740c:	460d      	mov	r5, r1
 800740e:	ec45 4b10 	vmov	d0, r4, r5
 8007412:	4616      	mov	r6, r2
 8007414:	f002 fc9a 	bl	8009d4c <__ulp>
 8007418:	ec51 0b10 	vmov	r0, r1, d0
 800741c:	b17e      	cbz	r6, 800743e <sulp+0x36>
 800741e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007422:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007426:	2b00      	cmp	r3, #0
 8007428:	dd09      	ble.n	800743e <sulp+0x36>
 800742a:	051b      	lsls	r3, r3, #20
 800742c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007430:	2400      	movs	r4, #0
 8007432:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007436:	4622      	mov	r2, r4
 8007438:	462b      	mov	r3, r5
 800743a:	f7f9 f8fd 	bl	8000638 <__aeabi_dmul>
 800743e:	bd70      	pop	{r4, r5, r6, pc}

08007440 <_strtod_l>:
 8007440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007444:	ed2d 8b02 	vpush	{d8}
 8007448:	b09d      	sub	sp, #116	; 0x74
 800744a:	461f      	mov	r7, r3
 800744c:	2300      	movs	r3, #0
 800744e:	9318      	str	r3, [sp, #96]	; 0x60
 8007450:	4ba2      	ldr	r3, [pc, #648]	; (80076dc <_strtod_l+0x29c>)
 8007452:	9213      	str	r2, [sp, #76]	; 0x4c
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	9305      	str	r3, [sp, #20]
 8007458:	4604      	mov	r4, r0
 800745a:	4618      	mov	r0, r3
 800745c:	4688      	mov	r8, r1
 800745e:	f7f8 fed7 	bl	8000210 <strlen>
 8007462:	f04f 0a00 	mov.w	sl, #0
 8007466:	4605      	mov	r5, r0
 8007468:	f04f 0b00 	mov.w	fp, #0
 800746c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007470:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007472:	781a      	ldrb	r2, [r3, #0]
 8007474:	2a2b      	cmp	r2, #43	; 0x2b
 8007476:	d04e      	beq.n	8007516 <_strtod_l+0xd6>
 8007478:	d83b      	bhi.n	80074f2 <_strtod_l+0xb2>
 800747a:	2a0d      	cmp	r2, #13
 800747c:	d834      	bhi.n	80074e8 <_strtod_l+0xa8>
 800747e:	2a08      	cmp	r2, #8
 8007480:	d834      	bhi.n	80074ec <_strtod_l+0xac>
 8007482:	2a00      	cmp	r2, #0
 8007484:	d03e      	beq.n	8007504 <_strtod_l+0xc4>
 8007486:	2300      	movs	r3, #0
 8007488:	930a      	str	r3, [sp, #40]	; 0x28
 800748a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800748c:	7833      	ldrb	r3, [r6, #0]
 800748e:	2b30      	cmp	r3, #48	; 0x30
 8007490:	f040 80b0 	bne.w	80075f4 <_strtod_l+0x1b4>
 8007494:	7873      	ldrb	r3, [r6, #1]
 8007496:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800749a:	2b58      	cmp	r3, #88	; 0x58
 800749c:	d168      	bne.n	8007570 <_strtod_l+0x130>
 800749e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074a0:	9301      	str	r3, [sp, #4]
 80074a2:	ab18      	add	r3, sp, #96	; 0x60
 80074a4:	9702      	str	r7, [sp, #8]
 80074a6:	9300      	str	r3, [sp, #0]
 80074a8:	4a8d      	ldr	r2, [pc, #564]	; (80076e0 <_strtod_l+0x2a0>)
 80074aa:	ab19      	add	r3, sp, #100	; 0x64
 80074ac:	a917      	add	r1, sp, #92	; 0x5c
 80074ae:	4620      	mov	r0, r4
 80074b0:	f001 fdb0 	bl	8009014 <__gethex>
 80074b4:	f010 0707 	ands.w	r7, r0, #7
 80074b8:	4605      	mov	r5, r0
 80074ba:	d005      	beq.n	80074c8 <_strtod_l+0x88>
 80074bc:	2f06      	cmp	r7, #6
 80074be:	d12c      	bne.n	800751a <_strtod_l+0xda>
 80074c0:	3601      	adds	r6, #1
 80074c2:	2300      	movs	r3, #0
 80074c4:	9617      	str	r6, [sp, #92]	; 0x5c
 80074c6:	930a      	str	r3, [sp, #40]	; 0x28
 80074c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	f040 8590 	bne.w	8007ff0 <_strtod_l+0xbb0>
 80074d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074d2:	b1eb      	cbz	r3, 8007510 <_strtod_l+0xd0>
 80074d4:	4652      	mov	r2, sl
 80074d6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80074da:	ec43 2b10 	vmov	d0, r2, r3
 80074de:	b01d      	add	sp, #116	; 0x74
 80074e0:	ecbd 8b02 	vpop	{d8}
 80074e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e8:	2a20      	cmp	r2, #32
 80074ea:	d1cc      	bne.n	8007486 <_strtod_l+0x46>
 80074ec:	3301      	adds	r3, #1
 80074ee:	9317      	str	r3, [sp, #92]	; 0x5c
 80074f0:	e7be      	b.n	8007470 <_strtod_l+0x30>
 80074f2:	2a2d      	cmp	r2, #45	; 0x2d
 80074f4:	d1c7      	bne.n	8007486 <_strtod_l+0x46>
 80074f6:	2201      	movs	r2, #1
 80074f8:	920a      	str	r2, [sp, #40]	; 0x28
 80074fa:	1c5a      	adds	r2, r3, #1
 80074fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80074fe:	785b      	ldrb	r3, [r3, #1]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d1c2      	bne.n	800748a <_strtod_l+0x4a>
 8007504:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007506:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800750a:	2b00      	cmp	r3, #0
 800750c:	f040 856e 	bne.w	8007fec <_strtod_l+0xbac>
 8007510:	4652      	mov	r2, sl
 8007512:	465b      	mov	r3, fp
 8007514:	e7e1      	b.n	80074da <_strtod_l+0x9a>
 8007516:	2200      	movs	r2, #0
 8007518:	e7ee      	b.n	80074f8 <_strtod_l+0xb8>
 800751a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800751c:	b13a      	cbz	r2, 800752e <_strtod_l+0xee>
 800751e:	2135      	movs	r1, #53	; 0x35
 8007520:	a81a      	add	r0, sp, #104	; 0x68
 8007522:	f002 fd1e 	bl	8009f62 <__copybits>
 8007526:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007528:	4620      	mov	r0, r4
 800752a:	f002 f8dd 	bl	80096e8 <_Bfree>
 800752e:	3f01      	subs	r7, #1
 8007530:	2f04      	cmp	r7, #4
 8007532:	d806      	bhi.n	8007542 <_strtod_l+0x102>
 8007534:	e8df f007 	tbb	[pc, r7]
 8007538:	1714030a 	.word	0x1714030a
 800753c:	0a          	.byte	0x0a
 800753d:	00          	.byte	0x00
 800753e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007542:	0728      	lsls	r0, r5, #28
 8007544:	d5c0      	bpl.n	80074c8 <_strtod_l+0x88>
 8007546:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800754a:	e7bd      	b.n	80074c8 <_strtod_l+0x88>
 800754c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007550:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007552:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007556:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800755a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800755e:	e7f0      	b.n	8007542 <_strtod_l+0x102>
 8007560:	f8df b180 	ldr.w	fp, [pc, #384]	; 80076e4 <_strtod_l+0x2a4>
 8007564:	e7ed      	b.n	8007542 <_strtod_l+0x102>
 8007566:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800756a:	f04f 3aff 	mov.w	sl, #4294967295
 800756e:	e7e8      	b.n	8007542 <_strtod_l+0x102>
 8007570:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007572:	1c5a      	adds	r2, r3, #1
 8007574:	9217      	str	r2, [sp, #92]	; 0x5c
 8007576:	785b      	ldrb	r3, [r3, #1]
 8007578:	2b30      	cmp	r3, #48	; 0x30
 800757a:	d0f9      	beq.n	8007570 <_strtod_l+0x130>
 800757c:	2b00      	cmp	r3, #0
 800757e:	d0a3      	beq.n	80074c8 <_strtod_l+0x88>
 8007580:	2301      	movs	r3, #1
 8007582:	f04f 0900 	mov.w	r9, #0
 8007586:	9304      	str	r3, [sp, #16]
 8007588:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800758a:	9308      	str	r3, [sp, #32]
 800758c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007590:	464f      	mov	r7, r9
 8007592:	220a      	movs	r2, #10
 8007594:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007596:	7806      	ldrb	r6, [r0, #0]
 8007598:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800759c:	b2d9      	uxtb	r1, r3
 800759e:	2909      	cmp	r1, #9
 80075a0:	d92a      	bls.n	80075f8 <_strtod_l+0x1b8>
 80075a2:	9905      	ldr	r1, [sp, #20]
 80075a4:	462a      	mov	r2, r5
 80075a6:	f002 ffce 	bl	800a546 <strncmp>
 80075aa:	b398      	cbz	r0, 8007614 <_strtod_l+0x1d4>
 80075ac:	2000      	movs	r0, #0
 80075ae:	4632      	mov	r2, r6
 80075b0:	463d      	mov	r5, r7
 80075b2:	9005      	str	r0, [sp, #20]
 80075b4:	4603      	mov	r3, r0
 80075b6:	2a65      	cmp	r2, #101	; 0x65
 80075b8:	d001      	beq.n	80075be <_strtod_l+0x17e>
 80075ba:	2a45      	cmp	r2, #69	; 0x45
 80075bc:	d118      	bne.n	80075f0 <_strtod_l+0x1b0>
 80075be:	b91d      	cbnz	r5, 80075c8 <_strtod_l+0x188>
 80075c0:	9a04      	ldr	r2, [sp, #16]
 80075c2:	4302      	orrs	r2, r0
 80075c4:	d09e      	beq.n	8007504 <_strtod_l+0xc4>
 80075c6:	2500      	movs	r5, #0
 80075c8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80075cc:	f108 0201 	add.w	r2, r8, #1
 80075d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80075d2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80075d6:	2a2b      	cmp	r2, #43	; 0x2b
 80075d8:	d075      	beq.n	80076c6 <_strtod_l+0x286>
 80075da:	2a2d      	cmp	r2, #45	; 0x2d
 80075dc:	d07b      	beq.n	80076d6 <_strtod_l+0x296>
 80075de:	f04f 0c00 	mov.w	ip, #0
 80075e2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80075e6:	2909      	cmp	r1, #9
 80075e8:	f240 8082 	bls.w	80076f0 <_strtod_l+0x2b0>
 80075ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80075f0:	2600      	movs	r6, #0
 80075f2:	e09d      	b.n	8007730 <_strtod_l+0x2f0>
 80075f4:	2300      	movs	r3, #0
 80075f6:	e7c4      	b.n	8007582 <_strtod_l+0x142>
 80075f8:	2f08      	cmp	r7, #8
 80075fa:	bfd8      	it	le
 80075fc:	9907      	ldrle	r1, [sp, #28]
 80075fe:	f100 0001 	add.w	r0, r0, #1
 8007602:	bfda      	itte	le
 8007604:	fb02 3301 	mlale	r3, r2, r1, r3
 8007608:	9307      	strle	r3, [sp, #28]
 800760a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800760e:	3701      	adds	r7, #1
 8007610:	9017      	str	r0, [sp, #92]	; 0x5c
 8007612:	e7bf      	b.n	8007594 <_strtod_l+0x154>
 8007614:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007616:	195a      	adds	r2, r3, r5
 8007618:	9217      	str	r2, [sp, #92]	; 0x5c
 800761a:	5d5a      	ldrb	r2, [r3, r5]
 800761c:	2f00      	cmp	r7, #0
 800761e:	d037      	beq.n	8007690 <_strtod_l+0x250>
 8007620:	9005      	str	r0, [sp, #20]
 8007622:	463d      	mov	r5, r7
 8007624:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007628:	2b09      	cmp	r3, #9
 800762a:	d912      	bls.n	8007652 <_strtod_l+0x212>
 800762c:	2301      	movs	r3, #1
 800762e:	e7c2      	b.n	80075b6 <_strtod_l+0x176>
 8007630:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007632:	1c5a      	adds	r2, r3, #1
 8007634:	9217      	str	r2, [sp, #92]	; 0x5c
 8007636:	785a      	ldrb	r2, [r3, #1]
 8007638:	3001      	adds	r0, #1
 800763a:	2a30      	cmp	r2, #48	; 0x30
 800763c:	d0f8      	beq.n	8007630 <_strtod_l+0x1f0>
 800763e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007642:	2b08      	cmp	r3, #8
 8007644:	f200 84d9 	bhi.w	8007ffa <_strtod_l+0xbba>
 8007648:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800764a:	9005      	str	r0, [sp, #20]
 800764c:	2000      	movs	r0, #0
 800764e:	9308      	str	r3, [sp, #32]
 8007650:	4605      	mov	r5, r0
 8007652:	3a30      	subs	r2, #48	; 0x30
 8007654:	f100 0301 	add.w	r3, r0, #1
 8007658:	d014      	beq.n	8007684 <_strtod_l+0x244>
 800765a:	9905      	ldr	r1, [sp, #20]
 800765c:	4419      	add	r1, r3
 800765e:	9105      	str	r1, [sp, #20]
 8007660:	462b      	mov	r3, r5
 8007662:	eb00 0e05 	add.w	lr, r0, r5
 8007666:	210a      	movs	r1, #10
 8007668:	4573      	cmp	r3, lr
 800766a:	d113      	bne.n	8007694 <_strtod_l+0x254>
 800766c:	182b      	adds	r3, r5, r0
 800766e:	2b08      	cmp	r3, #8
 8007670:	f105 0501 	add.w	r5, r5, #1
 8007674:	4405      	add	r5, r0
 8007676:	dc1c      	bgt.n	80076b2 <_strtod_l+0x272>
 8007678:	9907      	ldr	r1, [sp, #28]
 800767a:	230a      	movs	r3, #10
 800767c:	fb03 2301 	mla	r3, r3, r1, r2
 8007680:	9307      	str	r3, [sp, #28]
 8007682:	2300      	movs	r3, #0
 8007684:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007686:	1c51      	adds	r1, r2, #1
 8007688:	9117      	str	r1, [sp, #92]	; 0x5c
 800768a:	7852      	ldrb	r2, [r2, #1]
 800768c:	4618      	mov	r0, r3
 800768e:	e7c9      	b.n	8007624 <_strtod_l+0x1e4>
 8007690:	4638      	mov	r0, r7
 8007692:	e7d2      	b.n	800763a <_strtod_l+0x1fa>
 8007694:	2b08      	cmp	r3, #8
 8007696:	dc04      	bgt.n	80076a2 <_strtod_l+0x262>
 8007698:	9e07      	ldr	r6, [sp, #28]
 800769a:	434e      	muls	r6, r1
 800769c:	9607      	str	r6, [sp, #28]
 800769e:	3301      	adds	r3, #1
 80076a0:	e7e2      	b.n	8007668 <_strtod_l+0x228>
 80076a2:	f103 0c01 	add.w	ip, r3, #1
 80076a6:	f1bc 0f10 	cmp.w	ip, #16
 80076aa:	bfd8      	it	le
 80076ac:	fb01 f909 	mulle.w	r9, r1, r9
 80076b0:	e7f5      	b.n	800769e <_strtod_l+0x25e>
 80076b2:	2d10      	cmp	r5, #16
 80076b4:	bfdc      	itt	le
 80076b6:	230a      	movle	r3, #10
 80076b8:	fb03 2909 	mlale	r9, r3, r9, r2
 80076bc:	e7e1      	b.n	8007682 <_strtod_l+0x242>
 80076be:	2300      	movs	r3, #0
 80076c0:	9305      	str	r3, [sp, #20]
 80076c2:	2301      	movs	r3, #1
 80076c4:	e77c      	b.n	80075c0 <_strtod_l+0x180>
 80076c6:	f04f 0c00 	mov.w	ip, #0
 80076ca:	f108 0202 	add.w	r2, r8, #2
 80076ce:	9217      	str	r2, [sp, #92]	; 0x5c
 80076d0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80076d4:	e785      	b.n	80075e2 <_strtod_l+0x1a2>
 80076d6:	f04f 0c01 	mov.w	ip, #1
 80076da:	e7f6      	b.n	80076ca <_strtod_l+0x28a>
 80076dc:	0800ae20 	.word	0x0800ae20
 80076e0:	0800ac78 	.word	0x0800ac78
 80076e4:	7ff00000 	.word	0x7ff00000
 80076e8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80076ea:	1c51      	adds	r1, r2, #1
 80076ec:	9117      	str	r1, [sp, #92]	; 0x5c
 80076ee:	7852      	ldrb	r2, [r2, #1]
 80076f0:	2a30      	cmp	r2, #48	; 0x30
 80076f2:	d0f9      	beq.n	80076e8 <_strtod_l+0x2a8>
 80076f4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80076f8:	2908      	cmp	r1, #8
 80076fa:	f63f af79 	bhi.w	80075f0 <_strtod_l+0x1b0>
 80076fe:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007702:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007704:	9206      	str	r2, [sp, #24]
 8007706:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007708:	1c51      	adds	r1, r2, #1
 800770a:	9117      	str	r1, [sp, #92]	; 0x5c
 800770c:	7852      	ldrb	r2, [r2, #1]
 800770e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007712:	2e09      	cmp	r6, #9
 8007714:	d937      	bls.n	8007786 <_strtod_l+0x346>
 8007716:	9e06      	ldr	r6, [sp, #24]
 8007718:	1b89      	subs	r1, r1, r6
 800771a:	2908      	cmp	r1, #8
 800771c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007720:	dc02      	bgt.n	8007728 <_strtod_l+0x2e8>
 8007722:	4576      	cmp	r6, lr
 8007724:	bfa8      	it	ge
 8007726:	4676      	movge	r6, lr
 8007728:	f1bc 0f00 	cmp.w	ip, #0
 800772c:	d000      	beq.n	8007730 <_strtod_l+0x2f0>
 800772e:	4276      	negs	r6, r6
 8007730:	2d00      	cmp	r5, #0
 8007732:	d14d      	bne.n	80077d0 <_strtod_l+0x390>
 8007734:	9904      	ldr	r1, [sp, #16]
 8007736:	4301      	orrs	r1, r0
 8007738:	f47f aec6 	bne.w	80074c8 <_strtod_l+0x88>
 800773c:	2b00      	cmp	r3, #0
 800773e:	f47f aee1 	bne.w	8007504 <_strtod_l+0xc4>
 8007742:	2a69      	cmp	r2, #105	; 0x69
 8007744:	d027      	beq.n	8007796 <_strtod_l+0x356>
 8007746:	dc24      	bgt.n	8007792 <_strtod_l+0x352>
 8007748:	2a49      	cmp	r2, #73	; 0x49
 800774a:	d024      	beq.n	8007796 <_strtod_l+0x356>
 800774c:	2a4e      	cmp	r2, #78	; 0x4e
 800774e:	f47f aed9 	bne.w	8007504 <_strtod_l+0xc4>
 8007752:	499f      	ldr	r1, [pc, #636]	; (80079d0 <_strtod_l+0x590>)
 8007754:	a817      	add	r0, sp, #92	; 0x5c
 8007756:	f001 feb5 	bl	80094c4 <__match>
 800775a:	2800      	cmp	r0, #0
 800775c:	f43f aed2 	beq.w	8007504 <_strtod_l+0xc4>
 8007760:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	2b28      	cmp	r3, #40	; 0x28
 8007766:	d12d      	bne.n	80077c4 <_strtod_l+0x384>
 8007768:	499a      	ldr	r1, [pc, #616]	; (80079d4 <_strtod_l+0x594>)
 800776a:	aa1a      	add	r2, sp, #104	; 0x68
 800776c:	a817      	add	r0, sp, #92	; 0x5c
 800776e:	f001 febd 	bl	80094ec <__hexnan>
 8007772:	2805      	cmp	r0, #5
 8007774:	d126      	bne.n	80077c4 <_strtod_l+0x384>
 8007776:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007778:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800777c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007780:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007784:	e6a0      	b.n	80074c8 <_strtod_l+0x88>
 8007786:	210a      	movs	r1, #10
 8007788:	fb01 2e0e 	mla	lr, r1, lr, r2
 800778c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007790:	e7b9      	b.n	8007706 <_strtod_l+0x2c6>
 8007792:	2a6e      	cmp	r2, #110	; 0x6e
 8007794:	e7db      	b.n	800774e <_strtod_l+0x30e>
 8007796:	4990      	ldr	r1, [pc, #576]	; (80079d8 <_strtod_l+0x598>)
 8007798:	a817      	add	r0, sp, #92	; 0x5c
 800779a:	f001 fe93 	bl	80094c4 <__match>
 800779e:	2800      	cmp	r0, #0
 80077a0:	f43f aeb0 	beq.w	8007504 <_strtod_l+0xc4>
 80077a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80077a6:	498d      	ldr	r1, [pc, #564]	; (80079dc <_strtod_l+0x59c>)
 80077a8:	3b01      	subs	r3, #1
 80077aa:	a817      	add	r0, sp, #92	; 0x5c
 80077ac:	9317      	str	r3, [sp, #92]	; 0x5c
 80077ae:	f001 fe89 	bl	80094c4 <__match>
 80077b2:	b910      	cbnz	r0, 80077ba <_strtod_l+0x37a>
 80077b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80077b6:	3301      	adds	r3, #1
 80077b8:	9317      	str	r3, [sp, #92]	; 0x5c
 80077ba:	f8df b230 	ldr.w	fp, [pc, #560]	; 80079ec <_strtod_l+0x5ac>
 80077be:	f04f 0a00 	mov.w	sl, #0
 80077c2:	e681      	b.n	80074c8 <_strtod_l+0x88>
 80077c4:	4886      	ldr	r0, [pc, #536]	; (80079e0 <_strtod_l+0x5a0>)
 80077c6:	f002 fe63 	bl	800a490 <nan>
 80077ca:	ec5b ab10 	vmov	sl, fp, d0
 80077ce:	e67b      	b.n	80074c8 <_strtod_l+0x88>
 80077d0:	9b05      	ldr	r3, [sp, #20]
 80077d2:	9807      	ldr	r0, [sp, #28]
 80077d4:	1af3      	subs	r3, r6, r3
 80077d6:	2f00      	cmp	r7, #0
 80077d8:	bf08      	it	eq
 80077da:	462f      	moveq	r7, r5
 80077dc:	2d10      	cmp	r5, #16
 80077de:	9306      	str	r3, [sp, #24]
 80077e0:	46a8      	mov	r8, r5
 80077e2:	bfa8      	it	ge
 80077e4:	f04f 0810 	movge.w	r8, #16
 80077e8:	f7f8 feac 	bl	8000544 <__aeabi_ui2d>
 80077ec:	2d09      	cmp	r5, #9
 80077ee:	4682      	mov	sl, r0
 80077f0:	468b      	mov	fp, r1
 80077f2:	dd13      	ble.n	800781c <_strtod_l+0x3dc>
 80077f4:	4b7b      	ldr	r3, [pc, #492]	; (80079e4 <_strtod_l+0x5a4>)
 80077f6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80077fa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80077fe:	f7f8 ff1b 	bl	8000638 <__aeabi_dmul>
 8007802:	4682      	mov	sl, r0
 8007804:	4648      	mov	r0, r9
 8007806:	468b      	mov	fp, r1
 8007808:	f7f8 fe9c 	bl	8000544 <__aeabi_ui2d>
 800780c:	4602      	mov	r2, r0
 800780e:	460b      	mov	r3, r1
 8007810:	4650      	mov	r0, sl
 8007812:	4659      	mov	r1, fp
 8007814:	f7f8 fd5a 	bl	80002cc <__adddf3>
 8007818:	4682      	mov	sl, r0
 800781a:	468b      	mov	fp, r1
 800781c:	2d0f      	cmp	r5, #15
 800781e:	dc38      	bgt.n	8007892 <_strtod_l+0x452>
 8007820:	9b06      	ldr	r3, [sp, #24]
 8007822:	2b00      	cmp	r3, #0
 8007824:	f43f ae50 	beq.w	80074c8 <_strtod_l+0x88>
 8007828:	dd24      	ble.n	8007874 <_strtod_l+0x434>
 800782a:	2b16      	cmp	r3, #22
 800782c:	dc0b      	bgt.n	8007846 <_strtod_l+0x406>
 800782e:	496d      	ldr	r1, [pc, #436]	; (80079e4 <_strtod_l+0x5a4>)
 8007830:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007834:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007838:	4652      	mov	r2, sl
 800783a:	465b      	mov	r3, fp
 800783c:	f7f8 fefc 	bl	8000638 <__aeabi_dmul>
 8007840:	4682      	mov	sl, r0
 8007842:	468b      	mov	fp, r1
 8007844:	e640      	b.n	80074c8 <_strtod_l+0x88>
 8007846:	9a06      	ldr	r2, [sp, #24]
 8007848:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800784c:	4293      	cmp	r3, r2
 800784e:	db20      	blt.n	8007892 <_strtod_l+0x452>
 8007850:	4c64      	ldr	r4, [pc, #400]	; (80079e4 <_strtod_l+0x5a4>)
 8007852:	f1c5 050f 	rsb	r5, r5, #15
 8007856:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800785a:	4652      	mov	r2, sl
 800785c:	465b      	mov	r3, fp
 800785e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007862:	f7f8 fee9 	bl	8000638 <__aeabi_dmul>
 8007866:	9b06      	ldr	r3, [sp, #24]
 8007868:	1b5d      	subs	r5, r3, r5
 800786a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800786e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007872:	e7e3      	b.n	800783c <_strtod_l+0x3fc>
 8007874:	9b06      	ldr	r3, [sp, #24]
 8007876:	3316      	adds	r3, #22
 8007878:	db0b      	blt.n	8007892 <_strtod_l+0x452>
 800787a:	9b05      	ldr	r3, [sp, #20]
 800787c:	1b9e      	subs	r6, r3, r6
 800787e:	4b59      	ldr	r3, [pc, #356]	; (80079e4 <_strtod_l+0x5a4>)
 8007880:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007884:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007888:	4650      	mov	r0, sl
 800788a:	4659      	mov	r1, fp
 800788c:	f7f8 fffe 	bl	800088c <__aeabi_ddiv>
 8007890:	e7d6      	b.n	8007840 <_strtod_l+0x400>
 8007892:	9b06      	ldr	r3, [sp, #24]
 8007894:	eba5 0808 	sub.w	r8, r5, r8
 8007898:	4498      	add	r8, r3
 800789a:	f1b8 0f00 	cmp.w	r8, #0
 800789e:	dd74      	ble.n	800798a <_strtod_l+0x54a>
 80078a0:	f018 030f 	ands.w	r3, r8, #15
 80078a4:	d00a      	beq.n	80078bc <_strtod_l+0x47c>
 80078a6:	494f      	ldr	r1, [pc, #316]	; (80079e4 <_strtod_l+0x5a4>)
 80078a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80078ac:	4652      	mov	r2, sl
 80078ae:	465b      	mov	r3, fp
 80078b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80078b4:	f7f8 fec0 	bl	8000638 <__aeabi_dmul>
 80078b8:	4682      	mov	sl, r0
 80078ba:	468b      	mov	fp, r1
 80078bc:	f038 080f 	bics.w	r8, r8, #15
 80078c0:	d04f      	beq.n	8007962 <_strtod_l+0x522>
 80078c2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80078c6:	dd22      	ble.n	800790e <_strtod_l+0x4ce>
 80078c8:	2500      	movs	r5, #0
 80078ca:	462e      	mov	r6, r5
 80078cc:	9507      	str	r5, [sp, #28]
 80078ce:	9505      	str	r5, [sp, #20]
 80078d0:	2322      	movs	r3, #34	; 0x22
 80078d2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80079ec <_strtod_l+0x5ac>
 80078d6:	6023      	str	r3, [r4, #0]
 80078d8:	f04f 0a00 	mov.w	sl, #0
 80078dc:	9b07      	ldr	r3, [sp, #28]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	f43f adf2 	beq.w	80074c8 <_strtod_l+0x88>
 80078e4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80078e6:	4620      	mov	r0, r4
 80078e8:	f001 fefe 	bl	80096e8 <_Bfree>
 80078ec:	9905      	ldr	r1, [sp, #20]
 80078ee:	4620      	mov	r0, r4
 80078f0:	f001 fefa 	bl	80096e8 <_Bfree>
 80078f4:	4631      	mov	r1, r6
 80078f6:	4620      	mov	r0, r4
 80078f8:	f001 fef6 	bl	80096e8 <_Bfree>
 80078fc:	9907      	ldr	r1, [sp, #28]
 80078fe:	4620      	mov	r0, r4
 8007900:	f001 fef2 	bl	80096e8 <_Bfree>
 8007904:	4629      	mov	r1, r5
 8007906:	4620      	mov	r0, r4
 8007908:	f001 feee 	bl	80096e8 <_Bfree>
 800790c:	e5dc      	b.n	80074c8 <_strtod_l+0x88>
 800790e:	4b36      	ldr	r3, [pc, #216]	; (80079e8 <_strtod_l+0x5a8>)
 8007910:	9304      	str	r3, [sp, #16]
 8007912:	2300      	movs	r3, #0
 8007914:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007918:	4650      	mov	r0, sl
 800791a:	4659      	mov	r1, fp
 800791c:	4699      	mov	r9, r3
 800791e:	f1b8 0f01 	cmp.w	r8, #1
 8007922:	dc21      	bgt.n	8007968 <_strtod_l+0x528>
 8007924:	b10b      	cbz	r3, 800792a <_strtod_l+0x4ea>
 8007926:	4682      	mov	sl, r0
 8007928:	468b      	mov	fp, r1
 800792a:	4b2f      	ldr	r3, [pc, #188]	; (80079e8 <_strtod_l+0x5a8>)
 800792c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007930:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007934:	4652      	mov	r2, sl
 8007936:	465b      	mov	r3, fp
 8007938:	e9d9 0100 	ldrd	r0, r1, [r9]
 800793c:	f7f8 fe7c 	bl	8000638 <__aeabi_dmul>
 8007940:	4b2a      	ldr	r3, [pc, #168]	; (80079ec <_strtod_l+0x5ac>)
 8007942:	460a      	mov	r2, r1
 8007944:	400b      	ands	r3, r1
 8007946:	492a      	ldr	r1, [pc, #168]	; (80079f0 <_strtod_l+0x5b0>)
 8007948:	428b      	cmp	r3, r1
 800794a:	4682      	mov	sl, r0
 800794c:	d8bc      	bhi.n	80078c8 <_strtod_l+0x488>
 800794e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007952:	428b      	cmp	r3, r1
 8007954:	bf86      	itte	hi
 8007956:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80079f4 <_strtod_l+0x5b4>
 800795a:	f04f 3aff 	movhi.w	sl, #4294967295
 800795e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007962:	2300      	movs	r3, #0
 8007964:	9304      	str	r3, [sp, #16]
 8007966:	e084      	b.n	8007a72 <_strtod_l+0x632>
 8007968:	f018 0f01 	tst.w	r8, #1
 800796c:	d005      	beq.n	800797a <_strtod_l+0x53a>
 800796e:	9b04      	ldr	r3, [sp, #16]
 8007970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007974:	f7f8 fe60 	bl	8000638 <__aeabi_dmul>
 8007978:	2301      	movs	r3, #1
 800797a:	9a04      	ldr	r2, [sp, #16]
 800797c:	3208      	adds	r2, #8
 800797e:	f109 0901 	add.w	r9, r9, #1
 8007982:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007986:	9204      	str	r2, [sp, #16]
 8007988:	e7c9      	b.n	800791e <_strtod_l+0x4de>
 800798a:	d0ea      	beq.n	8007962 <_strtod_l+0x522>
 800798c:	f1c8 0800 	rsb	r8, r8, #0
 8007990:	f018 020f 	ands.w	r2, r8, #15
 8007994:	d00a      	beq.n	80079ac <_strtod_l+0x56c>
 8007996:	4b13      	ldr	r3, [pc, #76]	; (80079e4 <_strtod_l+0x5a4>)
 8007998:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800799c:	4650      	mov	r0, sl
 800799e:	4659      	mov	r1, fp
 80079a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a4:	f7f8 ff72 	bl	800088c <__aeabi_ddiv>
 80079a8:	4682      	mov	sl, r0
 80079aa:	468b      	mov	fp, r1
 80079ac:	ea5f 1828 	movs.w	r8, r8, asr #4
 80079b0:	d0d7      	beq.n	8007962 <_strtod_l+0x522>
 80079b2:	f1b8 0f1f 	cmp.w	r8, #31
 80079b6:	dd1f      	ble.n	80079f8 <_strtod_l+0x5b8>
 80079b8:	2500      	movs	r5, #0
 80079ba:	462e      	mov	r6, r5
 80079bc:	9507      	str	r5, [sp, #28]
 80079be:	9505      	str	r5, [sp, #20]
 80079c0:	2322      	movs	r3, #34	; 0x22
 80079c2:	f04f 0a00 	mov.w	sl, #0
 80079c6:	f04f 0b00 	mov.w	fp, #0
 80079ca:	6023      	str	r3, [r4, #0]
 80079cc:	e786      	b.n	80078dc <_strtod_l+0x49c>
 80079ce:	bf00      	nop
 80079d0:	0800ac51 	.word	0x0800ac51
 80079d4:	0800ac8c 	.word	0x0800ac8c
 80079d8:	0800ac49 	.word	0x0800ac49
 80079dc:	0800accb 	.word	0x0800accb
 80079e0:	0800afd8 	.word	0x0800afd8
 80079e4:	0800aeb8 	.word	0x0800aeb8
 80079e8:	0800ae90 	.word	0x0800ae90
 80079ec:	7ff00000 	.word	0x7ff00000
 80079f0:	7ca00000 	.word	0x7ca00000
 80079f4:	7fefffff 	.word	0x7fefffff
 80079f8:	f018 0310 	ands.w	r3, r8, #16
 80079fc:	bf18      	it	ne
 80079fe:	236a      	movne	r3, #106	; 0x6a
 8007a00:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007db0 <_strtod_l+0x970>
 8007a04:	9304      	str	r3, [sp, #16]
 8007a06:	4650      	mov	r0, sl
 8007a08:	4659      	mov	r1, fp
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	f018 0f01 	tst.w	r8, #1
 8007a10:	d004      	beq.n	8007a1c <_strtod_l+0x5dc>
 8007a12:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007a16:	f7f8 fe0f 	bl	8000638 <__aeabi_dmul>
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007a20:	f109 0908 	add.w	r9, r9, #8
 8007a24:	d1f2      	bne.n	8007a0c <_strtod_l+0x5cc>
 8007a26:	b10b      	cbz	r3, 8007a2c <_strtod_l+0x5ec>
 8007a28:	4682      	mov	sl, r0
 8007a2a:	468b      	mov	fp, r1
 8007a2c:	9b04      	ldr	r3, [sp, #16]
 8007a2e:	b1c3      	cbz	r3, 8007a62 <_strtod_l+0x622>
 8007a30:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007a34:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	4659      	mov	r1, fp
 8007a3c:	dd11      	ble.n	8007a62 <_strtod_l+0x622>
 8007a3e:	2b1f      	cmp	r3, #31
 8007a40:	f340 8124 	ble.w	8007c8c <_strtod_l+0x84c>
 8007a44:	2b34      	cmp	r3, #52	; 0x34
 8007a46:	bfde      	ittt	le
 8007a48:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007a4c:	f04f 33ff 	movle.w	r3, #4294967295
 8007a50:	fa03 f202 	lslle.w	r2, r3, r2
 8007a54:	f04f 0a00 	mov.w	sl, #0
 8007a58:	bfcc      	ite	gt
 8007a5a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007a5e:	ea02 0b01 	andle.w	fp, r2, r1
 8007a62:	2200      	movs	r2, #0
 8007a64:	2300      	movs	r3, #0
 8007a66:	4650      	mov	r0, sl
 8007a68:	4659      	mov	r1, fp
 8007a6a:	f7f9 f84d 	bl	8000b08 <__aeabi_dcmpeq>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	d1a2      	bne.n	80079b8 <_strtod_l+0x578>
 8007a72:	9b07      	ldr	r3, [sp, #28]
 8007a74:	9300      	str	r3, [sp, #0]
 8007a76:	9908      	ldr	r1, [sp, #32]
 8007a78:	462b      	mov	r3, r5
 8007a7a:	463a      	mov	r2, r7
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	f001 fe9b 	bl	80097b8 <__s2b>
 8007a82:	9007      	str	r0, [sp, #28]
 8007a84:	2800      	cmp	r0, #0
 8007a86:	f43f af1f 	beq.w	80078c8 <_strtod_l+0x488>
 8007a8a:	9b05      	ldr	r3, [sp, #20]
 8007a8c:	1b9e      	subs	r6, r3, r6
 8007a8e:	9b06      	ldr	r3, [sp, #24]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	bfb4      	ite	lt
 8007a94:	4633      	movlt	r3, r6
 8007a96:	2300      	movge	r3, #0
 8007a98:	930c      	str	r3, [sp, #48]	; 0x30
 8007a9a:	9b06      	ldr	r3, [sp, #24]
 8007a9c:	2500      	movs	r5, #0
 8007a9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007aa2:	9312      	str	r3, [sp, #72]	; 0x48
 8007aa4:	462e      	mov	r6, r5
 8007aa6:	9b07      	ldr	r3, [sp, #28]
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	6859      	ldr	r1, [r3, #4]
 8007aac:	f001 fddc 	bl	8009668 <_Balloc>
 8007ab0:	9005      	str	r0, [sp, #20]
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	f43f af0c 	beq.w	80078d0 <_strtod_l+0x490>
 8007ab8:	9b07      	ldr	r3, [sp, #28]
 8007aba:	691a      	ldr	r2, [r3, #16]
 8007abc:	3202      	adds	r2, #2
 8007abe:	f103 010c 	add.w	r1, r3, #12
 8007ac2:	0092      	lsls	r2, r2, #2
 8007ac4:	300c      	adds	r0, #12
 8007ac6:	f7ff f807 	bl	8006ad8 <memcpy>
 8007aca:	ec4b ab10 	vmov	d0, sl, fp
 8007ace:	aa1a      	add	r2, sp, #104	; 0x68
 8007ad0:	a919      	add	r1, sp, #100	; 0x64
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	f002 f9b6 	bl	8009e44 <__d2b>
 8007ad8:	ec4b ab18 	vmov	d8, sl, fp
 8007adc:	9018      	str	r0, [sp, #96]	; 0x60
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	f43f aef6 	beq.w	80078d0 <_strtod_l+0x490>
 8007ae4:	2101      	movs	r1, #1
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	f001 ff00 	bl	80098ec <__i2b>
 8007aec:	4606      	mov	r6, r0
 8007aee:	2800      	cmp	r0, #0
 8007af0:	f43f aeee 	beq.w	80078d0 <_strtod_l+0x490>
 8007af4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007af6:	9904      	ldr	r1, [sp, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	bfab      	itete	ge
 8007afc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007afe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007b00:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007b02:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007b06:	bfac      	ite	ge
 8007b08:	eb03 0902 	addge.w	r9, r3, r2
 8007b0c:	1ad7      	sublt	r7, r2, r3
 8007b0e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007b10:	eba3 0801 	sub.w	r8, r3, r1
 8007b14:	4490      	add	r8, r2
 8007b16:	4ba1      	ldr	r3, [pc, #644]	; (8007d9c <_strtod_l+0x95c>)
 8007b18:	f108 38ff 	add.w	r8, r8, #4294967295
 8007b1c:	4598      	cmp	r8, r3
 8007b1e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007b22:	f280 80c7 	bge.w	8007cb4 <_strtod_l+0x874>
 8007b26:	eba3 0308 	sub.w	r3, r3, r8
 8007b2a:	2b1f      	cmp	r3, #31
 8007b2c:	eba2 0203 	sub.w	r2, r2, r3
 8007b30:	f04f 0101 	mov.w	r1, #1
 8007b34:	f300 80b1 	bgt.w	8007c9a <_strtod_l+0x85a>
 8007b38:	fa01 f303 	lsl.w	r3, r1, r3
 8007b3c:	930d      	str	r3, [sp, #52]	; 0x34
 8007b3e:	2300      	movs	r3, #0
 8007b40:	9308      	str	r3, [sp, #32]
 8007b42:	eb09 0802 	add.w	r8, r9, r2
 8007b46:	9b04      	ldr	r3, [sp, #16]
 8007b48:	45c1      	cmp	r9, r8
 8007b4a:	4417      	add	r7, r2
 8007b4c:	441f      	add	r7, r3
 8007b4e:	464b      	mov	r3, r9
 8007b50:	bfa8      	it	ge
 8007b52:	4643      	movge	r3, r8
 8007b54:	42bb      	cmp	r3, r7
 8007b56:	bfa8      	it	ge
 8007b58:	463b      	movge	r3, r7
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	bfc2      	ittt	gt
 8007b5e:	eba8 0803 	subgt.w	r8, r8, r3
 8007b62:	1aff      	subgt	r7, r7, r3
 8007b64:	eba9 0903 	subgt.w	r9, r9, r3
 8007b68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	dd17      	ble.n	8007b9e <_strtod_l+0x75e>
 8007b6e:	4631      	mov	r1, r6
 8007b70:	461a      	mov	r2, r3
 8007b72:	4620      	mov	r0, r4
 8007b74:	f001 ff7a 	bl	8009a6c <__pow5mult>
 8007b78:	4606      	mov	r6, r0
 8007b7a:	2800      	cmp	r0, #0
 8007b7c:	f43f aea8 	beq.w	80078d0 <_strtod_l+0x490>
 8007b80:	4601      	mov	r1, r0
 8007b82:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007b84:	4620      	mov	r0, r4
 8007b86:	f001 fec7 	bl	8009918 <__multiply>
 8007b8a:	900b      	str	r0, [sp, #44]	; 0x2c
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	f43f ae9f 	beq.w	80078d0 <_strtod_l+0x490>
 8007b92:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007b94:	4620      	mov	r0, r4
 8007b96:	f001 fda7 	bl	80096e8 <_Bfree>
 8007b9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b9c:	9318      	str	r3, [sp, #96]	; 0x60
 8007b9e:	f1b8 0f00 	cmp.w	r8, #0
 8007ba2:	f300 808c 	bgt.w	8007cbe <_strtod_l+0x87e>
 8007ba6:	9b06      	ldr	r3, [sp, #24]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	dd08      	ble.n	8007bbe <_strtod_l+0x77e>
 8007bac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007bae:	9905      	ldr	r1, [sp, #20]
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f001 ff5b 	bl	8009a6c <__pow5mult>
 8007bb6:	9005      	str	r0, [sp, #20]
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	f43f ae89 	beq.w	80078d0 <_strtod_l+0x490>
 8007bbe:	2f00      	cmp	r7, #0
 8007bc0:	dd08      	ble.n	8007bd4 <_strtod_l+0x794>
 8007bc2:	9905      	ldr	r1, [sp, #20]
 8007bc4:	463a      	mov	r2, r7
 8007bc6:	4620      	mov	r0, r4
 8007bc8:	f001 ffaa 	bl	8009b20 <__lshift>
 8007bcc:	9005      	str	r0, [sp, #20]
 8007bce:	2800      	cmp	r0, #0
 8007bd0:	f43f ae7e 	beq.w	80078d0 <_strtod_l+0x490>
 8007bd4:	f1b9 0f00 	cmp.w	r9, #0
 8007bd8:	dd08      	ble.n	8007bec <_strtod_l+0x7ac>
 8007bda:	4631      	mov	r1, r6
 8007bdc:	464a      	mov	r2, r9
 8007bde:	4620      	mov	r0, r4
 8007be0:	f001 ff9e 	bl	8009b20 <__lshift>
 8007be4:	4606      	mov	r6, r0
 8007be6:	2800      	cmp	r0, #0
 8007be8:	f43f ae72 	beq.w	80078d0 <_strtod_l+0x490>
 8007bec:	9a05      	ldr	r2, [sp, #20]
 8007bee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	f002 f821 	bl	8009c38 <__mdiff>
 8007bf6:	4605      	mov	r5, r0
 8007bf8:	2800      	cmp	r0, #0
 8007bfa:	f43f ae69 	beq.w	80078d0 <_strtod_l+0x490>
 8007bfe:	68c3      	ldr	r3, [r0, #12]
 8007c00:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c02:	2300      	movs	r3, #0
 8007c04:	60c3      	str	r3, [r0, #12]
 8007c06:	4631      	mov	r1, r6
 8007c08:	f001 fffa 	bl	8009c00 <__mcmp>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	da60      	bge.n	8007cd2 <_strtod_l+0x892>
 8007c10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c12:	ea53 030a 	orrs.w	r3, r3, sl
 8007c16:	f040 8082 	bne.w	8007d1e <_strtod_l+0x8de>
 8007c1a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d17d      	bne.n	8007d1e <_strtod_l+0x8de>
 8007c22:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007c26:	0d1b      	lsrs	r3, r3, #20
 8007c28:	051b      	lsls	r3, r3, #20
 8007c2a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007c2e:	d976      	bls.n	8007d1e <_strtod_l+0x8de>
 8007c30:	696b      	ldr	r3, [r5, #20]
 8007c32:	b913      	cbnz	r3, 8007c3a <_strtod_l+0x7fa>
 8007c34:	692b      	ldr	r3, [r5, #16]
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	dd71      	ble.n	8007d1e <_strtod_l+0x8de>
 8007c3a:	4629      	mov	r1, r5
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f001 ff6e 	bl	8009b20 <__lshift>
 8007c44:	4631      	mov	r1, r6
 8007c46:	4605      	mov	r5, r0
 8007c48:	f001 ffda 	bl	8009c00 <__mcmp>
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	dd66      	ble.n	8007d1e <_strtod_l+0x8de>
 8007c50:	9904      	ldr	r1, [sp, #16]
 8007c52:	4a53      	ldr	r2, [pc, #332]	; (8007da0 <_strtod_l+0x960>)
 8007c54:	465b      	mov	r3, fp
 8007c56:	2900      	cmp	r1, #0
 8007c58:	f000 8081 	beq.w	8007d5e <_strtod_l+0x91e>
 8007c5c:	ea02 010b 	and.w	r1, r2, fp
 8007c60:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007c64:	dc7b      	bgt.n	8007d5e <_strtod_l+0x91e>
 8007c66:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007c6a:	f77f aea9 	ble.w	80079c0 <_strtod_l+0x580>
 8007c6e:	4b4d      	ldr	r3, [pc, #308]	; (8007da4 <_strtod_l+0x964>)
 8007c70:	4650      	mov	r0, sl
 8007c72:	4659      	mov	r1, fp
 8007c74:	2200      	movs	r2, #0
 8007c76:	f7f8 fcdf 	bl	8000638 <__aeabi_dmul>
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	4303      	orrs	r3, r0
 8007c7e:	bf08      	it	eq
 8007c80:	2322      	moveq	r3, #34	; 0x22
 8007c82:	4682      	mov	sl, r0
 8007c84:	468b      	mov	fp, r1
 8007c86:	bf08      	it	eq
 8007c88:	6023      	streq	r3, [r4, #0]
 8007c8a:	e62b      	b.n	80078e4 <_strtod_l+0x4a4>
 8007c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c90:	fa02 f303 	lsl.w	r3, r2, r3
 8007c94:	ea03 0a0a 	and.w	sl, r3, sl
 8007c98:	e6e3      	b.n	8007a62 <_strtod_l+0x622>
 8007c9a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007c9e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007ca2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007ca6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007caa:	fa01 f308 	lsl.w	r3, r1, r8
 8007cae:	9308      	str	r3, [sp, #32]
 8007cb0:	910d      	str	r1, [sp, #52]	; 0x34
 8007cb2:	e746      	b.n	8007b42 <_strtod_l+0x702>
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	9308      	str	r3, [sp, #32]
 8007cb8:	2301      	movs	r3, #1
 8007cba:	930d      	str	r3, [sp, #52]	; 0x34
 8007cbc:	e741      	b.n	8007b42 <_strtod_l+0x702>
 8007cbe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007cc0:	4642      	mov	r2, r8
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	f001 ff2c 	bl	8009b20 <__lshift>
 8007cc8:	9018      	str	r0, [sp, #96]	; 0x60
 8007cca:	2800      	cmp	r0, #0
 8007ccc:	f47f af6b 	bne.w	8007ba6 <_strtod_l+0x766>
 8007cd0:	e5fe      	b.n	80078d0 <_strtod_l+0x490>
 8007cd2:	465f      	mov	r7, fp
 8007cd4:	d16e      	bne.n	8007db4 <_strtod_l+0x974>
 8007cd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cd8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007cdc:	b342      	cbz	r2, 8007d30 <_strtod_l+0x8f0>
 8007cde:	4a32      	ldr	r2, [pc, #200]	; (8007da8 <_strtod_l+0x968>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d128      	bne.n	8007d36 <_strtod_l+0x8f6>
 8007ce4:	9b04      	ldr	r3, [sp, #16]
 8007ce6:	4651      	mov	r1, sl
 8007ce8:	b1eb      	cbz	r3, 8007d26 <_strtod_l+0x8e6>
 8007cea:	4b2d      	ldr	r3, [pc, #180]	; (8007da0 <_strtod_l+0x960>)
 8007cec:	403b      	ands	r3, r7
 8007cee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8007cf6:	d819      	bhi.n	8007d2c <_strtod_l+0x8ec>
 8007cf8:	0d1b      	lsrs	r3, r3, #20
 8007cfa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8007d02:	4299      	cmp	r1, r3
 8007d04:	d117      	bne.n	8007d36 <_strtod_l+0x8f6>
 8007d06:	4b29      	ldr	r3, [pc, #164]	; (8007dac <_strtod_l+0x96c>)
 8007d08:	429f      	cmp	r7, r3
 8007d0a:	d102      	bne.n	8007d12 <_strtod_l+0x8d2>
 8007d0c:	3101      	adds	r1, #1
 8007d0e:	f43f addf 	beq.w	80078d0 <_strtod_l+0x490>
 8007d12:	4b23      	ldr	r3, [pc, #140]	; (8007da0 <_strtod_l+0x960>)
 8007d14:	403b      	ands	r3, r7
 8007d16:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007d1a:	f04f 0a00 	mov.w	sl, #0
 8007d1e:	9b04      	ldr	r3, [sp, #16]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d1a4      	bne.n	8007c6e <_strtod_l+0x82e>
 8007d24:	e5de      	b.n	80078e4 <_strtod_l+0x4a4>
 8007d26:	f04f 33ff 	mov.w	r3, #4294967295
 8007d2a:	e7ea      	b.n	8007d02 <_strtod_l+0x8c2>
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	e7e8      	b.n	8007d02 <_strtod_l+0x8c2>
 8007d30:	ea53 030a 	orrs.w	r3, r3, sl
 8007d34:	d08c      	beq.n	8007c50 <_strtod_l+0x810>
 8007d36:	9b08      	ldr	r3, [sp, #32]
 8007d38:	b1db      	cbz	r3, 8007d72 <_strtod_l+0x932>
 8007d3a:	423b      	tst	r3, r7
 8007d3c:	d0ef      	beq.n	8007d1e <_strtod_l+0x8de>
 8007d3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d40:	9a04      	ldr	r2, [sp, #16]
 8007d42:	4650      	mov	r0, sl
 8007d44:	4659      	mov	r1, fp
 8007d46:	b1c3      	cbz	r3, 8007d7a <_strtod_l+0x93a>
 8007d48:	f7ff fb5e 	bl	8007408 <sulp>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	460b      	mov	r3, r1
 8007d50:	ec51 0b18 	vmov	r0, r1, d8
 8007d54:	f7f8 faba 	bl	80002cc <__adddf3>
 8007d58:	4682      	mov	sl, r0
 8007d5a:	468b      	mov	fp, r1
 8007d5c:	e7df      	b.n	8007d1e <_strtod_l+0x8de>
 8007d5e:	4013      	ands	r3, r2
 8007d60:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007d64:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007d68:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007d6c:	f04f 3aff 	mov.w	sl, #4294967295
 8007d70:	e7d5      	b.n	8007d1e <_strtod_l+0x8de>
 8007d72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d74:	ea13 0f0a 	tst.w	r3, sl
 8007d78:	e7e0      	b.n	8007d3c <_strtod_l+0x8fc>
 8007d7a:	f7ff fb45 	bl	8007408 <sulp>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	460b      	mov	r3, r1
 8007d82:	ec51 0b18 	vmov	r0, r1, d8
 8007d86:	f7f8 fa9f 	bl	80002c8 <__aeabi_dsub>
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	4682      	mov	sl, r0
 8007d90:	468b      	mov	fp, r1
 8007d92:	f7f8 feb9 	bl	8000b08 <__aeabi_dcmpeq>
 8007d96:	2800      	cmp	r0, #0
 8007d98:	d0c1      	beq.n	8007d1e <_strtod_l+0x8de>
 8007d9a:	e611      	b.n	80079c0 <_strtod_l+0x580>
 8007d9c:	fffffc02 	.word	0xfffffc02
 8007da0:	7ff00000 	.word	0x7ff00000
 8007da4:	39500000 	.word	0x39500000
 8007da8:	000fffff 	.word	0x000fffff
 8007dac:	7fefffff 	.word	0x7fefffff
 8007db0:	0800aca0 	.word	0x0800aca0
 8007db4:	4631      	mov	r1, r6
 8007db6:	4628      	mov	r0, r5
 8007db8:	f002 f8a0 	bl	8009efc <__ratio>
 8007dbc:	ec59 8b10 	vmov	r8, r9, d0
 8007dc0:	ee10 0a10 	vmov	r0, s0
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007dca:	4649      	mov	r1, r9
 8007dcc:	f7f8 feb0 	bl	8000b30 <__aeabi_dcmple>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d07a      	beq.n	8007eca <_strtod_l+0xa8a>
 8007dd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d04a      	beq.n	8007e70 <_strtod_l+0xa30>
 8007dda:	4b95      	ldr	r3, [pc, #596]	; (8008030 <_strtod_l+0xbf0>)
 8007ddc:	2200      	movs	r2, #0
 8007dde:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007de2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008030 <_strtod_l+0xbf0>
 8007de6:	f04f 0800 	mov.w	r8, #0
 8007dea:	4b92      	ldr	r3, [pc, #584]	; (8008034 <_strtod_l+0xbf4>)
 8007dec:	403b      	ands	r3, r7
 8007dee:	930d      	str	r3, [sp, #52]	; 0x34
 8007df0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007df2:	4b91      	ldr	r3, [pc, #580]	; (8008038 <_strtod_l+0xbf8>)
 8007df4:	429a      	cmp	r2, r3
 8007df6:	f040 80b0 	bne.w	8007f5a <_strtod_l+0xb1a>
 8007dfa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007dfe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007e02:	ec4b ab10 	vmov	d0, sl, fp
 8007e06:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007e0a:	f001 ff9f 	bl	8009d4c <__ulp>
 8007e0e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007e12:	ec53 2b10 	vmov	r2, r3, d0
 8007e16:	f7f8 fc0f 	bl	8000638 <__aeabi_dmul>
 8007e1a:	4652      	mov	r2, sl
 8007e1c:	465b      	mov	r3, fp
 8007e1e:	f7f8 fa55 	bl	80002cc <__adddf3>
 8007e22:	460b      	mov	r3, r1
 8007e24:	4983      	ldr	r1, [pc, #524]	; (8008034 <_strtod_l+0xbf4>)
 8007e26:	4a85      	ldr	r2, [pc, #532]	; (800803c <_strtod_l+0xbfc>)
 8007e28:	4019      	ands	r1, r3
 8007e2a:	4291      	cmp	r1, r2
 8007e2c:	4682      	mov	sl, r0
 8007e2e:	d960      	bls.n	8007ef2 <_strtod_l+0xab2>
 8007e30:	ee18 3a90 	vmov	r3, s17
 8007e34:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d104      	bne.n	8007e46 <_strtod_l+0xa06>
 8007e3c:	ee18 3a10 	vmov	r3, s16
 8007e40:	3301      	adds	r3, #1
 8007e42:	f43f ad45 	beq.w	80078d0 <_strtod_l+0x490>
 8007e46:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008048 <_strtod_l+0xc08>
 8007e4a:	f04f 3aff 	mov.w	sl, #4294967295
 8007e4e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007e50:	4620      	mov	r0, r4
 8007e52:	f001 fc49 	bl	80096e8 <_Bfree>
 8007e56:	9905      	ldr	r1, [sp, #20]
 8007e58:	4620      	mov	r0, r4
 8007e5a:	f001 fc45 	bl	80096e8 <_Bfree>
 8007e5e:	4631      	mov	r1, r6
 8007e60:	4620      	mov	r0, r4
 8007e62:	f001 fc41 	bl	80096e8 <_Bfree>
 8007e66:	4629      	mov	r1, r5
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f001 fc3d 	bl	80096e8 <_Bfree>
 8007e6e:	e61a      	b.n	8007aa6 <_strtod_l+0x666>
 8007e70:	f1ba 0f00 	cmp.w	sl, #0
 8007e74:	d11b      	bne.n	8007eae <_strtod_l+0xa6e>
 8007e76:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e7a:	b9f3      	cbnz	r3, 8007eba <_strtod_l+0xa7a>
 8007e7c:	4b6c      	ldr	r3, [pc, #432]	; (8008030 <_strtod_l+0xbf0>)
 8007e7e:	2200      	movs	r2, #0
 8007e80:	4640      	mov	r0, r8
 8007e82:	4649      	mov	r1, r9
 8007e84:	f7f8 fe4a 	bl	8000b1c <__aeabi_dcmplt>
 8007e88:	b9d0      	cbnz	r0, 8007ec0 <_strtod_l+0xa80>
 8007e8a:	4640      	mov	r0, r8
 8007e8c:	4649      	mov	r1, r9
 8007e8e:	4b6c      	ldr	r3, [pc, #432]	; (8008040 <_strtod_l+0xc00>)
 8007e90:	2200      	movs	r2, #0
 8007e92:	f7f8 fbd1 	bl	8000638 <__aeabi_dmul>
 8007e96:	4680      	mov	r8, r0
 8007e98:	4689      	mov	r9, r1
 8007e9a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007e9e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007ea2:	9315      	str	r3, [sp, #84]	; 0x54
 8007ea4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007ea8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007eac:	e79d      	b.n	8007dea <_strtod_l+0x9aa>
 8007eae:	f1ba 0f01 	cmp.w	sl, #1
 8007eb2:	d102      	bne.n	8007eba <_strtod_l+0xa7a>
 8007eb4:	2f00      	cmp	r7, #0
 8007eb6:	f43f ad83 	beq.w	80079c0 <_strtod_l+0x580>
 8007eba:	4b62      	ldr	r3, [pc, #392]	; (8008044 <_strtod_l+0xc04>)
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	e78e      	b.n	8007dde <_strtod_l+0x99e>
 8007ec0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008040 <_strtod_l+0xc00>
 8007ec4:	f04f 0800 	mov.w	r8, #0
 8007ec8:	e7e7      	b.n	8007e9a <_strtod_l+0xa5a>
 8007eca:	4b5d      	ldr	r3, [pc, #372]	; (8008040 <_strtod_l+0xc00>)
 8007ecc:	4640      	mov	r0, r8
 8007ece:	4649      	mov	r1, r9
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f7f8 fbb1 	bl	8000638 <__aeabi_dmul>
 8007ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ed8:	4680      	mov	r8, r0
 8007eda:	4689      	mov	r9, r1
 8007edc:	b933      	cbnz	r3, 8007eec <_strtod_l+0xaac>
 8007ede:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ee2:	900e      	str	r0, [sp, #56]	; 0x38
 8007ee4:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ee6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007eea:	e7dd      	b.n	8007ea8 <_strtod_l+0xa68>
 8007eec:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007ef0:	e7f9      	b.n	8007ee6 <_strtod_l+0xaa6>
 8007ef2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007ef6:	9b04      	ldr	r3, [sp, #16]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1a8      	bne.n	8007e4e <_strtod_l+0xa0e>
 8007efc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007f00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f02:	0d1b      	lsrs	r3, r3, #20
 8007f04:	051b      	lsls	r3, r3, #20
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d1a1      	bne.n	8007e4e <_strtod_l+0xa0e>
 8007f0a:	4640      	mov	r0, r8
 8007f0c:	4649      	mov	r1, r9
 8007f0e:	f7f8 fea3 	bl	8000c58 <__aeabi_d2lz>
 8007f12:	f7f8 fb63 	bl	80005dc <__aeabi_l2d>
 8007f16:	4602      	mov	r2, r0
 8007f18:	460b      	mov	r3, r1
 8007f1a:	4640      	mov	r0, r8
 8007f1c:	4649      	mov	r1, r9
 8007f1e:	f7f8 f9d3 	bl	80002c8 <__aeabi_dsub>
 8007f22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f28:	ea43 030a 	orr.w	r3, r3, sl
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	4680      	mov	r8, r0
 8007f30:	4689      	mov	r9, r1
 8007f32:	d055      	beq.n	8007fe0 <_strtod_l+0xba0>
 8007f34:	a336      	add	r3, pc, #216	; (adr r3, 8008010 <_strtod_l+0xbd0>)
 8007f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f3a:	f7f8 fdef 	bl	8000b1c <__aeabi_dcmplt>
 8007f3e:	2800      	cmp	r0, #0
 8007f40:	f47f acd0 	bne.w	80078e4 <_strtod_l+0x4a4>
 8007f44:	a334      	add	r3, pc, #208	; (adr r3, 8008018 <_strtod_l+0xbd8>)
 8007f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4a:	4640      	mov	r0, r8
 8007f4c:	4649      	mov	r1, r9
 8007f4e:	f7f8 fe03 	bl	8000b58 <__aeabi_dcmpgt>
 8007f52:	2800      	cmp	r0, #0
 8007f54:	f43f af7b 	beq.w	8007e4e <_strtod_l+0xa0e>
 8007f58:	e4c4      	b.n	80078e4 <_strtod_l+0x4a4>
 8007f5a:	9b04      	ldr	r3, [sp, #16]
 8007f5c:	b333      	cbz	r3, 8007fac <_strtod_l+0xb6c>
 8007f5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f60:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007f64:	d822      	bhi.n	8007fac <_strtod_l+0xb6c>
 8007f66:	a32e      	add	r3, pc, #184	; (adr r3, 8008020 <_strtod_l+0xbe0>)
 8007f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6c:	4640      	mov	r0, r8
 8007f6e:	4649      	mov	r1, r9
 8007f70:	f7f8 fdde 	bl	8000b30 <__aeabi_dcmple>
 8007f74:	b1a0      	cbz	r0, 8007fa0 <_strtod_l+0xb60>
 8007f76:	4649      	mov	r1, r9
 8007f78:	4640      	mov	r0, r8
 8007f7a:	f7f8 fe35 	bl	8000be8 <__aeabi_d2uiz>
 8007f7e:	2801      	cmp	r0, #1
 8007f80:	bf38      	it	cc
 8007f82:	2001      	movcc	r0, #1
 8007f84:	f7f8 fade 	bl	8000544 <__aeabi_ui2d>
 8007f88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f8a:	4680      	mov	r8, r0
 8007f8c:	4689      	mov	r9, r1
 8007f8e:	bb23      	cbnz	r3, 8007fda <_strtod_l+0xb9a>
 8007f90:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f94:	9010      	str	r0, [sp, #64]	; 0x40
 8007f96:	9311      	str	r3, [sp, #68]	; 0x44
 8007f98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007f9c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007fa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fa2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007fa4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007fa8:	1a9b      	subs	r3, r3, r2
 8007faa:	9309      	str	r3, [sp, #36]	; 0x24
 8007fac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007fb0:	eeb0 0a48 	vmov.f32	s0, s16
 8007fb4:	eef0 0a68 	vmov.f32	s1, s17
 8007fb8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007fbc:	f001 fec6 	bl	8009d4c <__ulp>
 8007fc0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007fc4:	ec53 2b10 	vmov	r2, r3, d0
 8007fc8:	f7f8 fb36 	bl	8000638 <__aeabi_dmul>
 8007fcc:	ec53 2b18 	vmov	r2, r3, d8
 8007fd0:	f7f8 f97c 	bl	80002cc <__adddf3>
 8007fd4:	4682      	mov	sl, r0
 8007fd6:	468b      	mov	fp, r1
 8007fd8:	e78d      	b.n	8007ef6 <_strtod_l+0xab6>
 8007fda:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007fde:	e7db      	b.n	8007f98 <_strtod_l+0xb58>
 8007fe0:	a311      	add	r3, pc, #68	; (adr r3, 8008028 <_strtod_l+0xbe8>)
 8007fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe6:	f7f8 fd99 	bl	8000b1c <__aeabi_dcmplt>
 8007fea:	e7b2      	b.n	8007f52 <_strtod_l+0xb12>
 8007fec:	2300      	movs	r3, #0
 8007fee:	930a      	str	r3, [sp, #40]	; 0x28
 8007ff0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ff2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ff4:	6013      	str	r3, [r2, #0]
 8007ff6:	f7ff ba6b 	b.w	80074d0 <_strtod_l+0x90>
 8007ffa:	2a65      	cmp	r2, #101	; 0x65
 8007ffc:	f43f ab5f 	beq.w	80076be <_strtod_l+0x27e>
 8008000:	2a45      	cmp	r2, #69	; 0x45
 8008002:	f43f ab5c 	beq.w	80076be <_strtod_l+0x27e>
 8008006:	2301      	movs	r3, #1
 8008008:	f7ff bb94 	b.w	8007734 <_strtod_l+0x2f4>
 800800c:	f3af 8000 	nop.w
 8008010:	94a03595 	.word	0x94a03595
 8008014:	3fdfffff 	.word	0x3fdfffff
 8008018:	35afe535 	.word	0x35afe535
 800801c:	3fe00000 	.word	0x3fe00000
 8008020:	ffc00000 	.word	0xffc00000
 8008024:	41dfffff 	.word	0x41dfffff
 8008028:	94a03595 	.word	0x94a03595
 800802c:	3fcfffff 	.word	0x3fcfffff
 8008030:	3ff00000 	.word	0x3ff00000
 8008034:	7ff00000 	.word	0x7ff00000
 8008038:	7fe00000 	.word	0x7fe00000
 800803c:	7c9fffff 	.word	0x7c9fffff
 8008040:	3fe00000 	.word	0x3fe00000
 8008044:	bff00000 	.word	0xbff00000
 8008048:	7fefffff 	.word	0x7fefffff

0800804c <strtod>:
 800804c:	460a      	mov	r2, r1
 800804e:	4601      	mov	r1, r0
 8008050:	4802      	ldr	r0, [pc, #8]	; (800805c <strtod+0x10>)
 8008052:	4b03      	ldr	r3, [pc, #12]	; (8008060 <strtod+0x14>)
 8008054:	6800      	ldr	r0, [r0, #0]
 8008056:	f7ff b9f3 	b.w	8007440 <_strtod_l>
 800805a:	bf00      	nop
 800805c:	20000020 	.word	0x20000020
 8008060:	20000088 	.word	0x20000088

08008064 <quorem>:
 8008064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008068:	6903      	ldr	r3, [r0, #16]
 800806a:	690c      	ldr	r4, [r1, #16]
 800806c:	42a3      	cmp	r3, r4
 800806e:	4607      	mov	r7, r0
 8008070:	f2c0 8081 	blt.w	8008176 <quorem+0x112>
 8008074:	3c01      	subs	r4, #1
 8008076:	f101 0814 	add.w	r8, r1, #20
 800807a:	f100 0514 	add.w	r5, r0, #20
 800807e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008082:	9301      	str	r3, [sp, #4]
 8008084:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008088:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800808c:	3301      	adds	r3, #1
 800808e:	429a      	cmp	r2, r3
 8008090:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008094:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008098:	fbb2 f6f3 	udiv	r6, r2, r3
 800809c:	d331      	bcc.n	8008102 <quorem+0x9e>
 800809e:	f04f 0e00 	mov.w	lr, #0
 80080a2:	4640      	mov	r0, r8
 80080a4:	46ac      	mov	ip, r5
 80080a6:	46f2      	mov	sl, lr
 80080a8:	f850 2b04 	ldr.w	r2, [r0], #4
 80080ac:	b293      	uxth	r3, r2
 80080ae:	fb06 e303 	mla	r3, r6, r3, lr
 80080b2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80080b6:	b29b      	uxth	r3, r3
 80080b8:	ebaa 0303 	sub.w	r3, sl, r3
 80080bc:	f8dc a000 	ldr.w	sl, [ip]
 80080c0:	0c12      	lsrs	r2, r2, #16
 80080c2:	fa13 f38a 	uxtah	r3, r3, sl
 80080c6:	fb06 e202 	mla	r2, r6, r2, lr
 80080ca:	9300      	str	r3, [sp, #0]
 80080cc:	9b00      	ldr	r3, [sp, #0]
 80080ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80080d2:	b292      	uxth	r2, r2
 80080d4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80080d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80080dc:	f8bd 3000 	ldrh.w	r3, [sp]
 80080e0:	4581      	cmp	r9, r0
 80080e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080e6:	f84c 3b04 	str.w	r3, [ip], #4
 80080ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80080ee:	d2db      	bcs.n	80080a8 <quorem+0x44>
 80080f0:	f855 300b 	ldr.w	r3, [r5, fp]
 80080f4:	b92b      	cbnz	r3, 8008102 <quorem+0x9e>
 80080f6:	9b01      	ldr	r3, [sp, #4]
 80080f8:	3b04      	subs	r3, #4
 80080fa:	429d      	cmp	r5, r3
 80080fc:	461a      	mov	r2, r3
 80080fe:	d32e      	bcc.n	800815e <quorem+0xfa>
 8008100:	613c      	str	r4, [r7, #16]
 8008102:	4638      	mov	r0, r7
 8008104:	f001 fd7c 	bl	8009c00 <__mcmp>
 8008108:	2800      	cmp	r0, #0
 800810a:	db24      	blt.n	8008156 <quorem+0xf2>
 800810c:	3601      	adds	r6, #1
 800810e:	4628      	mov	r0, r5
 8008110:	f04f 0c00 	mov.w	ip, #0
 8008114:	f858 2b04 	ldr.w	r2, [r8], #4
 8008118:	f8d0 e000 	ldr.w	lr, [r0]
 800811c:	b293      	uxth	r3, r2
 800811e:	ebac 0303 	sub.w	r3, ip, r3
 8008122:	0c12      	lsrs	r2, r2, #16
 8008124:	fa13 f38e 	uxtah	r3, r3, lr
 8008128:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800812c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008130:	b29b      	uxth	r3, r3
 8008132:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008136:	45c1      	cmp	r9, r8
 8008138:	f840 3b04 	str.w	r3, [r0], #4
 800813c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008140:	d2e8      	bcs.n	8008114 <quorem+0xb0>
 8008142:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008146:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800814a:	b922      	cbnz	r2, 8008156 <quorem+0xf2>
 800814c:	3b04      	subs	r3, #4
 800814e:	429d      	cmp	r5, r3
 8008150:	461a      	mov	r2, r3
 8008152:	d30a      	bcc.n	800816a <quorem+0x106>
 8008154:	613c      	str	r4, [r7, #16]
 8008156:	4630      	mov	r0, r6
 8008158:	b003      	add	sp, #12
 800815a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800815e:	6812      	ldr	r2, [r2, #0]
 8008160:	3b04      	subs	r3, #4
 8008162:	2a00      	cmp	r2, #0
 8008164:	d1cc      	bne.n	8008100 <quorem+0x9c>
 8008166:	3c01      	subs	r4, #1
 8008168:	e7c7      	b.n	80080fa <quorem+0x96>
 800816a:	6812      	ldr	r2, [r2, #0]
 800816c:	3b04      	subs	r3, #4
 800816e:	2a00      	cmp	r2, #0
 8008170:	d1f0      	bne.n	8008154 <quorem+0xf0>
 8008172:	3c01      	subs	r4, #1
 8008174:	e7eb      	b.n	800814e <quorem+0xea>
 8008176:	2000      	movs	r0, #0
 8008178:	e7ee      	b.n	8008158 <quorem+0xf4>
 800817a:	0000      	movs	r0, r0
 800817c:	0000      	movs	r0, r0
	...

08008180 <_dtoa_r>:
 8008180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008184:	ed2d 8b04 	vpush	{d8-d9}
 8008188:	ec57 6b10 	vmov	r6, r7, d0
 800818c:	b093      	sub	sp, #76	; 0x4c
 800818e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008190:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008194:	9106      	str	r1, [sp, #24]
 8008196:	ee10 aa10 	vmov	sl, s0
 800819a:	4604      	mov	r4, r0
 800819c:	9209      	str	r2, [sp, #36]	; 0x24
 800819e:	930c      	str	r3, [sp, #48]	; 0x30
 80081a0:	46bb      	mov	fp, r7
 80081a2:	b975      	cbnz	r5, 80081c2 <_dtoa_r+0x42>
 80081a4:	2010      	movs	r0, #16
 80081a6:	f001 fa45 	bl	8009634 <malloc>
 80081aa:	4602      	mov	r2, r0
 80081ac:	6260      	str	r0, [r4, #36]	; 0x24
 80081ae:	b920      	cbnz	r0, 80081ba <_dtoa_r+0x3a>
 80081b0:	4ba7      	ldr	r3, [pc, #668]	; (8008450 <_dtoa_r+0x2d0>)
 80081b2:	21ea      	movs	r1, #234	; 0xea
 80081b4:	48a7      	ldr	r0, [pc, #668]	; (8008454 <_dtoa_r+0x2d4>)
 80081b6:	f002 fabb 	bl	800a730 <__assert_func>
 80081ba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80081be:	6005      	str	r5, [r0, #0]
 80081c0:	60c5      	str	r5, [r0, #12]
 80081c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081c4:	6819      	ldr	r1, [r3, #0]
 80081c6:	b151      	cbz	r1, 80081de <_dtoa_r+0x5e>
 80081c8:	685a      	ldr	r2, [r3, #4]
 80081ca:	604a      	str	r2, [r1, #4]
 80081cc:	2301      	movs	r3, #1
 80081ce:	4093      	lsls	r3, r2
 80081d0:	608b      	str	r3, [r1, #8]
 80081d2:	4620      	mov	r0, r4
 80081d4:	f001 fa88 	bl	80096e8 <_Bfree>
 80081d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081da:	2200      	movs	r2, #0
 80081dc:	601a      	str	r2, [r3, #0]
 80081de:	1e3b      	subs	r3, r7, #0
 80081e0:	bfaa      	itet	ge
 80081e2:	2300      	movge	r3, #0
 80081e4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80081e8:	f8c8 3000 	strge.w	r3, [r8]
 80081ec:	4b9a      	ldr	r3, [pc, #616]	; (8008458 <_dtoa_r+0x2d8>)
 80081ee:	bfbc      	itt	lt
 80081f0:	2201      	movlt	r2, #1
 80081f2:	f8c8 2000 	strlt.w	r2, [r8]
 80081f6:	ea33 030b 	bics.w	r3, r3, fp
 80081fa:	d11b      	bne.n	8008234 <_dtoa_r+0xb4>
 80081fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081fe:	f242 730f 	movw	r3, #9999	; 0x270f
 8008202:	6013      	str	r3, [r2, #0]
 8008204:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008208:	4333      	orrs	r3, r6
 800820a:	f000 8592 	beq.w	8008d32 <_dtoa_r+0xbb2>
 800820e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008210:	b963      	cbnz	r3, 800822c <_dtoa_r+0xac>
 8008212:	4b92      	ldr	r3, [pc, #584]	; (800845c <_dtoa_r+0x2dc>)
 8008214:	e022      	b.n	800825c <_dtoa_r+0xdc>
 8008216:	4b92      	ldr	r3, [pc, #584]	; (8008460 <_dtoa_r+0x2e0>)
 8008218:	9301      	str	r3, [sp, #4]
 800821a:	3308      	adds	r3, #8
 800821c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800821e:	6013      	str	r3, [r2, #0]
 8008220:	9801      	ldr	r0, [sp, #4]
 8008222:	b013      	add	sp, #76	; 0x4c
 8008224:	ecbd 8b04 	vpop	{d8-d9}
 8008228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800822c:	4b8b      	ldr	r3, [pc, #556]	; (800845c <_dtoa_r+0x2dc>)
 800822e:	9301      	str	r3, [sp, #4]
 8008230:	3303      	adds	r3, #3
 8008232:	e7f3      	b.n	800821c <_dtoa_r+0x9c>
 8008234:	2200      	movs	r2, #0
 8008236:	2300      	movs	r3, #0
 8008238:	4650      	mov	r0, sl
 800823a:	4659      	mov	r1, fp
 800823c:	f7f8 fc64 	bl	8000b08 <__aeabi_dcmpeq>
 8008240:	ec4b ab19 	vmov	d9, sl, fp
 8008244:	4680      	mov	r8, r0
 8008246:	b158      	cbz	r0, 8008260 <_dtoa_r+0xe0>
 8008248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800824a:	2301      	movs	r3, #1
 800824c:	6013      	str	r3, [r2, #0]
 800824e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008250:	2b00      	cmp	r3, #0
 8008252:	f000 856b 	beq.w	8008d2c <_dtoa_r+0xbac>
 8008256:	4883      	ldr	r0, [pc, #524]	; (8008464 <_dtoa_r+0x2e4>)
 8008258:	6018      	str	r0, [r3, #0]
 800825a:	1e43      	subs	r3, r0, #1
 800825c:	9301      	str	r3, [sp, #4]
 800825e:	e7df      	b.n	8008220 <_dtoa_r+0xa0>
 8008260:	ec4b ab10 	vmov	d0, sl, fp
 8008264:	aa10      	add	r2, sp, #64	; 0x40
 8008266:	a911      	add	r1, sp, #68	; 0x44
 8008268:	4620      	mov	r0, r4
 800826a:	f001 fdeb 	bl	8009e44 <__d2b>
 800826e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008272:	ee08 0a10 	vmov	s16, r0
 8008276:	2d00      	cmp	r5, #0
 8008278:	f000 8084 	beq.w	8008384 <_dtoa_r+0x204>
 800827c:	ee19 3a90 	vmov	r3, s19
 8008280:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008284:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008288:	4656      	mov	r6, sl
 800828a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800828e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008292:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008296:	4b74      	ldr	r3, [pc, #464]	; (8008468 <_dtoa_r+0x2e8>)
 8008298:	2200      	movs	r2, #0
 800829a:	4630      	mov	r0, r6
 800829c:	4639      	mov	r1, r7
 800829e:	f7f8 f813 	bl	80002c8 <__aeabi_dsub>
 80082a2:	a365      	add	r3, pc, #404	; (adr r3, 8008438 <_dtoa_r+0x2b8>)
 80082a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a8:	f7f8 f9c6 	bl	8000638 <__aeabi_dmul>
 80082ac:	a364      	add	r3, pc, #400	; (adr r3, 8008440 <_dtoa_r+0x2c0>)
 80082ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b2:	f7f8 f80b 	bl	80002cc <__adddf3>
 80082b6:	4606      	mov	r6, r0
 80082b8:	4628      	mov	r0, r5
 80082ba:	460f      	mov	r7, r1
 80082bc:	f7f8 f952 	bl	8000564 <__aeabi_i2d>
 80082c0:	a361      	add	r3, pc, #388	; (adr r3, 8008448 <_dtoa_r+0x2c8>)
 80082c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c6:	f7f8 f9b7 	bl	8000638 <__aeabi_dmul>
 80082ca:	4602      	mov	r2, r0
 80082cc:	460b      	mov	r3, r1
 80082ce:	4630      	mov	r0, r6
 80082d0:	4639      	mov	r1, r7
 80082d2:	f7f7 fffb 	bl	80002cc <__adddf3>
 80082d6:	4606      	mov	r6, r0
 80082d8:	460f      	mov	r7, r1
 80082da:	f7f8 fc5d 	bl	8000b98 <__aeabi_d2iz>
 80082de:	2200      	movs	r2, #0
 80082e0:	9000      	str	r0, [sp, #0]
 80082e2:	2300      	movs	r3, #0
 80082e4:	4630      	mov	r0, r6
 80082e6:	4639      	mov	r1, r7
 80082e8:	f7f8 fc18 	bl	8000b1c <__aeabi_dcmplt>
 80082ec:	b150      	cbz	r0, 8008304 <_dtoa_r+0x184>
 80082ee:	9800      	ldr	r0, [sp, #0]
 80082f0:	f7f8 f938 	bl	8000564 <__aeabi_i2d>
 80082f4:	4632      	mov	r2, r6
 80082f6:	463b      	mov	r3, r7
 80082f8:	f7f8 fc06 	bl	8000b08 <__aeabi_dcmpeq>
 80082fc:	b910      	cbnz	r0, 8008304 <_dtoa_r+0x184>
 80082fe:	9b00      	ldr	r3, [sp, #0]
 8008300:	3b01      	subs	r3, #1
 8008302:	9300      	str	r3, [sp, #0]
 8008304:	9b00      	ldr	r3, [sp, #0]
 8008306:	2b16      	cmp	r3, #22
 8008308:	d85a      	bhi.n	80083c0 <_dtoa_r+0x240>
 800830a:	9a00      	ldr	r2, [sp, #0]
 800830c:	4b57      	ldr	r3, [pc, #348]	; (800846c <_dtoa_r+0x2ec>)
 800830e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008316:	ec51 0b19 	vmov	r0, r1, d9
 800831a:	f7f8 fbff 	bl	8000b1c <__aeabi_dcmplt>
 800831e:	2800      	cmp	r0, #0
 8008320:	d050      	beq.n	80083c4 <_dtoa_r+0x244>
 8008322:	9b00      	ldr	r3, [sp, #0]
 8008324:	3b01      	subs	r3, #1
 8008326:	9300      	str	r3, [sp, #0]
 8008328:	2300      	movs	r3, #0
 800832a:	930b      	str	r3, [sp, #44]	; 0x2c
 800832c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800832e:	1b5d      	subs	r5, r3, r5
 8008330:	1e6b      	subs	r3, r5, #1
 8008332:	9305      	str	r3, [sp, #20]
 8008334:	bf45      	ittet	mi
 8008336:	f1c5 0301 	rsbmi	r3, r5, #1
 800833a:	9304      	strmi	r3, [sp, #16]
 800833c:	2300      	movpl	r3, #0
 800833e:	2300      	movmi	r3, #0
 8008340:	bf4c      	ite	mi
 8008342:	9305      	strmi	r3, [sp, #20]
 8008344:	9304      	strpl	r3, [sp, #16]
 8008346:	9b00      	ldr	r3, [sp, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	db3d      	blt.n	80083c8 <_dtoa_r+0x248>
 800834c:	9b05      	ldr	r3, [sp, #20]
 800834e:	9a00      	ldr	r2, [sp, #0]
 8008350:	920a      	str	r2, [sp, #40]	; 0x28
 8008352:	4413      	add	r3, r2
 8008354:	9305      	str	r3, [sp, #20]
 8008356:	2300      	movs	r3, #0
 8008358:	9307      	str	r3, [sp, #28]
 800835a:	9b06      	ldr	r3, [sp, #24]
 800835c:	2b09      	cmp	r3, #9
 800835e:	f200 8089 	bhi.w	8008474 <_dtoa_r+0x2f4>
 8008362:	2b05      	cmp	r3, #5
 8008364:	bfc4      	itt	gt
 8008366:	3b04      	subgt	r3, #4
 8008368:	9306      	strgt	r3, [sp, #24]
 800836a:	9b06      	ldr	r3, [sp, #24]
 800836c:	f1a3 0302 	sub.w	r3, r3, #2
 8008370:	bfcc      	ite	gt
 8008372:	2500      	movgt	r5, #0
 8008374:	2501      	movle	r5, #1
 8008376:	2b03      	cmp	r3, #3
 8008378:	f200 8087 	bhi.w	800848a <_dtoa_r+0x30a>
 800837c:	e8df f003 	tbb	[pc, r3]
 8008380:	59383a2d 	.word	0x59383a2d
 8008384:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008388:	441d      	add	r5, r3
 800838a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800838e:	2b20      	cmp	r3, #32
 8008390:	bfc1      	itttt	gt
 8008392:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008396:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800839a:	fa0b f303 	lslgt.w	r3, fp, r3
 800839e:	fa26 f000 	lsrgt.w	r0, r6, r0
 80083a2:	bfda      	itte	le
 80083a4:	f1c3 0320 	rsble	r3, r3, #32
 80083a8:	fa06 f003 	lslle.w	r0, r6, r3
 80083ac:	4318      	orrgt	r0, r3
 80083ae:	f7f8 f8c9 	bl	8000544 <__aeabi_ui2d>
 80083b2:	2301      	movs	r3, #1
 80083b4:	4606      	mov	r6, r0
 80083b6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80083ba:	3d01      	subs	r5, #1
 80083bc:	930e      	str	r3, [sp, #56]	; 0x38
 80083be:	e76a      	b.n	8008296 <_dtoa_r+0x116>
 80083c0:	2301      	movs	r3, #1
 80083c2:	e7b2      	b.n	800832a <_dtoa_r+0x1aa>
 80083c4:	900b      	str	r0, [sp, #44]	; 0x2c
 80083c6:	e7b1      	b.n	800832c <_dtoa_r+0x1ac>
 80083c8:	9b04      	ldr	r3, [sp, #16]
 80083ca:	9a00      	ldr	r2, [sp, #0]
 80083cc:	1a9b      	subs	r3, r3, r2
 80083ce:	9304      	str	r3, [sp, #16]
 80083d0:	4253      	negs	r3, r2
 80083d2:	9307      	str	r3, [sp, #28]
 80083d4:	2300      	movs	r3, #0
 80083d6:	930a      	str	r3, [sp, #40]	; 0x28
 80083d8:	e7bf      	b.n	800835a <_dtoa_r+0x1da>
 80083da:	2300      	movs	r3, #0
 80083dc:	9308      	str	r3, [sp, #32]
 80083de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	dc55      	bgt.n	8008490 <_dtoa_r+0x310>
 80083e4:	2301      	movs	r3, #1
 80083e6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80083ea:	461a      	mov	r2, r3
 80083ec:	9209      	str	r2, [sp, #36]	; 0x24
 80083ee:	e00c      	b.n	800840a <_dtoa_r+0x28a>
 80083f0:	2301      	movs	r3, #1
 80083f2:	e7f3      	b.n	80083dc <_dtoa_r+0x25c>
 80083f4:	2300      	movs	r3, #0
 80083f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083f8:	9308      	str	r3, [sp, #32]
 80083fa:	9b00      	ldr	r3, [sp, #0]
 80083fc:	4413      	add	r3, r2
 80083fe:	9302      	str	r3, [sp, #8]
 8008400:	3301      	adds	r3, #1
 8008402:	2b01      	cmp	r3, #1
 8008404:	9303      	str	r3, [sp, #12]
 8008406:	bfb8      	it	lt
 8008408:	2301      	movlt	r3, #1
 800840a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800840c:	2200      	movs	r2, #0
 800840e:	6042      	str	r2, [r0, #4]
 8008410:	2204      	movs	r2, #4
 8008412:	f102 0614 	add.w	r6, r2, #20
 8008416:	429e      	cmp	r6, r3
 8008418:	6841      	ldr	r1, [r0, #4]
 800841a:	d93d      	bls.n	8008498 <_dtoa_r+0x318>
 800841c:	4620      	mov	r0, r4
 800841e:	f001 f923 	bl	8009668 <_Balloc>
 8008422:	9001      	str	r0, [sp, #4]
 8008424:	2800      	cmp	r0, #0
 8008426:	d13b      	bne.n	80084a0 <_dtoa_r+0x320>
 8008428:	4b11      	ldr	r3, [pc, #68]	; (8008470 <_dtoa_r+0x2f0>)
 800842a:	4602      	mov	r2, r0
 800842c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008430:	e6c0      	b.n	80081b4 <_dtoa_r+0x34>
 8008432:	2301      	movs	r3, #1
 8008434:	e7df      	b.n	80083f6 <_dtoa_r+0x276>
 8008436:	bf00      	nop
 8008438:	636f4361 	.word	0x636f4361
 800843c:	3fd287a7 	.word	0x3fd287a7
 8008440:	8b60c8b3 	.word	0x8b60c8b3
 8008444:	3fc68a28 	.word	0x3fc68a28
 8008448:	509f79fb 	.word	0x509f79fb
 800844c:	3fd34413 	.word	0x3fd34413
 8008450:	0800acd5 	.word	0x0800acd5
 8008454:	0800acec 	.word	0x0800acec
 8008458:	7ff00000 	.word	0x7ff00000
 800845c:	0800acd1 	.word	0x0800acd1
 8008460:	0800acc8 	.word	0x0800acc8
 8008464:	0800ac55 	.word	0x0800ac55
 8008468:	3ff80000 	.word	0x3ff80000
 800846c:	0800aeb8 	.word	0x0800aeb8
 8008470:	0800ad47 	.word	0x0800ad47
 8008474:	2501      	movs	r5, #1
 8008476:	2300      	movs	r3, #0
 8008478:	9306      	str	r3, [sp, #24]
 800847a:	9508      	str	r5, [sp, #32]
 800847c:	f04f 33ff 	mov.w	r3, #4294967295
 8008480:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008484:	2200      	movs	r2, #0
 8008486:	2312      	movs	r3, #18
 8008488:	e7b0      	b.n	80083ec <_dtoa_r+0x26c>
 800848a:	2301      	movs	r3, #1
 800848c:	9308      	str	r3, [sp, #32]
 800848e:	e7f5      	b.n	800847c <_dtoa_r+0x2fc>
 8008490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008492:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008496:	e7b8      	b.n	800840a <_dtoa_r+0x28a>
 8008498:	3101      	adds	r1, #1
 800849a:	6041      	str	r1, [r0, #4]
 800849c:	0052      	lsls	r2, r2, #1
 800849e:	e7b8      	b.n	8008412 <_dtoa_r+0x292>
 80084a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084a2:	9a01      	ldr	r2, [sp, #4]
 80084a4:	601a      	str	r2, [r3, #0]
 80084a6:	9b03      	ldr	r3, [sp, #12]
 80084a8:	2b0e      	cmp	r3, #14
 80084aa:	f200 809d 	bhi.w	80085e8 <_dtoa_r+0x468>
 80084ae:	2d00      	cmp	r5, #0
 80084b0:	f000 809a 	beq.w	80085e8 <_dtoa_r+0x468>
 80084b4:	9b00      	ldr	r3, [sp, #0]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	dd32      	ble.n	8008520 <_dtoa_r+0x3a0>
 80084ba:	4ab7      	ldr	r2, [pc, #732]	; (8008798 <_dtoa_r+0x618>)
 80084bc:	f003 030f 	and.w	r3, r3, #15
 80084c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80084c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80084c8:	9b00      	ldr	r3, [sp, #0]
 80084ca:	05d8      	lsls	r0, r3, #23
 80084cc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80084d0:	d516      	bpl.n	8008500 <_dtoa_r+0x380>
 80084d2:	4bb2      	ldr	r3, [pc, #712]	; (800879c <_dtoa_r+0x61c>)
 80084d4:	ec51 0b19 	vmov	r0, r1, d9
 80084d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084dc:	f7f8 f9d6 	bl	800088c <__aeabi_ddiv>
 80084e0:	f007 070f 	and.w	r7, r7, #15
 80084e4:	4682      	mov	sl, r0
 80084e6:	468b      	mov	fp, r1
 80084e8:	2503      	movs	r5, #3
 80084ea:	4eac      	ldr	r6, [pc, #688]	; (800879c <_dtoa_r+0x61c>)
 80084ec:	b957      	cbnz	r7, 8008504 <_dtoa_r+0x384>
 80084ee:	4642      	mov	r2, r8
 80084f0:	464b      	mov	r3, r9
 80084f2:	4650      	mov	r0, sl
 80084f4:	4659      	mov	r1, fp
 80084f6:	f7f8 f9c9 	bl	800088c <__aeabi_ddiv>
 80084fa:	4682      	mov	sl, r0
 80084fc:	468b      	mov	fp, r1
 80084fe:	e028      	b.n	8008552 <_dtoa_r+0x3d2>
 8008500:	2502      	movs	r5, #2
 8008502:	e7f2      	b.n	80084ea <_dtoa_r+0x36a>
 8008504:	07f9      	lsls	r1, r7, #31
 8008506:	d508      	bpl.n	800851a <_dtoa_r+0x39a>
 8008508:	4640      	mov	r0, r8
 800850a:	4649      	mov	r1, r9
 800850c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008510:	f7f8 f892 	bl	8000638 <__aeabi_dmul>
 8008514:	3501      	adds	r5, #1
 8008516:	4680      	mov	r8, r0
 8008518:	4689      	mov	r9, r1
 800851a:	107f      	asrs	r7, r7, #1
 800851c:	3608      	adds	r6, #8
 800851e:	e7e5      	b.n	80084ec <_dtoa_r+0x36c>
 8008520:	f000 809b 	beq.w	800865a <_dtoa_r+0x4da>
 8008524:	9b00      	ldr	r3, [sp, #0]
 8008526:	4f9d      	ldr	r7, [pc, #628]	; (800879c <_dtoa_r+0x61c>)
 8008528:	425e      	negs	r6, r3
 800852a:	4b9b      	ldr	r3, [pc, #620]	; (8008798 <_dtoa_r+0x618>)
 800852c:	f006 020f 	and.w	r2, r6, #15
 8008530:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008538:	ec51 0b19 	vmov	r0, r1, d9
 800853c:	f7f8 f87c 	bl	8000638 <__aeabi_dmul>
 8008540:	1136      	asrs	r6, r6, #4
 8008542:	4682      	mov	sl, r0
 8008544:	468b      	mov	fp, r1
 8008546:	2300      	movs	r3, #0
 8008548:	2502      	movs	r5, #2
 800854a:	2e00      	cmp	r6, #0
 800854c:	d17a      	bne.n	8008644 <_dtoa_r+0x4c4>
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1d3      	bne.n	80084fa <_dtoa_r+0x37a>
 8008552:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008554:	2b00      	cmp	r3, #0
 8008556:	f000 8082 	beq.w	800865e <_dtoa_r+0x4de>
 800855a:	4b91      	ldr	r3, [pc, #580]	; (80087a0 <_dtoa_r+0x620>)
 800855c:	2200      	movs	r2, #0
 800855e:	4650      	mov	r0, sl
 8008560:	4659      	mov	r1, fp
 8008562:	f7f8 fadb 	bl	8000b1c <__aeabi_dcmplt>
 8008566:	2800      	cmp	r0, #0
 8008568:	d079      	beq.n	800865e <_dtoa_r+0x4de>
 800856a:	9b03      	ldr	r3, [sp, #12]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d076      	beq.n	800865e <_dtoa_r+0x4de>
 8008570:	9b02      	ldr	r3, [sp, #8]
 8008572:	2b00      	cmp	r3, #0
 8008574:	dd36      	ble.n	80085e4 <_dtoa_r+0x464>
 8008576:	9b00      	ldr	r3, [sp, #0]
 8008578:	4650      	mov	r0, sl
 800857a:	4659      	mov	r1, fp
 800857c:	1e5f      	subs	r7, r3, #1
 800857e:	2200      	movs	r2, #0
 8008580:	4b88      	ldr	r3, [pc, #544]	; (80087a4 <_dtoa_r+0x624>)
 8008582:	f7f8 f859 	bl	8000638 <__aeabi_dmul>
 8008586:	9e02      	ldr	r6, [sp, #8]
 8008588:	4682      	mov	sl, r0
 800858a:	468b      	mov	fp, r1
 800858c:	3501      	adds	r5, #1
 800858e:	4628      	mov	r0, r5
 8008590:	f7f7 ffe8 	bl	8000564 <__aeabi_i2d>
 8008594:	4652      	mov	r2, sl
 8008596:	465b      	mov	r3, fp
 8008598:	f7f8 f84e 	bl	8000638 <__aeabi_dmul>
 800859c:	4b82      	ldr	r3, [pc, #520]	; (80087a8 <_dtoa_r+0x628>)
 800859e:	2200      	movs	r2, #0
 80085a0:	f7f7 fe94 	bl	80002cc <__adddf3>
 80085a4:	46d0      	mov	r8, sl
 80085a6:	46d9      	mov	r9, fp
 80085a8:	4682      	mov	sl, r0
 80085aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80085ae:	2e00      	cmp	r6, #0
 80085b0:	d158      	bne.n	8008664 <_dtoa_r+0x4e4>
 80085b2:	4b7e      	ldr	r3, [pc, #504]	; (80087ac <_dtoa_r+0x62c>)
 80085b4:	2200      	movs	r2, #0
 80085b6:	4640      	mov	r0, r8
 80085b8:	4649      	mov	r1, r9
 80085ba:	f7f7 fe85 	bl	80002c8 <__aeabi_dsub>
 80085be:	4652      	mov	r2, sl
 80085c0:	465b      	mov	r3, fp
 80085c2:	4680      	mov	r8, r0
 80085c4:	4689      	mov	r9, r1
 80085c6:	f7f8 fac7 	bl	8000b58 <__aeabi_dcmpgt>
 80085ca:	2800      	cmp	r0, #0
 80085cc:	f040 8295 	bne.w	8008afa <_dtoa_r+0x97a>
 80085d0:	4652      	mov	r2, sl
 80085d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80085d6:	4640      	mov	r0, r8
 80085d8:	4649      	mov	r1, r9
 80085da:	f7f8 fa9f 	bl	8000b1c <__aeabi_dcmplt>
 80085de:	2800      	cmp	r0, #0
 80085e0:	f040 8289 	bne.w	8008af6 <_dtoa_r+0x976>
 80085e4:	ec5b ab19 	vmov	sl, fp, d9
 80085e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f2c0 8148 	blt.w	8008880 <_dtoa_r+0x700>
 80085f0:	9a00      	ldr	r2, [sp, #0]
 80085f2:	2a0e      	cmp	r2, #14
 80085f4:	f300 8144 	bgt.w	8008880 <_dtoa_r+0x700>
 80085f8:	4b67      	ldr	r3, [pc, #412]	; (8008798 <_dtoa_r+0x618>)
 80085fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008604:	2b00      	cmp	r3, #0
 8008606:	f280 80d5 	bge.w	80087b4 <_dtoa_r+0x634>
 800860a:	9b03      	ldr	r3, [sp, #12]
 800860c:	2b00      	cmp	r3, #0
 800860e:	f300 80d1 	bgt.w	80087b4 <_dtoa_r+0x634>
 8008612:	f040 826f 	bne.w	8008af4 <_dtoa_r+0x974>
 8008616:	4b65      	ldr	r3, [pc, #404]	; (80087ac <_dtoa_r+0x62c>)
 8008618:	2200      	movs	r2, #0
 800861a:	4640      	mov	r0, r8
 800861c:	4649      	mov	r1, r9
 800861e:	f7f8 f80b 	bl	8000638 <__aeabi_dmul>
 8008622:	4652      	mov	r2, sl
 8008624:	465b      	mov	r3, fp
 8008626:	f7f8 fa8d 	bl	8000b44 <__aeabi_dcmpge>
 800862a:	9e03      	ldr	r6, [sp, #12]
 800862c:	4637      	mov	r7, r6
 800862e:	2800      	cmp	r0, #0
 8008630:	f040 8245 	bne.w	8008abe <_dtoa_r+0x93e>
 8008634:	9d01      	ldr	r5, [sp, #4]
 8008636:	2331      	movs	r3, #49	; 0x31
 8008638:	f805 3b01 	strb.w	r3, [r5], #1
 800863c:	9b00      	ldr	r3, [sp, #0]
 800863e:	3301      	adds	r3, #1
 8008640:	9300      	str	r3, [sp, #0]
 8008642:	e240      	b.n	8008ac6 <_dtoa_r+0x946>
 8008644:	07f2      	lsls	r2, r6, #31
 8008646:	d505      	bpl.n	8008654 <_dtoa_r+0x4d4>
 8008648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800864c:	f7f7 fff4 	bl	8000638 <__aeabi_dmul>
 8008650:	3501      	adds	r5, #1
 8008652:	2301      	movs	r3, #1
 8008654:	1076      	asrs	r6, r6, #1
 8008656:	3708      	adds	r7, #8
 8008658:	e777      	b.n	800854a <_dtoa_r+0x3ca>
 800865a:	2502      	movs	r5, #2
 800865c:	e779      	b.n	8008552 <_dtoa_r+0x3d2>
 800865e:	9f00      	ldr	r7, [sp, #0]
 8008660:	9e03      	ldr	r6, [sp, #12]
 8008662:	e794      	b.n	800858e <_dtoa_r+0x40e>
 8008664:	9901      	ldr	r1, [sp, #4]
 8008666:	4b4c      	ldr	r3, [pc, #304]	; (8008798 <_dtoa_r+0x618>)
 8008668:	4431      	add	r1, r6
 800866a:	910d      	str	r1, [sp, #52]	; 0x34
 800866c:	9908      	ldr	r1, [sp, #32]
 800866e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008672:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008676:	2900      	cmp	r1, #0
 8008678:	d043      	beq.n	8008702 <_dtoa_r+0x582>
 800867a:	494d      	ldr	r1, [pc, #308]	; (80087b0 <_dtoa_r+0x630>)
 800867c:	2000      	movs	r0, #0
 800867e:	f7f8 f905 	bl	800088c <__aeabi_ddiv>
 8008682:	4652      	mov	r2, sl
 8008684:	465b      	mov	r3, fp
 8008686:	f7f7 fe1f 	bl	80002c8 <__aeabi_dsub>
 800868a:	9d01      	ldr	r5, [sp, #4]
 800868c:	4682      	mov	sl, r0
 800868e:	468b      	mov	fp, r1
 8008690:	4649      	mov	r1, r9
 8008692:	4640      	mov	r0, r8
 8008694:	f7f8 fa80 	bl	8000b98 <__aeabi_d2iz>
 8008698:	4606      	mov	r6, r0
 800869a:	f7f7 ff63 	bl	8000564 <__aeabi_i2d>
 800869e:	4602      	mov	r2, r0
 80086a0:	460b      	mov	r3, r1
 80086a2:	4640      	mov	r0, r8
 80086a4:	4649      	mov	r1, r9
 80086a6:	f7f7 fe0f 	bl	80002c8 <__aeabi_dsub>
 80086aa:	3630      	adds	r6, #48	; 0x30
 80086ac:	f805 6b01 	strb.w	r6, [r5], #1
 80086b0:	4652      	mov	r2, sl
 80086b2:	465b      	mov	r3, fp
 80086b4:	4680      	mov	r8, r0
 80086b6:	4689      	mov	r9, r1
 80086b8:	f7f8 fa30 	bl	8000b1c <__aeabi_dcmplt>
 80086bc:	2800      	cmp	r0, #0
 80086be:	d163      	bne.n	8008788 <_dtoa_r+0x608>
 80086c0:	4642      	mov	r2, r8
 80086c2:	464b      	mov	r3, r9
 80086c4:	4936      	ldr	r1, [pc, #216]	; (80087a0 <_dtoa_r+0x620>)
 80086c6:	2000      	movs	r0, #0
 80086c8:	f7f7 fdfe 	bl	80002c8 <__aeabi_dsub>
 80086cc:	4652      	mov	r2, sl
 80086ce:	465b      	mov	r3, fp
 80086d0:	f7f8 fa24 	bl	8000b1c <__aeabi_dcmplt>
 80086d4:	2800      	cmp	r0, #0
 80086d6:	f040 80b5 	bne.w	8008844 <_dtoa_r+0x6c4>
 80086da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086dc:	429d      	cmp	r5, r3
 80086de:	d081      	beq.n	80085e4 <_dtoa_r+0x464>
 80086e0:	4b30      	ldr	r3, [pc, #192]	; (80087a4 <_dtoa_r+0x624>)
 80086e2:	2200      	movs	r2, #0
 80086e4:	4650      	mov	r0, sl
 80086e6:	4659      	mov	r1, fp
 80086e8:	f7f7 ffa6 	bl	8000638 <__aeabi_dmul>
 80086ec:	4b2d      	ldr	r3, [pc, #180]	; (80087a4 <_dtoa_r+0x624>)
 80086ee:	4682      	mov	sl, r0
 80086f0:	468b      	mov	fp, r1
 80086f2:	4640      	mov	r0, r8
 80086f4:	4649      	mov	r1, r9
 80086f6:	2200      	movs	r2, #0
 80086f8:	f7f7 ff9e 	bl	8000638 <__aeabi_dmul>
 80086fc:	4680      	mov	r8, r0
 80086fe:	4689      	mov	r9, r1
 8008700:	e7c6      	b.n	8008690 <_dtoa_r+0x510>
 8008702:	4650      	mov	r0, sl
 8008704:	4659      	mov	r1, fp
 8008706:	f7f7 ff97 	bl	8000638 <__aeabi_dmul>
 800870a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800870c:	9d01      	ldr	r5, [sp, #4]
 800870e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008710:	4682      	mov	sl, r0
 8008712:	468b      	mov	fp, r1
 8008714:	4649      	mov	r1, r9
 8008716:	4640      	mov	r0, r8
 8008718:	f7f8 fa3e 	bl	8000b98 <__aeabi_d2iz>
 800871c:	4606      	mov	r6, r0
 800871e:	f7f7 ff21 	bl	8000564 <__aeabi_i2d>
 8008722:	3630      	adds	r6, #48	; 0x30
 8008724:	4602      	mov	r2, r0
 8008726:	460b      	mov	r3, r1
 8008728:	4640      	mov	r0, r8
 800872a:	4649      	mov	r1, r9
 800872c:	f7f7 fdcc 	bl	80002c8 <__aeabi_dsub>
 8008730:	f805 6b01 	strb.w	r6, [r5], #1
 8008734:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008736:	429d      	cmp	r5, r3
 8008738:	4680      	mov	r8, r0
 800873a:	4689      	mov	r9, r1
 800873c:	f04f 0200 	mov.w	r2, #0
 8008740:	d124      	bne.n	800878c <_dtoa_r+0x60c>
 8008742:	4b1b      	ldr	r3, [pc, #108]	; (80087b0 <_dtoa_r+0x630>)
 8008744:	4650      	mov	r0, sl
 8008746:	4659      	mov	r1, fp
 8008748:	f7f7 fdc0 	bl	80002cc <__adddf3>
 800874c:	4602      	mov	r2, r0
 800874e:	460b      	mov	r3, r1
 8008750:	4640      	mov	r0, r8
 8008752:	4649      	mov	r1, r9
 8008754:	f7f8 fa00 	bl	8000b58 <__aeabi_dcmpgt>
 8008758:	2800      	cmp	r0, #0
 800875a:	d173      	bne.n	8008844 <_dtoa_r+0x6c4>
 800875c:	4652      	mov	r2, sl
 800875e:	465b      	mov	r3, fp
 8008760:	4913      	ldr	r1, [pc, #76]	; (80087b0 <_dtoa_r+0x630>)
 8008762:	2000      	movs	r0, #0
 8008764:	f7f7 fdb0 	bl	80002c8 <__aeabi_dsub>
 8008768:	4602      	mov	r2, r0
 800876a:	460b      	mov	r3, r1
 800876c:	4640      	mov	r0, r8
 800876e:	4649      	mov	r1, r9
 8008770:	f7f8 f9d4 	bl	8000b1c <__aeabi_dcmplt>
 8008774:	2800      	cmp	r0, #0
 8008776:	f43f af35 	beq.w	80085e4 <_dtoa_r+0x464>
 800877a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800877c:	1e6b      	subs	r3, r5, #1
 800877e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008780:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008784:	2b30      	cmp	r3, #48	; 0x30
 8008786:	d0f8      	beq.n	800877a <_dtoa_r+0x5fa>
 8008788:	9700      	str	r7, [sp, #0]
 800878a:	e049      	b.n	8008820 <_dtoa_r+0x6a0>
 800878c:	4b05      	ldr	r3, [pc, #20]	; (80087a4 <_dtoa_r+0x624>)
 800878e:	f7f7 ff53 	bl	8000638 <__aeabi_dmul>
 8008792:	4680      	mov	r8, r0
 8008794:	4689      	mov	r9, r1
 8008796:	e7bd      	b.n	8008714 <_dtoa_r+0x594>
 8008798:	0800aeb8 	.word	0x0800aeb8
 800879c:	0800ae90 	.word	0x0800ae90
 80087a0:	3ff00000 	.word	0x3ff00000
 80087a4:	40240000 	.word	0x40240000
 80087a8:	401c0000 	.word	0x401c0000
 80087ac:	40140000 	.word	0x40140000
 80087b0:	3fe00000 	.word	0x3fe00000
 80087b4:	9d01      	ldr	r5, [sp, #4]
 80087b6:	4656      	mov	r6, sl
 80087b8:	465f      	mov	r7, fp
 80087ba:	4642      	mov	r2, r8
 80087bc:	464b      	mov	r3, r9
 80087be:	4630      	mov	r0, r6
 80087c0:	4639      	mov	r1, r7
 80087c2:	f7f8 f863 	bl	800088c <__aeabi_ddiv>
 80087c6:	f7f8 f9e7 	bl	8000b98 <__aeabi_d2iz>
 80087ca:	4682      	mov	sl, r0
 80087cc:	f7f7 feca 	bl	8000564 <__aeabi_i2d>
 80087d0:	4642      	mov	r2, r8
 80087d2:	464b      	mov	r3, r9
 80087d4:	f7f7 ff30 	bl	8000638 <__aeabi_dmul>
 80087d8:	4602      	mov	r2, r0
 80087da:	460b      	mov	r3, r1
 80087dc:	4630      	mov	r0, r6
 80087de:	4639      	mov	r1, r7
 80087e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80087e4:	f7f7 fd70 	bl	80002c8 <__aeabi_dsub>
 80087e8:	f805 6b01 	strb.w	r6, [r5], #1
 80087ec:	9e01      	ldr	r6, [sp, #4]
 80087ee:	9f03      	ldr	r7, [sp, #12]
 80087f0:	1bae      	subs	r6, r5, r6
 80087f2:	42b7      	cmp	r7, r6
 80087f4:	4602      	mov	r2, r0
 80087f6:	460b      	mov	r3, r1
 80087f8:	d135      	bne.n	8008866 <_dtoa_r+0x6e6>
 80087fa:	f7f7 fd67 	bl	80002cc <__adddf3>
 80087fe:	4642      	mov	r2, r8
 8008800:	464b      	mov	r3, r9
 8008802:	4606      	mov	r6, r0
 8008804:	460f      	mov	r7, r1
 8008806:	f7f8 f9a7 	bl	8000b58 <__aeabi_dcmpgt>
 800880a:	b9d0      	cbnz	r0, 8008842 <_dtoa_r+0x6c2>
 800880c:	4642      	mov	r2, r8
 800880e:	464b      	mov	r3, r9
 8008810:	4630      	mov	r0, r6
 8008812:	4639      	mov	r1, r7
 8008814:	f7f8 f978 	bl	8000b08 <__aeabi_dcmpeq>
 8008818:	b110      	cbz	r0, 8008820 <_dtoa_r+0x6a0>
 800881a:	f01a 0f01 	tst.w	sl, #1
 800881e:	d110      	bne.n	8008842 <_dtoa_r+0x6c2>
 8008820:	4620      	mov	r0, r4
 8008822:	ee18 1a10 	vmov	r1, s16
 8008826:	f000 ff5f 	bl	80096e8 <_Bfree>
 800882a:	2300      	movs	r3, #0
 800882c:	9800      	ldr	r0, [sp, #0]
 800882e:	702b      	strb	r3, [r5, #0]
 8008830:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008832:	3001      	adds	r0, #1
 8008834:	6018      	str	r0, [r3, #0]
 8008836:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008838:	2b00      	cmp	r3, #0
 800883a:	f43f acf1 	beq.w	8008220 <_dtoa_r+0xa0>
 800883e:	601d      	str	r5, [r3, #0]
 8008840:	e4ee      	b.n	8008220 <_dtoa_r+0xa0>
 8008842:	9f00      	ldr	r7, [sp, #0]
 8008844:	462b      	mov	r3, r5
 8008846:	461d      	mov	r5, r3
 8008848:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800884c:	2a39      	cmp	r2, #57	; 0x39
 800884e:	d106      	bne.n	800885e <_dtoa_r+0x6de>
 8008850:	9a01      	ldr	r2, [sp, #4]
 8008852:	429a      	cmp	r2, r3
 8008854:	d1f7      	bne.n	8008846 <_dtoa_r+0x6c6>
 8008856:	9901      	ldr	r1, [sp, #4]
 8008858:	2230      	movs	r2, #48	; 0x30
 800885a:	3701      	adds	r7, #1
 800885c:	700a      	strb	r2, [r1, #0]
 800885e:	781a      	ldrb	r2, [r3, #0]
 8008860:	3201      	adds	r2, #1
 8008862:	701a      	strb	r2, [r3, #0]
 8008864:	e790      	b.n	8008788 <_dtoa_r+0x608>
 8008866:	4ba6      	ldr	r3, [pc, #664]	; (8008b00 <_dtoa_r+0x980>)
 8008868:	2200      	movs	r2, #0
 800886a:	f7f7 fee5 	bl	8000638 <__aeabi_dmul>
 800886e:	2200      	movs	r2, #0
 8008870:	2300      	movs	r3, #0
 8008872:	4606      	mov	r6, r0
 8008874:	460f      	mov	r7, r1
 8008876:	f7f8 f947 	bl	8000b08 <__aeabi_dcmpeq>
 800887a:	2800      	cmp	r0, #0
 800887c:	d09d      	beq.n	80087ba <_dtoa_r+0x63a>
 800887e:	e7cf      	b.n	8008820 <_dtoa_r+0x6a0>
 8008880:	9a08      	ldr	r2, [sp, #32]
 8008882:	2a00      	cmp	r2, #0
 8008884:	f000 80d7 	beq.w	8008a36 <_dtoa_r+0x8b6>
 8008888:	9a06      	ldr	r2, [sp, #24]
 800888a:	2a01      	cmp	r2, #1
 800888c:	f300 80ba 	bgt.w	8008a04 <_dtoa_r+0x884>
 8008890:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008892:	2a00      	cmp	r2, #0
 8008894:	f000 80b2 	beq.w	80089fc <_dtoa_r+0x87c>
 8008898:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800889c:	9e07      	ldr	r6, [sp, #28]
 800889e:	9d04      	ldr	r5, [sp, #16]
 80088a0:	9a04      	ldr	r2, [sp, #16]
 80088a2:	441a      	add	r2, r3
 80088a4:	9204      	str	r2, [sp, #16]
 80088a6:	9a05      	ldr	r2, [sp, #20]
 80088a8:	2101      	movs	r1, #1
 80088aa:	441a      	add	r2, r3
 80088ac:	4620      	mov	r0, r4
 80088ae:	9205      	str	r2, [sp, #20]
 80088b0:	f001 f81c 	bl	80098ec <__i2b>
 80088b4:	4607      	mov	r7, r0
 80088b6:	2d00      	cmp	r5, #0
 80088b8:	dd0c      	ble.n	80088d4 <_dtoa_r+0x754>
 80088ba:	9b05      	ldr	r3, [sp, #20]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	dd09      	ble.n	80088d4 <_dtoa_r+0x754>
 80088c0:	42ab      	cmp	r3, r5
 80088c2:	9a04      	ldr	r2, [sp, #16]
 80088c4:	bfa8      	it	ge
 80088c6:	462b      	movge	r3, r5
 80088c8:	1ad2      	subs	r2, r2, r3
 80088ca:	9204      	str	r2, [sp, #16]
 80088cc:	9a05      	ldr	r2, [sp, #20]
 80088ce:	1aed      	subs	r5, r5, r3
 80088d0:	1ad3      	subs	r3, r2, r3
 80088d2:	9305      	str	r3, [sp, #20]
 80088d4:	9b07      	ldr	r3, [sp, #28]
 80088d6:	b31b      	cbz	r3, 8008920 <_dtoa_r+0x7a0>
 80088d8:	9b08      	ldr	r3, [sp, #32]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f000 80af 	beq.w	8008a3e <_dtoa_r+0x8be>
 80088e0:	2e00      	cmp	r6, #0
 80088e2:	dd13      	ble.n	800890c <_dtoa_r+0x78c>
 80088e4:	4639      	mov	r1, r7
 80088e6:	4632      	mov	r2, r6
 80088e8:	4620      	mov	r0, r4
 80088ea:	f001 f8bf 	bl	8009a6c <__pow5mult>
 80088ee:	ee18 2a10 	vmov	r2, s16
 80088f2:	4601      	mov	r1, r0
 80088f4:	4607      	mov	r7, r0
 80088f6:	4620      	mov	r0, r4
 80088f8:	f001 f80e 	bl	8009918 <__multiply>
 80088fc:	ee18 1a10 	vmov	r1, s16
 8008900:	4680      	mov	r8, r0
 8008902:	4620      	mov	r0, r4
 8008904:	f000 fef0 	bl	80096e8 <_Bfree>
 8008908:	ee08 8a10 	vmov	s16, r8
 800890c:	9b07      	ldr	r3, [sp, #28]
 800890e:	1b9a      	subs	r2, r3, r6
 8008910:	d006      	beq.n	8008920 <_dtoa_r+0x7a0>
 8008912:	ee18 1a10 	vmov	r1, s16
 8008916:	4620      	mov	r0, r4
 8008918:	f001 f8a8 	bl	8009a6c <__pow5mult>
 800891c:	ee08 0a10 	vmov	s16, r0
 8008920:	2101      	movs	r1, #1
 8008922:	4620      	mov	r0, r4
 8008924:	f000 ffe2 	bl	80098ec <__i2b>
 8008928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800892a:	2b00      	cmp	r3, #0
 800892c:	4606      	mov	r6, r0
 800892e:	f340 8088 	ble.w	8008a42 <_dtoa_r+0x8c2>
 8008932:	461a      	mov	r2, r3
 8008934:	4601      	mov	r1, r0
 8008936:	4620      	mov	r0, r4
 8008938:	f001 f898 	bl	8009a6c <__pow5mult>
 800893c:	9b06      	ldr	r3, [sp, #24]
 800893e:	2b01      	cmp	r3, #1
 8008940:	4606      	mov	r6, r0
 8008942:	f340 8081 	ble.w	8008a48 <_dtoa_r+0x8c8>
 8008946:	f04f 0800 	mov.w	r8, #0
 800894a:	6933      	ldr	r3, [r6, #16]
 800894c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008950:	6918      	ldr	r0, [r3, #16]
 8008952:	f000 ff7b 	bl	800984c <__hi0bits>
 8008956:	f1c0 0020 	rsb	r0, r0, #32
 800895a:	9b05      	ldr	r3, [sp, #20]
 800895c:	4418      	add	r0, r3
 800895e:	f010 001f 	ands.w	r0, r0, #31
 8008962:	f000 8092 	beq.w	8008a8a <_dtoa_r+0x90a>
 8008966:	f1c0 0320 	rsb	r3, r0, #32
 800896a:	2b04      	cmp	r3, #4
 800896c:	f340 808a 	ble.w	8008a84 <_dtoa_r+0x904>
 8008970:	f1c0 001c 	rsb	r0, r0, #28
 8008974:	9b04      	ldr	r3, [sp, #16]
 8008976:	4403      	add	r3, r0
 8008978:	9304      	str	r3, [sp, #16]
 800897a:	9b05      	ldr	r3, [sp, #20]
 800897c:	4403      	add	r3, r0
 800897e:	4405      	add	r5, r0
 8008980:	9305      	str	r3, [sp, #20]
 8008982:	9b04      	ldr	r3, [sp, #16]
 8008984:	2b00      	cmp	r3, #0
 8008986:	dd07      	ble.n	8008998 <_dtoa_r+0x818>
 8008988:	ee18 1a10 	vmov	r1, s16
 800898c:	461a      	mov	r2, r3
 800898e:	4620      	mov	r0, r4
 8008990:	f001 f8c6 	bl	8009b20 <__lshift>
 8008994:	ee08 0a10 	vmov	s16, r0
 8008998:	9b05      	ldr	r3, [sp, #20]
 800899a:	2b00      	cmp	r3, #0
 800899c:	dd05      	ble.n	80089aa <_dtoa_r+0x82a>
 800899e:	4631      	mov	r1, r6
 80089a0:	461a      	mov	r2, r3
 80089a2:	4620      	mov	r0, r4
 80089a4:	f001 f8bc 	bl	8009b20 <__lshift>
 80089a8:	4606      	mov	r6, r0
 80089aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d06e      	beq.n	8008a8e <_dtoa_r+0x90e>
 80089b0:	ee18 0a10 	vmov	r0, s16
 80089b4:	4631      	mov	r1, r6
 80089b6:	f001 f923 	bl	8009c00 <__mcmp>
 80089ba:	2800      	cmp	r0, #0
 80089bc:	da67      	bge.n	8008a8e <_dtoa_r+0x90e>
 80089be:	9b00      	ldr	r3, [sp, #0]
 80089c0:	3b01      	subs	r3, #1
 80089c2:	ee18 1a10 	vmov	r1, s16
 80089c6:	9300      	str	r3, [sp, #0]
 80089c8:	220a      	movs	r2, #10
 80089ca:	2300      	movs	r3, #0
 80089cc:	4620      	mov	r0, r4
 80089ce:	f000 fead 	bl	800972c <__multadd>
 80089d2:	9b08      	ldr	r3, [sp, #32]
 80089d4:	ee08 0a10 	vmov	s16, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f000 81b1 	beq.w	8008d40 <_dtoa_r+0xbc0>
 80089de:	2300      	movs	r3, #0
 80089e0:	4639      	mov	r1, r7
 80089e2:	220a      	movs	r2, #10
 80089e4:	4620      	mov	r0, r4
 80089e6:	f000 fea1 	bl	800972c <__multadd>
 80089ea:	9b02      	ldr	r3, [sp, #8]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	4607      	mov	r7, r0
 80089f0:	f300 808e 	bgt.w	8008b10 <_dtoa_r+0x990>
 80089f4:	9b06      	ldr	r3, [sp, #24]
 80089f6:	2b02      	cmp	r3, #2
 80089f8:	dc51      	bgt.n	8008a9e <_dtoa_r+0x91e>
 80089fa:	e089      	b.n	8008b10 <_dtoa_r+0x990>
 80089fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a02:	e74b      	b.n	800889c <_dtoa_r+0x71c>
 8008a04:	9b03      	ldr	r3, [sp, #12]
 8008a06:	1e5e      	subs	r6, r3, #1
 8008a08:	9b07      	ldr	r3, [sp, #28]
 8008a0a:	42b3      	cmp	r3, r6
 8008a0c:	bfbf      	itttt	lt
 8008a0e:	9b07      	ldrlt	r3, [sp, #28]
 8008a10:	9607      	strlt	r6, [sp, #28]
 8008a12:	1af2      	sublt	r2, r6, r3
 8008a14:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008a16:	bfb6      	itet	lt
 8008a18:	189b      	addlt	r3, r3, r2
 8008a1a:	1b9e      	subge	r6, r3, r6
 8008a1c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008a1e:	9b03      	ldr	r3, [sp, #12]
 8008a20:	bfb8      	it	lt
 8008a22:	2600      	movlt	r6, #0
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	bfb7      	itett	lt
 8008a28:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008a2c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008a30:	1a9d      	sublt	r5, r3, r2
 8008a32:	2300      	movlt	r3, #0
 8008a34:	e734      	b.n	80088a0 <_dtoa_r+0x720>
 8008a36:	9e07      	ldr	r6, [sp, #28]
 8008a38:	9d04      	ldr	r5, [sp, #16]
 8008a3a:	9f08      	ldr	r7, [sp, #32]
 8008a3c:	e73b      	b.n	80088b6 <_dtoa_r+0x736>
 8008a3e:	9a07      	ldr	r2, [sp, #28]
 8008a40:	e767      	b.n	8008912 <_dtoa_r+0x792>
 8008a42:	9b06      	ldr	r3, [sp, #24]
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	dc18      	bgt.n	8008a7a <_dtoa_r+0x8fa>
 8008a48:	f1ba 0f00 	cmp.w	sl, #0
 8008a4c:	d115      	bne.n	8008a7a <_dtoa_r+0x8fa>
 8008a4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a52:	b993      	cbnz	r3, 8008a7a <_dtoa_r+0x8fa>
 8008a54:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a58:	0d1b      	lsrs	r3, r3, #20
 8008a5a:	051b      	lsls	r3, r3, #20
 8008a5c:	b183      	cbz	r3, 8008a80 <_dtoa_r+0x900>
 8008a5e:	9b04      	ldr	r3, [sp, #16]
 8008a60:	3301      	adds	r3, #1
 8008a62:	9304      	str	r3, [sp, #16]
 8008a64:	9b05      	ldr	r3, [sp, #20]
 8008a66:	3301      	adds	r3, #1
 8008a68:	9305      	str	r3, [sp, #20]
 8008a6a:	f04f 0801 	mov.w	r8, #1
 8008a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f47f af6a 	bne.w	800894a <_dtoa_r+0x7ca>
 8008a76:	2001      	movs	r0, #1
 8008a78:	e76f      	b.n	800895a <_dtoa_r+0x7da>
 8008a7a:	f04f 0800 	mov.w	r8, #0
 8008a7e:	e7f6      	b.n	8008a6e <_dtoa_r+0x8ee>
 8008a80:	4698      	mov	r8, r3
 8008a82:	e7f4      	b.n	8008a6e <_dtoa_r+0x8ee>
 8008a84:	f43f af7d 	beq.w	8008982 <_dtoa_r+0x802>
 8008a88:	4618      	mov	r0, r3
 8008a8a:	301c      	adds	r0, #28
 8008a8c:	e772      	b.n	8008974 <_dtoa_r+0x7f4>
 8008a8e:	9b03      	ldr	r3, [sp, #12]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	dc37      	bgt.n	8008b04 <_dtoa_r+0x984>
 8008a94:	9b06      	ldr	r3, [sp, #24]
 8008a96:	2b02      	cmp	r3, #2
 8008a98:	dd34      	ble.n	8008b04 <_dtoa_r+0x984>
 8008a9a:	9b03      	ldr	r3, [sp, #12]
 8008a9c:	9302      	str	r3, [sp, #8]
 8008a9e:	9b02      	ldr	r3, [sp, #8]
 8008aa0:	b96b      	cbnz	r3, 8008abe <_dtoa_r+0x93e>
 8008aa2:	4631      	mov	r1, r6
 8008aa4:	2205      	movs	r2, #5
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	f000 fe40 	bl	800972c <__multadd>
 8008aac:	4601      	mov	r1, r0
 8008aae:	4606      	mov	r6, r0
 8008ab0:	ee18 0a10 	vmov	r0, s16
 8008ab4:	f001 f8a4 	bl	8009c00 <__mcmp>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	f73f adbb 	bgt.w	8008634 <_dtoa_r+0x4b4>
 8008abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ac0:	9d01      	ldr	r5, [sp, #4]
 8008ac2:	43db      	mvns	r3, r3
 8008ac4:	9300      	str	r3, [sp, #0]
 8008ac6:	f04f 0800 	mov.w	r8, #0
 8008aca:	4631      	mov	r1, r6
 8008acc:	4620      	mov	r0, r4
 8008ace:	f000 fe0b 	bl	80096e8 <_Bfree>
 8008ad2:	2f00      	cmp	r7, #0
 8008ad4:	f43f aea4 	beq.w	8008820 <_dtoa_r+0x6a0>
 8008ad8:	f1b8 0f00 	cmp.w	r8, #0
 8008adc:	d005      	beq.n	8008aea <_dtoa_r+0x96a>
 8008ade:	45b8      	cmp	r8, r7
 8008ae0:	d003      	beq.n	8008aea <_dtoa_r+0x96a>
 8008ae2:	4641      	mov	r1, r8
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	f000 fdff 	bl	80096e8 <_Bfree>
 8008aea:	4639      	mov	r1, r7
 8008aec:	4620      	mov	r0, r4
 8008aee:	f000 fdfb 	bl	80096e8 <_Bfree>
 8008af2:	e695      	b.n	8008820 <_dtoa_r+0x6a0>
 8008af4:	2600      	movs	r6, #0
 8008af6:	4637      	mov	r7, r6
 8008af8:	e7e1      	b.n	8008abe <_dtoa_r+0x93e>
 8008afa:	9700      	str	r7, [sp, #0]
 8008afc:	4637      	mov	r7, r6
 8008afe:	e599      	b.n	8008634 <_dtoa_r+0x4b4>
 8008b00:	40240000 	.word	0x40240000
 8008b04:	9b08      	ldr	r3, [sp, #32]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f000 80ca 	beq.w	8008ca0 <_dtoa_r+0xb20>
 8008b0c:	9b03      	ldr	r3, [sp, #12]
 8008b0e:	9302      	str	r3, [sp, #8]
 8008b10:	2d00      	cmp	r5, #0
 8008b12:	dd05      	ble.n	8008b20 <_dtoa_r+0x9a0>
 8008b14:	4639      	mov	r1, r7
 8008b16:	462a      	mov	r2, r5
 8008b18:	4620      	mov	r0, r4
 8008b1a:	f001 f801 	bl	8009b20 <__lshift>
 8008b1e:	4607      	mov	r7, r0
 8008b20:	f1b8 0f00 	cmp.w	r8, #0
 8008b24:	d05b      	beq.n	8008bde <_dtoa_r+0xa5e>
 8008b26:	6879      	ldr	r1, [r7, #4]
 8008b28:	4620      	mov	r0, r4
 8008b2a:	f000 fd9d 	bl	8009668 <_Balloc>
 8008b2e:	4605      	mov	r5, r0
 8008b30:	b928      	cbnz	r0, 8008b3e <_dtoa_r+0x9be>
 8008b32:	4b87      	ldr	r3, [pc, #540]	; (8008d50 <_dtoa_r+0xbd0>)
 8008b34:	4602      	mov	r2, r0
 8008b36:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008b3a:	f7ff bb3b 	b.w	80081b4 <_dtoa_r+0x34>
 8008b3e:	693a      	ldr	r2, [r7, #16]
 8008b40:	3202      	adds	r2, #2
 8008b42:	0092      	lsls	r2, r2, #2
 8008b44:	f107 010c 	add.w	r1, r7, #12
 8008b48:	300c      	adds	r0, #12
 8008b4a:	f7fd ffc5 	bl	8006ad8 <memcpy>
 8008b4e:	2201      	movs	r2, #1
 8008b50:	4629      	mov	r1, r5
 8008b52:	4620      	mov	r0, r4
 8008b54:	f000 ffe4 	bl	8009b20 <__lshift>
 8008b58:	9b01      	ldr	r3, [sp, #4]
 8008b5a:	f103 0901 	add.w	r9, r3, #1
 8008b5e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008b62:	4413      	add	r3, r2
 8008b64:	9305      	str	r3, [sp, #20]
 8008b66:	f00a 0301 	and.w	r3, sl, #1
 8008b6a:	46b8      	mov	r8, r7
 8008b6c:	9304      	str	r3, [sp, #16]
 8008b6e:	4607      	mov	r7, r0
 8008b70:	4631      	mov	r1, r6
 8008b72:	ee18 0a10 	vmov	r0, s16
 8008b76:	f7ff fa75 	bl	8008064 <quorem>
 8008b7a:	4641      	mov	r1, r8
 8008b7c:	9002      	str	r0, [sp, #8]
 8008b7e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008b82:	ee18 0a10 	vmov	r0, s16
 8008b86:	f001 f83b 	bl	8009c00 <__mcmp>
 8008b8a:	463a      	mov	r2, r7
 8008b8c:	9003      	str	r0, [sp, #12]
 8008b8e:	4631      	mov	r1, r6
 8008b90:	4620      	mov	r0, r4
 8008b92:	f001 f851 	bl	8009c38 <__mdiff>
 8008b96:	68c2      	ldr	r2, [r0, #12]
 8008b98:	f109 3bff 	add.w	fp, r9, #4294967295
 8008b9c:	4605      	mov	r5, r0
 8008b9e:	bb02      	cbnz	r2, 8008be2 <_dtoa_r+0xa62>
 8008ba0:	4601      	mov	r1, r0
 8008ba2:	ee18 0a10 	vmov	r0, s16
 8008ba6:	f001 f82b 	bl	8009c00 <__mcmp>
 8008baa:	4602      	mov	r2, r0
 8008bac:	4629      	mov	r1, r5
 8008bae:	4620      	mov	r0, r4
 8008bb0:	9207      	str	r2, [sp, #28]
 8008bb2:	f000 fd99 	bl	80096e8 <_Bfree>
 8008bb6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008bba:	ea43 0102 	orr.w	r1, r3, r2
 8008bbe:	9b04      	ldr	r3, [sp, #16]
 8008bc0:	430b      	orrs	r3, r1
 8008bc2:	464d      	mov	r5, r9
 8008bc4:	d10f      	bne.n	8008be6 <_dtoa_r+0xa66>
 8008bc6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008bca:	d02a      	beq.n	8008c22 <_dtoa_r+0xaa2>
 8008bcc:	9b03      	ldr	r3, [sp, #12]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	dd02      	ble.n	8008bd8 <_dtoa_r+0xa58>
 8008bd2:	9b02      	ldr	r3, [sp, #8]
 8008bd4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008bd8:	f88b a000 	strb.w	sl, [fp]
 8008bdc:	e775      	b.n	8008aca <_dtoa_r+0x94a>
 8008bde:	4638      	mov	r0, r7
 8008be0:	e7ba      	b.n	8008b58 <_dtoa_r+0x9d8>
 8008be2:	2201      	movs	r2, #1
 8008be4:	e7e2      	b.n	8008bac <_dtoa_r+0xa2c>
 8008be6:	9b03      	ldr	r3, [sp, #12]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	db04      	blt.n	8008bf6 <_dtoa_r+0xa76>
 8008bec:	9906      	ldr	r1, [sp, #24]
 8008bee:	430b      	orrs	r3, r1
 8008bf0:	9904      	ldr	r1, [sp, #16]
 8008bf2:	430b      	orrs	r3, r1
 8008bf4:	d122      	bne.n	8008c3c <_dtoa_r+0xabc>
 8008bf6:	2a00      	cmp	r2, #0
 8008bf8:	ddee      	ble.n	8008bd8 <_dtoa_r+0xa58>
 8008bfa:	ee18 1a10 	vmov	r1, s16
 8008bfe:	2201      	movs	r2, #1
 8008c00:	4620      	mov	r0, r4
 8008c02:	f000 ff8d 	bl	8009b20 <__lshift>
 8008c06:	4631      	mov	r1, r6
 8008c08:	ee08 0a10 	vmov	s16, r0
 8008c0c:	f000 fff8 	bl	8009c00 <__mcmp>
 8008c10:	2800      	cmp	r0, #0
 8008c12:	dc03      	bgt.n	8008c1c <_dtoa_r+0xa9c>
 8008c14:	d1e0      	bne.n	8008bd8 <_dtoa_r+0xa58>
 8008c16:	f01a 0f01 	tst.w	sl, #1
 8008c1a:	d0dd      	beq.n	8008bd8 <_dtoa_r+0xa58>
 8008c1c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c20:	d1d7      	bne.n	8008bd2 <_dtoa_r+0xa52>
 8008c22:	2339      	movs	r3, #57	; 0x39
 8008c24:	f88b 3000 	strb.w	r3, [fp]
 8008c28:	462b      	mov	r3, r5
 8008c2a:	461d      	mov	r5, r3
 8008c2c:	3b01      	subs	r3, #1
 8008c2e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c32:	2a39      	cmp	r2, #57	; 0x39
 8008c34:	d071      	beq.n	8008d1a <_dtoa_r+0xb9a>
 8008c36:	3201      	adds	r2, #1
 8008c38:	701a      	strb	r2, [r3, #0]
 8008c3a:	e746      	b.n	8008aca <_dtoa_r+0x94a>
 8008c3c:	2a00      	cmp	r2, #0
 8008c3e:	dd07      	ble.n	8008c50 <_dtoa_r+0xad0>
 8008c40:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c44:	d0ed      	beq.n	8008c22 <_dtoa_r+0xaa2>
 8008c46:	f10a 0301 	add.w	r3, sl, #1
 8008c4a:	f88b 3000 	strb.w	r3, [fp]
 8008c4e:	e73c      	b.n	8008aca <_dtoa_r+0x94a>
 8008c50:	9b05      	ldr	r3, [sp, #20]
 8008c52:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008c56:	4599      	cmp	r9, r3
 8008c58:	d047      	beq.n	8008cea <_dtoa_r+0xb6a>
 8008c5a:	ee18 1a10 	vmov	r1, s16
 8008c5e:	2300      	movs	r3, #0
 8008c60:	220a      	movs	r2, #10
 8008c62:	4620      	mov	r0, r4
 8008c64:	f000 fd62 	bl	800972c <__multadd>
 8008c68:	45b8      	cmp	r8, r7
 8008c6a:	ee08 0a10 	vmov	s16, r0
 8008c6e:	f04f 0300 	mov.w	r3, #0
 8008c72:	f04f 020a 	mov.w	r2, #10
 8008c76:	4641      	mov	r1, r8
 8008c78:	4620      	mov	r0, r4
 8008c7a:	d106      	bne.n	8008c8a <_dtoa_r+0xb0a>
 8008c7c:	f000 fd56 	bl	800972c <__multadd>
 8008c80:	4680      	mov	r8, r0
 8008c82:	4607      	mov	r7, r0
 8008c84:	f109 0901 	add.w	r9, r9, #1
 8008c88:	e772      	b.n	8008b70 <_dtoa_r+0x9f0>
 8008c8a:	f000 fd4f 	bl	800972c <__multadd>
 8008c8e:	4639      	mov	r1, r7
 8008c90:	4680      	mov	r8, r0
 8008c92:	2300      	movs	r3, #0
 8008c94:	220a      	movs	r2, #10
 8008c96:	4620      	mov	r0, r4
 8008c98:	f000 fd48 	bl	800972c <__multadd>
 8008c9c:	4607      	mov	r7, r0
 8008c9e:	e7f1      	b.n	8008c84 <_dtoa_r+0xb04>
 8008ca0:	9b03      	ldr	r3, [sp, #12]
 8008ca2:	9302      	str	r3, [sp, #8]
 8008ca4:	9d01      	ldr	r5, [sp, #4]
 8008ca6:	ee18 0a10 	vmov	r0, s16
 8008caa:	4631      	mov	r1, r6
 8008cac:	f7ff f9da 	bl	8008064 <quorem>
 8008cb0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008cb4:	9b01      	ldr	r3, [sp, #4]
 8008cb6:	f805 ab01 	strb.w	sl, [r5], #1
 8008cba:	1aea      	subs	r2, r5, r3
 8008cbc:	9b02      	ldr	r3, [sp, #8]
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	dd09      	ble.n	8008cd6 <_dtoa_r+0xb56>
 8008cc2:	ee18 1a10 	vmov	r1, s16
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	220a      	movs	r2, #10
 8008cca:	4620      	mov	r0, r4
 8008ccc:	f000 fd2e 	bl	800972c <__multadd>
 8008cd0:	ee08 0a10 	vmov	s16, r0
 8008cd4:	e7e7      	b.n	8008ca6 <_dtoa_r+0xb26>
 8008cd6:	9b02      	ldr	r3, [sp, #8]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	bfc8      	it	gt
 8008cdc:	461d      	movgt	r5, r3
 8008cde:	9b01      	ldr	r3, [sp, #4]
 8008ce0:	bfd8      	it	le
 8008ce2:	2501      	movle	r5, #1
 8008ce4:	441d      	add	r5, r3
 8008ce6:	f04f 0800 	mov.w	r8, #0
 8008cea:	ee18 1a10 	vmov	r1, s16
 8008cee:	2201      	movs	r2, #1
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	f000 ff15 	bl	8009b20 <__lshift>
 8008cf6:	4631      	mov	r1, r6
 8008cf8:	ee08 0a10 	vmov	s16, r0
 8008cfc:	f000 ff80 	bl	8009c00 <__mcmp>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	dc91      	bgt.n	8008c28 <_dtoa_r+0xaa8>
 8008d04:	d102      	bne.n	8008d0c <_dtoa_r+0xb8c>
 8008d06:	f01a 0f01 	tst.w	sl, #1
 8008d0a:	d18d      	bne.n	8008c28 <_dtoa_r+0xaa8>
 8008d0c:	462b      	mov	r3, r5
 8008d0e:	461d      	mov	r5, r3
 8008d10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d14:	2a30      	cmp	r2, #48	; 0x30
 8008d16:	d0fa      	beq.n	8008d0e <_dtoa_r+0xb8e>
 8008d18:	e6d7      	b.n	8008aca <_dtoa_r+0x94a>
 8008d1a:	9a01      	ldr	r2, [sp, #4]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d184      	bne.n	8008c2a <_dtoa_r+0xaaa>
 8008d20:	9b00      	ldr	r3, [sp, #0]
 8008d22:	3301      	adds	r3, #1
 8008d24:	9300      	str	r3, [sp, #0]
 8008d26:	2331      	movs	r3, #49	; 0x31
 8008d28:	7013      	strb	r3, [r2, #0]
 8008d2a:	e6ce      	b.n	8008aca <_dtoa_r+0x94a>
 8008d2c:	4b09      	ldr	r3, [pc, #36]	; (8008d54 <_dtoa_r+0xbd4>)
 8008d2e:	f7ff ba95 	b.w	800825c <_dtoa_r+0xdc>
 8008d32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f47f aa6e 	bne.w	8008216 <_dtoa_r+0x96>
 8008d3a:	4b07      	ldr	r3, [pc, #28]	; (8008d58 <_dtoa_r+0xbd8>)
 8008d3c:	f7ff ba8e 	b.w	800825c <_dtoa_r+0xdc>
 8008d40:	9b02      	ldr	r3, [sp, #8]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	dcae      	bgt.n	8008ca4 <_dtoa_r+0xb24>
 8008d46:	9b06      	ldr	r3, [sp, #24]
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	f73f aea8 	bgt.w	8008a9e <_dtoa_r+0x91e>
 8008d4e:	e7a9      	b.n	8008ca4 <_dtoa_r+0xb24>
 8008d50:	0800ad47 	.word	0x0800ad47
 8008d54:	0800ac54 	.word	0x0800ac54
 8008d58:	0800acc8 	.word	0x0800acc8

08008d5c <std>:
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	b510      	push	{r4, lr}
 8008d60:	4604      	mov	r4, r0
 8008d62:	e9c0 3300 	strd	r3, r3, [r0]
 8008d66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d6a:	6083      	str	r3, [r0, #8]
 8008d6c:	8181      	strh	r1, [r0, #12]
 8008d6e:	6643      	str	r3, [r0, #100]	; 0x64
 8008d70:	81c2      	strh	r2, [r0, #14]
 8008d72:	6183      	str	r3, [r0, #24]
 8008d74:	4619      	mov	r1, r3
 8008d76:	2208      	movs	r2, #8
 8008d78:	305c      	adds	r0, #92	; 0x5c
 8008d7a:	f7fd febb 	bl	8006af4 <memset>
 8008d7e:	4b05      	ldr	r3, [pc, #20]	; (8008d94 <std+0x38>)
 8008d80:	6263      	str	r3, [r4, #36]	; 0x24
 8008d82:	4b05      	ldr	r3, [pc, #20]	; (8008d98 <std+0x3c>)
 8008d84:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d86:	4b05      	ldr	r3, [pc, #20]	; (8008d9c <std+0x40>)
 8008d88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d8a:	4b05      	ldr	r3, [pc, #20]	; (8008da0 <std+0x44>)
 8008d8c:	6224      	str	r4, [r4, #32]
 8008d8e:	6323      	str	r3, [r4, #48]	; 0x30
 8008d90:	bd10      	pop	{r4, pc}
 8008d92:	bf00      	nop
 8008d94:	0800a4c1 	.word	0x0800a4c1
 8008d98:	0800a4e3 	.word	0x0800a4e3
 8008d9c:	0800a51b 	.word	0x0800a51b
 8008da0:	0800a53f 	.word	0x0800a53f

08008da4 <_cleanup_r>:
 8008da4:	4901      	ldr	r1, [pc, #4]	; (8008dac <_cleanup_r+0x8>)
 8008da6:	f000 b8af 	b.w	8008f08 <_fwalk_reent>
 8008daa:	bf00      	nop
 8008dac:	0800a899 	.word	0x0800a899

08008db0 <__sfmoreglue>:
 8008db0:	b570      	push	{r4, r5, r6, lr}
 8008db2:	2268      	movs	r2, #104	; 0x68
 8008db4:	1e4d      	subs	r5, r1, #1
 8008db6:	4355      	muls	r5, r2
 8008db8:	460e      	mov	r6, r1
 8008dba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008dbe:	f001 f997 	bl	800a0f0 <_malloc_r>
 8008dc2:	4604      	mov	r4, r0
 8008dc4:	b140      	cbz	r0, 8008dd8 <__sfmoreglue+0x28>
 8008dc6:	2100      	movs	r1, #0
 8008dc8:	e9c0 1600 	strd	r1, r6, [r0]
 8008dcc:	300c      	adds	r0, #12
 8008dce:	60a0      	str	r0, [r4, #8]
 8008dd0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008dd4:	f7fd fe8e 	bl	8006af4 <memset>
 8008dd8:	4620      	mov	r0, r4
 8008dda:	bd70      	pop	{r4, r5, r6, pc}

08008ddc <__sfp_lock_acquire>:
 8008ddc:	4801      	ldr	r0, [pc, #4]	; (8008de4 <__sfp_lock_acquire+0x8>)
 8008dde:	f000 bc26 	b.w	800962e <__retarget_lock_acquire_recursive>
 8008de2:	bf00      	nop
 8008de4:	20005ea9 	.word	0x20005ea9

08008de8 <__sfp_lock_release>:
 8008de8:	4801      	ldr	r0, [pc, #4]	; (8008df0 <__sfp_lock_release+0x8>)
 8008dea:	f000 bc21 	b.w	8009630 <__retarget_lock_release_recursive>
 8008dee:	bf00      	nop
 8008df0:	20005ea9 	.word	0x20005ea9

08008df4 <__sinit_lock_acquire>:
 8008df4:	4801      	ldr	r0, [pc, #4]	; (8008dfc <__sinit_lock_acquire+0x8>)
 8008df6:	f000 bc1a 	b.w	800962e <__retarget_lock_acquire_recursive>
 8008dfa:	bf00      	nop
 8008dfc:	20005eaa 	.word	0x20005eaa

08008e00 <__sinit_lock_release>:
 8008e00:	4801      	ldr	r0, [pc, #4]	; (8008e08 <__sinit_lock_release+0x8>)
 8008e02:	f000 bc15 	b.w	8009630 <__retarget_lock_release_recursive>
 8008e06:	bf00      	nop
 8008e08:	20005eaa 	.word	0x20005eaa

08008e0c <__sinit>:
 8008e0c:	b510      	push	{r4, lr}
 8008e0e:	4604      	mov	r4, r0
 8008e10:	f7ff fff0 	bl	8008df4 <__sinit_lock_acquire>
 8008e14:	69a3      	ldr	r3, [r4, #24]
 8008e16:	b11b      	cbz	r3, 8008e20 <__sinit+0x14>
 8008e18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e1c:	f7ff bff0 	b.w	8008e00 <__sinit_lock_release>
 8008e20:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008e24:	6523      	str	r3, [r4, #80]	; 0x50
 8008e26:	4b13      	ldr	r3, [pc, #76]	; (8008e74 <__sinit+0x68>)
 8008e28:	4a13      	ldr	r2, [pc, #76]	; (8008e78 <__sinit+0x6c>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008e2e:	42a3      	cmp	r3, r4
 8008e30:	bf04      	itt	eq
 8008e32:	2301      	moveq	r3, #1
 8008e34:	61a3      	streq	r3, [r4, #24]
 8008e36:	4620      	mov	r0, r4
 8008e38:	f000 f820 	bl	8008e7c <__sfp>
 8008e3c:	6060      	str	r0, [r4, #4]
 8008e3e:	4620      	mov	r0, r4
 8008e40:	f000 f81c 	bl	8008e7c <__sfp>
 8008e44:	60a0      	str	r0, [r4, #8]
 8008e46:	4620      	mov	r0, r4
 8008e48:	f000 f818 	bl	8008e7c <__sfp>
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	60e0      	str	r0, [r4, #12]
 8008e50:	2104      	movs	r1, #4
 8008e52:	6860      	ldr	r0, [r4, #4]
 8008e54:	f7ff ff82 	bl	8008d5c <std>
 8008e58:	68a0      	ldr	r0, [r4, #8]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	2109      	movs	r1, #9
 8008e5e:	f7ff ff7d 	bl	8008d5c <std>
 8008e62:	68e0      	ldr	r0, [r4, #12]
 8008e64:	2202      	movs	r2, #2
 8008e66:	2112      	movs	r1, #18
 8008e68:	f7ff ff78 	bl	8008d5c <std>
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	61a3      	str	r3, [r4, #24]
 8008e70:	e7d2      	b.n	8008e18 <__sinit+0xc>
 8008e72:	bf00      	nop
 8008e74:	0800ac40 	.word	0x0800ac40
 8008e78:	08008da5 	.word	0x08008da5

08008e7c <__sfp>:
 8008e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e7e:	4607      	mov	r7, r0
 8008e80:	f7ff ffac 	bl	8008ddc <__sfp_lock_acquire>
 8008e84:	4b1e      	ldr	r3, [pc, #120]	; (8008f00 <__sfp+0x84>)
 8008e86:	681e      	ldr	r6, [r3, #0]
 8008e88:	69b3      	ldr	r3, [r6, #24]
 8008e8a:	b913      	cbnz	r3, 8008e92 <__sfp+0x16>
 8008e8c:	4630      	mov	r0, r6
 8008e8e:	f7ff ffbd 	bl	8008e0c <__sinit>
 8008e92:	3648      	adds	r6, #72	; 0x48
 8008e94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008e98:	3b01      	subs	r3, #1
 8008e9a:	d503      	bpl.n	8008ea4 <__sfp+0x28>
 8008e9c:	6833      	ldr	r3, [r6, #0]
 8008e9e:	b30b      	cbz	r3, 8008ee4 <__sfp+0x68>
 8008ea0:	6836      	ldr	r6, [r6, #0]
 8008ea2:	e7f7      	b.n	8008e94 <__sfp+0x18>
 8008ea4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008ea8:	b9d5      	cbnz	r5, 8008ee0 <__sfp+0x64>
 8008eaa:	4b16      	ldr	r3, [pc, #88]	; (8008f04 <__sfp+0x88>)
 8008eac:	60e3      	str	r3, [r4, #12]
 8008eae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008eb2:	6665      	str	r5, [r4, #100]	; 0x64
 8008eb4:	f000 fbba 	bl	800962c <__retarget_lock_init_recursive>
 8008eb8:	f7ff ff96 	bl	8008de8 <__sfp_lock_release>
 8008ebc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008ec0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ec4:	6025      	str	r5, [r4, #0]
 8008ec6:	61a5      	str	r5, [r4, #24]
 8008ec8:	2208      	movs	r2, #8
 8008eca:	4629      	mov	r1, r5
 8008ecc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008ed0:	f7fd fe10 	bl	8006af4 <memset>
 8008ed4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ed8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008edc:	4620      	mov	r0, r4
 8008ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ee0:	3468      	adds	r4, #104	; 0x68
 8008ee2:	e7d9      	b.n	8008e98 <__sfp+0x1c>
 8008ee4:	2104      	movs	r1, #4
 8008ee6:	4638      	mov	r0, r7
 8008ee8:	f7ff ff62 	bl	8008db0 <__sfmoreglue>
 8008eec:	4604      	mov	r4, r0
 8008eee:	6030      	str	r0, [r6, #0]
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	d1d5      	bne.n	8008ea0 <__sfp+0x24>
 8008ef4:	f7ff ff78 	bl	8008de8 <__sfp_lock_release>
 8008ef8:	230c      	movs	r3, #12
 8008efa:	603b      	str	r3, [r7, #0]
 8008efc:	e7ee      	b.n	8008edc <__sfp+0x60>
 8008efe:	bf00      	nop
 8008f00:	0800ac40 	.word	0x0800ac40
 8008f04:	ffff0001 	.word	0xffff0001

08008f08 <_fwalk_reent>:
 8008f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f0c:	4606      	mov	r6, r0
 8008f0e:	4688      	mov	r8, r1
 8008f10:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008f14:	2700      	movs	r7, #0
 8008f16:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f1a:	f1b9 0901 	subs.w	r9, r9, #1
 8008f1e:	d505      	bpl.n	8008f2c <_fwalk_reent+0x24>
 8008f20:	6824      	ldr	r4, [r4, #0]
 8008f22:	2c00      	cmp	r4, #0
 8008f24:	d1f7      	bne.n	8008f16 <_fwalk_reent+0xe>
 8008f26:	4638      	mov	r0, r7
 8008f28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f2c:	89ab      	ldrh	r3, [r5, #12]
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d907      	bls.n	8008f42 <_fwalk_reent+0x3a>
 8008f32:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f36:	3301      	adds	r3, #1
 8008f38:	d003      	beq.n	8008f42 <_fwalk_reent+0x3a>
 8008f3a:	4629      	mov	r1, r5
 8008f3c:	4630      	mov	r0, r6
 8008f3e:	47c0      	blx	r8
 8008f40:	4307      	orrs	r7, r0
 8008f42:	3568      	adds	r5, #104	; 0x68
 8008f44:	e7e9      	b.n	8008f1a <_fwalk_reent+0x12>

08008f46 <rshift>:
 8008f46:	6903      	ldr	r3, [r0, #16]
 8008f48:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008f4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f50:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008f54:	f100 0414 	add.w	r4, r0, #20
 8008f58:	dd45      	ble.n	8008fe6 <rshift+0xa0>
 8008f5a:	f011 011f 	ands.w	r1, r1, #31
 8008f5e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008f62:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008f66:	d10c      	bne.n	8008f82 <rshift+0x3c>
 8008f68:	f100 0710 	add.w	r7, r0, #16
 8008f6c:	4629      	mov	r1, r5
 8008f6e:	42b1      	cmp	r1, r6
 8008f70:	d334      	bcc.n	8008fdc <rshift+0x96>
 8008f72:	1a9b      	subs	r3, r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	1eea      	subs	r2, r5, #3
 8008f78:	4296      	cmp	r6, r2
 8008f7a:	bf38      	it	cc
 8008f7c:	2300      	movcc	r3, #0
 8008f7e:	4423      	add	r3, r4
 8008f80:	e015      	b.n	8008fae <rshift+0x68>
 8008f82:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008f86:	f1c1 0820 	rsb	r8, r1, #32
 8008f8a:	40cf      	lsrs	r7, r1
 8008f8c:	f105 0e04 	add.w	lr, r5, #4
 8008f90:	46a1      	mov	r9, r4
 8008f92:	4576      	cmp	r6, lr
 8008f94:	46f4      	mov	ip, lr
 8008f96:	d815      	bhi.n	8008fc4 <rshift+0x7e>
 8008f98:	1a9a      	subs	r2, r3, r2
 8008f9a:	0092      	lsls	r2, r2, #2
 8008f9c:	3a04      	subs	r2, #4
 8008f9e:	3501      	adds	r5, #1
 8008fa0:	42ae      	cmp	r6, r5
 8008fa2:	bf38      	it	cc
 8008fa4:	2200      	movcc	r2, #0
 8008fa6:	18a3      	adds	r3, r4, r2
 8008fa8:	50a7      	str	r7, [r4, r2]
 8008faa:	b107      	cbz	r7, 8008fae <rshift+0x68>
 8008fac:	3304      	adds	r3, #4
 8008fae:	1b1a      	subs	r2, r3, r4
 8008fb0:	42a3      	cmp	r3, r4
 8008fb2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008fb6:	bf08      	it	eq
 8008fb8:	2300      	moveq	r3, #0
 8008fba:	6102      	str	r2, [r0, #16]
 8008fbc:	bf08      	it	eq
 8008fbe:	6143      	streq	r3, [r0, #20]
 8008fc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fc4:	f8dc c000 	ldr.w	ip, [ip]
 8008fc8:	fa0c fc08 	lsl.w	ip, ip, r8
 8008fcc:	ea4c 0707 	orr.w	r7, ip, r7
 8008fd0:	f849 7b04 	str.w	r7, [r9], #4
 8008fd4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008fd8:	40cf      	lsrs	r7, r1
 8008fda:	e7da      	b.n	8008f92 <rshift+0x4c>
 8008fdc:	f851 cb04 	ldr.w	ip, [r1], #4
 8008fe0:	f847 cf04 	str.w	ip, [r7, #4]!
 8008fe4:	e7c3      	b.n	8008f6e <rshift+0x28>
 8008fe6:	4623      	mov	r3, r4
 8008fe8:	e7e1      	b.n	8008fae <rshift+0x68>

08008fea <__hexdig_fun>:
 8008fea:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008fee:	2b09      	cmp	r3, #9
 8008ff0:	d802      	bhi.n	8008ff8 <__hexdig_fun+0xe>
 8008ff2:	3820      	subs	r0, #32
 8008ff4:	b2c0      	uxtb	r0, r0
 8008ff6:	4770      	bx	lr
 8008ff8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008ffc:	2b05      	cmp	r3, #5
 8008ffe:	d801      	bhi.n	8009004 <__hexdig_fun+0x1a>
 8009000:	3847      	subs	r0, #71	; 0x47
 8009002:	e7f7      	b.n	8008ff4 <__hexdig_fun+0xa>
 8009004:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009008:	2b05      	cmp	r3, #5
 800900a:	d801      	bhi.n	8009010 <__hexdig_fun+0x26>
 800900c:	3827      	subs	r0, #39	; 0x27
 800900e:	e7f1      	b.n	8008ff4 <__hexdig_fun+0xa>
 8009010:	2000      	movs	r0, #0
 8009012:	4770      	bx	lr

08009014 <__gethex>:
 8009014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009018:	ed2d 8b02 	vpush	{d8}
 800901c:	b089      	sub	sp, #36	; 0x24
 800901e:	ee08 0a10 	vmov	s16, r0
 8009022:	9304      	str	r3, [sp, #16]
 8009024:	4bb4      	ldr	r3, [pc, #720]	; (80092f8 <__gethex+0x2e4>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	9301      	str	r3, [sp, #4]
 800902a:	4618      	mov	r0, r3
 800902c:	468b      	mov	fp, r1
 800902e:	4690      	mov	r8, r2
 8009030:	f7f7 f8ee 	bl	8000210 <strlen>
 8009034:	9b01      	ldr	r3, [sp, #4]
 8009036:	f8db 2000 	ldr.w	r2, [fp]
 800903a:	4403      	add	r3, r0
 800903c:	4682      	mov	sl, r0
 800903e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009042:	9305      	str	r3, [sp, #20]
 8009044:	1c93      	adds	r3, r2, #2
 8009046:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800904a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800904e:	32fe      	adds	r2, #254	; 0xfe
 8009050:	18d1      	adds	r1, r2, r3
 8009052:	461f      	mov	r7, r3
 8009054:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009058:	9100      	str	r1, [sp, #0]
 800905a:	2830      	cmp	r0, #48	; 0x30
 800905c:	d0f8      	beq.n	8009050 <__gethex+0x3c>
 800905e:	f7ff ffc4 	bl	8008fea <__hexdig_fun>
 8009062:	4604      	mov	r4, r0
 8009064:	2800      	cmp	r0, #0
 8009066:	d13a      	bne.n	80090de <__gethex+0xca>
 8009068:	9901      	ldr	r1, [sp, #4]
 800906a:	4652      	mov	r2, sl
 800906c:	4638      	mov	r0, r7
 800906e:	f001 fa6a 	bl	800a546 <strncmp>
 8009072:	4605      	mov	r5, r0
 8009074:	2800      	cmp	r0, #0
 8009076:	d168      	bne.n	800914a <__gethex+0x136>
 8009078:	f817 000a 	ldrb.w	r0, [r7, sl]
 800907c:	eb07 060a 	add.w	r6, r7, sl
 8009080:	f7ff ffb3 	bl	8008fea <__hexdig_fun>
 8009084:	2800      	cmp	r0, #0
 8009086:	d062      	beq.n	800914e <__gethex+0x13a>
 8009088:	4633      	mov	r3, r6
 800908a:	7818      	ldrb	r0, [r3, #0]
 800908c:	2830      	cmp	r0, #48	; 0x30
 800908e:	461f      	mov	r7, r3
 8009090:	f103 0301 	add.w	r3, r3, #1
 8009094:	d0f9      	beq.n	800908a <__gethex+0x76>
 8009096:	f7ff ffa8 	bl	8008fea <__hexdig_fun>
 800909a:	2301      	movs	r3, #1
 800909c:	fab0 f480 	clz	r4, r0
 80090a0:	0964      	lsrs	r4, r4, #5
 80090a2:	4635      	mov	r5, r6
 80090a4:	9300      	str	r3, [sp, #0]
 80090a6:	463a      	mov	r2, r7
 80090a8:	4616      	mov	r6, r2
 80090aa:	3201      	adds	r2, #1
 80090ac:	7830      	ldrb	r0, [r6, #0]
 80090ae:	f7ff ff9c 	bl	8008fea <__hexdig_fun>
 80090b2:	2800      	cmp	r0, #0
 80090b4:	d1f8      	bne.n	80090a8 <__gethex+0x94>
 80090b6:	9901      	ldr	r1, [sp, #4]
 80090b8:	4652      	mov	r2, sl
 80090ba:	4630      	mov	r0, r6
 80090bc:	f001 fa43 	bl	800a546 <strncmp>
 80090c0:	b980      	cbnz	r0, 80090e4 <__gethex+0xd0>
 80090c2:	b94d      	cbnz	r5, 80090d8 <__gethex+0xc4>
 80090c4:	eb06 050a 	add.w	r5, r6, sl
 80090c8:	462a      	mov	r2, r5
 80090ca:	4616      	mov	r6, r2
 80090cc:	3201      	adds	r2, #1
 80090ce:	7830      	ldrb	r0, [r6, #0]
 80090d0:	f7ff ff8b 	bl	8008fea <__hexdig_fun>
 80090d4:	2800      	cmp	r0, #0
 80090d6:	d1f8      	bne.n	80090ca <__gethex+0xb6>
 80090d8:	1bad      	subs	r5, r5, r6
 80090da:	00ad      	lsls	r5, r5, #2
 80090dc:	e004      	b.n	80090e8 <__gethex+0xd4>
 80090de:	2400      	movs	r4, #0
 80090e0:	4625      	mov	r5, r4
 80090e2:	e7e0      	b.n	80090a6 <__gethex+0x92>
 80090e4:	2d00      	cmp	r5, #0
 80090e6:	d1f7      	bne.n	80090d8 <__gethex+0xc4>
 80090e8:	7833      	ldrb	r3, [r6, #0]
 80090ea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80090ee:	2b50      	cmp	r3, #80	; 0x50
 80090f0:	d13b      	bne.n	800916a <__gethex+0x156>
 80090f2:	7873      	ldrb	r3, [r6, #1]
 80090f4:	2b2b      	cmp	r3, #43	; 0x2b
 80090f6:	d02c      	beq.n	8009152 <__gethex+0x13e>
 80090f8:	2b2d      	cmp	r3, #45	; 0x2d
 80090fa:	d02e      	beq.n	800915a <__gethex+0x146>
 80090fc:	1c71      	adds	r1, r6, #1
 80090fe:	f04f 0900 	mov.w	r9, #0
 8009102:	7808      	ldrb	r0, [r1, #0]
 8009104:	f7ff ff71 	bl	8008fea <__hexdig_fun>
 8009108:	1e43      	subs	r3, r0, #1
 800910a:	b2db      	uxtb	r3, r3
 800910c:	2b18      	cmp	r3, #24
 800910e:	d82c      	bhi.n	800916a <__gethex+0x156>
 8009110:	f1a0 0210 	sub.w	r2, r0, #16
 8009114:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009118:	f7ff ff67 	bl	8008fea <__hexdig_fun>
 800911c:	1e43      	subs	r3, r0, #1
 800911e:	b2db      	uxtb	r3, r3
 8009120:	2b18      	cmp	r3, #24
 8009122:	d91d      	bls.n	8009160 <__gethex+0x14c>
 8009124:	f1b9 0f00 	cmp.w	r9, #0
 8009128:	d000      	beq.n	800912c <__gethex+0x118>
 800912a:	4252      	negs	r2, r2
 800912c:	4415      	add	r5, r2
 800912e:	f8cb 1000 	str.w	r1, [fp]
 8009132:	b1e4      	cbz	r4, 800916e <__gethex+0x15a>
 8009134:	9b00      	ldr	r3, [sp, #0]
 8009136:	2b00      	cmp	r3, #0
 8009138:	bf14      	ite	ne
 800913a:	2700      	movne	r7, #0
 800913c:	2706      	moveq	r7, #6
 800913e:	4638      	mov	r0, r7
 8009140:	b009      	add	sp, #36	; 0x24
 8009142:	ecbd 8b02 	vpop	{d8}
 8009146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800914a:	463e      	mov	r6, r7
 800914c:	4625      	mov	r5, r4
 800914e:	2401      	movs	r4, #1
 8009150:	e7ca      	b.n	80090e8 <__gethex+0xd4>
 8009152:	f04f 0900 	mov.w	r9, #0
 8009156:	1cb1      	adds	r1, r6, #2
 8009158:	e7d3      	b.n	8009102 <__gethex+0xee>
 800915a:	f04f 0901 	mov.w	r9, #1
 800915e:	e7fa      	b.n	8009156 <__gethex+0x142>
 8009160:	230a      	movs	r3, #10
 8009162:	fb03 0202 	mla	r2, r3, r2, r0
 8009166:	3a10      	subs	r2, #16
 8009168:	e7d4      	b.n	8009114 <__gethex+0x100>
 800916a:	4631      	mov	r1, r6
 800916c:	e7df      	b.n	800912e <__gethex+0x11a>
 800916e:	1bf3      	subs	r3, r6, r7
 8009170:	3b01      	subs	r3, #1
 8009172:	4621      	mov	r1, r4
 8009174:	2b07      	cmp	r3, #7
 8009176:	dc0b      	bgt.n	8009190 <__gethex+0x17c>
 8009178:	ee18 0a10 	vmov	r0, s16
 800917c:	f000 fa74 	bl	8009668 <_Balloc>
 8009180:	4604      	mov	r4, r0
 8009182:	b940      	cbnz	r0, 8009196 <__gethex+0x182>
 8009184:	4b5d      	ldr	r3, [pc, #372]	; (80092fc <__gethex+0x2e8>)
 8009186:	4602      	mov	r2, r0
 8009188:	21de      	movs	r1, #222	; 0xde
 800918a:	485d      	ldr	r0, [pc, #372]	; (8009300 <__gethex+0x2ec>)
 800918c:	f001 fad0 	bl	800a730 <__assert_func>
 8009190:	3101      	adds	r1, #1
 8009192:	105b      	asrs	r3, r3, #1
 8009194:	e7ee      	b.n	8009174 <__gethex+0x160>
 8009196:	f100 0914 	add.w	r9, r0, #20
 800919a:	f04f 0b00 	mov.w	fp, #0
 800919e:	f1ca 0301 	rsb	r3, sl, #1
 80091a2:	f8cd 9008 	str.w	r9, [sp, #8]
 80091a6:	f8cd b000 	str.w	fp, [sp]
 80091aa:	9306      	str	r3, [sp, #24]
 80091ac:	42b7      	cmp	r7, r6
 80091ae:	d340      	bcc.n	8009232 <__gethex+0x21e>
 80091b0:	9802      	ldr	r0, [sp, #8]
 80091b2:	9b00      	ldr	r3, [sp, #0]
 80091b4:	f840 3b04 	str.w	r3, [r0], #4
 80091b8:	eba0 0009 	sub.w	r0, r0, r9
 80091bc:	1080      	asrs	r0, r0, #2
 80091be:	0146      	lsls	r6, r0, #5
 80091c0:	6120      	str	r0, [r4, #16]
 80091c2:	4618      	mov	r0, r3
 80091c4:	f000 fb42 	bl	800984c <__hi0bits>
 80091c8:	1a30      	subs	r0, r6, r0
 80091ca:	f8d8 6000 	ldr.w	r6, [r8]
 80091ce:	42b0      	cmp	r0, r6
 80091d0:	dd63      	ble.n	800929a <__gethex+0x286>
 80091d2:	1b87      	subs	r7, r0, r6
 80091d4:	4639      	mov	r1, r7
 80091d6:	4620      	mov	r0, r4
 80091d8:	f000 fee6 	bl	8009fa8 <__any_on>
 80091dc:	4682      	mov	sl, r0
 80091de:	b1a8      	cbz	r0, 800920c <__gethex+0x1f8>
 80091e0:	1e7b      	subs	r3, r7, #1
 80091e2:	1159      	asrs	r1, r3, #5
 80091e4:	f003 021f 	and.w	r2, r3, #31
 80091e8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80091ec:	f04f 0a01 	mov.w	sl, #1
 80091f0:	fa0a f202 	lsl.w	r2, sl, r2
 80091f4:	420a      	tst	r2, r1
 80091f6:	d009      	beq.n	800920c <__gethex+0x1f8>
 80091f8:	4553      	cmp	r3, sl
 80091fa:	dd05      	ble.n	8009208 <__gethex+0x1f4>
 80091fc:	1eb9      	subs	r1, r7, #2
 80091fe:	4620      	mov	r0, r4
 8009200:	f000 fed2 	bl	8009fa8 <__any_on>
 8009204:	2800      	cmp	r0, #0
 8009206:	d145      	bne.n	8009294 <__gethex+0x280>
 8009208:	f04f 0a02 	mov.w	sl, #2
 800920c:	4639      	mov	r1, r7
 800920e:	4620      	mov	r0, r4
 8009210:	f7ff fe99 	bl	8008f46 <rshift>
 8009214:	443d      	add	r5, r7
 8009216:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800921a:	42ab      	cmp	r3, r5
 800921c:	da4c      	bge.n	80092b8 <__gethex+0x2a4>
 800921e:	ee18 0a10 	vmov	r0, s16
 8009222:	4621      	mov	r1, r4
 8009224:	f000 fa60 	bl	80096e8 <_Bfree>
 8009228:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800922a:	2300      	movs	r3, #0
 800922c:	6013      	str	r3, [r2, #0]
 800922e:	27a3      	movs	r7, #163	; 0xa3
 8009230:	e785      	b.n	800913e <__gethex+0x12a>
 8009232:	1e73      	subs	r3, r6, #1
 8009234:	9a05      	ldr	r2, [sp, #20]
 8009236:	9303      	str	r3, [sp, #12]
 8009238:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800923c:	4293      	cmp	r3, r2
 800923e:	d019      	beq.n	8009274 <__gethex+0x260>
 8009240:	f1bb 0f20 	cmp.w	fp, #32
 8009244:	d107      	bne.n	8009256 <__gethex+0x242>
 8009246:	9b02      	ldr	r3, [sp, #8]
 8009248:	9a00      	ldr	r2, [sp, #0]
 800924a:	f843 2b04 	str.w	r2, [r3], #4
 800924e:	9302      	str	r3, [sp, #8]
 8009250:	2300      	movs	r3, #0
 8009252:	9300      	str	r3, [sp, #0]
 8009254:	469b      	mov	fp, r3
 8009256:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800925a:	f7ff fec6 	bl	8008fea <__hexdig_fun>
 800925e:	9b00      	ldr	r3, [sp, #0]
 8009260:	f000 000f 	and.w	r0, r0, #15
 8009264:	fa00 f00b 	lsl.w	r0, r0, fp
 8009268:	4303      	orrs	r3, r0
 800926a:	9300      	str	r3, [sp, #0]
 800926c:	f10b 0b04 	add.w	fp, fp, #4
 8009270:	9b03      	ldr	r3, [sp, #12]
 8009272:	e00d      	b.n	8009290 <__gethex+0x27c>
 8009274:	9b03      	ldr	r3, [sp, #12]
 8009276:	9a06      	ldr	r2, [sp, #24]
 8009278:	4413      	add	r3, r2
 800927a:	42bb      	cmp	r3, r7
 800927c:	d3e0      	bcc.n	8009240 <__gethex+0x22c>
 800927e:	4618      	mov	r0, r3
 8009280:	9901      	ldr	r1, [sp, #4]
 8009282:	9307      	str	r3, [sp, #28]
 8009284:	4652      	mov	r2, sl
 8009286:	f001 f95e 	bl	800a546 <strncmp>
 800928a:	9b07      	ldr	r3, [sp, #28]
 800928c:	2800      	cmp	r0, #0
 800928e:	d1d7      	bne.n	8009240 <__gethex+0x22c>
 8009290:	461e      	mov	r6, r3
 8009292:	e78b      	b.n	80091ac <__gethex+0x198>
 8009294:	f04f 0a03 	mov.w	sl, #3
 8009298:	e7b8      	b.n	800920c <__gethex+0x1f8>
 800929a:	da0a      	bge.n	80092b2 <__gethex+0x29e>
 800929c:	1a37      	subs	r7, r6, r0
 800929e:	4621      	mov	r1, r4
 80092a0:	ee18 0a10 	vmov	r0, s16
 80092a4:	463a      	mov	r2, r7
 80092a6:	f000 fc3b 	bl	8009b20 <__lshift>
 80092aa:	1bed      	subs	r5, r5, r7
 80092ac:	4604      	mov	r4, r0
 80092ae:	f100 0914 	add.w	r9, r0, #20
 80092b2:	f04f 0a00 	mov.w	sl, #0
 80092b6:	e7ae      	b.n	8009216 <__gethex+0x202>
 80092b8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80092bc:	42a8      	cmp	r0, r5
 80092be:	dd72      	ble.n	80093a6 <__gethex+0x392>
 80092c0:	1b45      	subs	r5, r0, r5
 80092c2:	42ae      	cmp	r6, r5
 80092c4:	dc36      	bgt.n	8009334 <__gethex+0x320>
 80092c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80092ca:	2b02      	cmp	r3, #2
 80092cc:	d02a      	beq.n	8009324 <__gethex+0x310>
 80092ce:	2b03      	cmp	r3, #3
 80092d0:	d02c      	beq.n	800932c <__gethex+0x318>
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d11c      	bne.n	8009310 <__gethex+0x2fc>
 80092d6:	42ae      	cmp	r6, r5
 80092d8:	d11a      	bne.n	8009310 <__gethex+0x2fc>
 80092da:	2e01      	cmp	r6, #1
 80092dc:	d112      	bne.n	8009304 <__gethex+0x2f0>
 80092de:	9a04      	ldr	r2, [sp, #16]
 80092e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80092e4:	6013      	str	r3, [r2, #0]
 80092e6:	2301      	movs	r3, #1
 80092e8:	6123      	str	r3, [r4, #16]
 80092ea:	f8c9 3000 	str.w	r3, [r9]
 80092ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092f0:	2762      	movs	r7, #98	; 0x62
 80092f2:	601c      	str	r4, [r3, #0]
 80092f4:	e723      	b.n	800913e <__gethex+0x12a>
 80092f6:	bf00      	nop
 80092f8:	0800ae20 	.word	0x0800ae20
 80092fc:	0800ad47 	.word	0x0800ad47
 8009300:	0800adb8 	.word	0x0800adb8
 8009304:	1e71      	subs	r1, r6, #1
 8009306:	4620      	mov	r0, r4
 8009308:	f000 fe4e 	bl	8009fa8 <__any_on>
 800930c:	2800      	cmp	r0, #0
 800930e:	d1e6      	bne.n	80092de <__gethex+0x2ca>
 8009310:	ee18 0a10 	vmov	r0, s16
 8009314:	4621      	mov	r1, r4
 8009316:	f000 f9e7 	bl	80096e8 <_Bfree>
 800931a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800931c:	2300      	movs	r3, #0
 800931e:	6013      	str	r3, [r2, #0]
 8009320:	2750      	movs	r7, #80	; 0x50
 8009322:	e70c      	b.n	800913e <__gethex+0x12a>
 8009324:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009326:	2b00      	cmp	r3, #0
 8009328:	d1f2      	bne.n	8009310 <__gethex+0x2fc>
 800932a:	e7d8      	b.n	80092de <__gethex+0x2ca>
 800932c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1d5      	bne.n	80092de <__gethex+0x2ca>
 8009332:	e7ed      	b.n	8009310 <__gethex+0x2fc>
 8009334:	1e6f      	subs	r7, r5, #1
 8009336:	f1ba 0f00 	cmp.w	sl, #0
 800933a:	d131      	bne.n	80093a0 <__gethex+0x38c>
 800933c:	b127      	cbz	r7, 8009348 <__gethex+0x334>
 800933e:	4639      	mov	r1, r7
 8009340:	4620      	mov	r0, r4
 8009342:	f000 fe31 	bl	8009fa8 <__any_on>
 8009346:	4682      	mov	sl, r0
 8009348:	117b      	asrs	r3, r7, #5
 800934a:	2101      	movs	r1, #1
 800934c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009350:	f007 071f 	and.w	r7, r7, #31
 8009354:	fa01 f707 	lsl.w	r7, r1, r7
 8009358:	421f      	tst	r7, r3
 800935a:	4629      	mov	r1, r5
 800935c:	4620      	mov	r0, r4
 800935e:	bf18      	it	ne
 8009360:	f04a 0a02 	orrne.w	sl, sl, #2
 8009364:	1b76      	subs	r6, r6, r5
 8009366:	f7ff fdee 	bl	8008f46 <rshift>
 800936a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800936e:	2702      	movs	r7, #2
 8009370:	f1ba 0f00 	cmp.w	sl, #0
 8009374:	d048      	beq.n	8009408 <__gethex+0x3f4>
 8009376:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800937a:	2b02      	cmp	r3, #2
 800937c:	d015      	beq.n	80093aa <__gethex+0x396>
 800937e:	2b03      	cmp	r3, #3
 8009380:	d017      	beq.n	80093b2 <__gethex+0x39e>
 8009382:	2b01      	cmp	r3, #1
 8009384:	d109      	bne.n	800939a <__gethex+0x386>
 8009386:	f01a 0f02 	tst.w	sl, #2
 800938a:	d006      	beq.n	800939a <__gethex+0x386>
 800938c:	f8d9 0000 	ldr.w	r0, [r9]
 8009390:	ea4a 0a00 	orr.w	sl, sl, r0
 8009394:	f01a 0f01 	tst.w	sl, #1
 8009398:	d10e      	bne.n	80093b8 <__gethex+0x3a4>
 800939a:	f047 0710 	orr.w	r7, r7, #16
 800939e:	e033      	b.n	8009408 <__gethex+0x3f4>
 80093a0:	f04f 0a01 	mov.w	sl, #1
 80093a4:	e7d0      	b.n	8009348 <__gethex+0x334>
 80093a6:	2701      	movs	r7, #1
 80093a8:	e7e2      	b.n	8009370 <__gethex+0x35c>
 80093aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093ac:	f1c3 0301 	rsb	r3, r3, #1
 80093b0:	9315      	str	r3, [sp, #84]	; 0x54
 80093b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d0f0      	beq.n	800939a <__gethex+0x386>
 80093b8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80093bc:	f104 0314 	add.w	r3, r4, #20
 80093c0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80093c4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80093c8:	f04f 0c00 	mov.w	ip, #0
 80093cc:	4618      	mov	r0, r3
 80093ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80093d2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80093d6:	d01c      	beq.n	8009412 <__gethex+0x3fe>
 80093d8:	3201      	adds	r2, #1
 80093da:	6002      	str	r2, [r0, #0]
 80093dc:	2f02      	cmp	r7, #2
 80093de:	f104 0314 	add.w	r3, r4, #20
 80093e2:	d13f      	bne.n	8009464 <__gethex+0x450>
 80093e4:	f8d8 2000 	ldr.w	r2, [r8]
 80093e8:	3a01      	subs	r2, #1
 80093ea:	42b2      	cmp	r2, r6
 80093ec:	d10a      	bne.n	8009404 <__gethex+0x3f0>
 80093ee:	1171      	asrs	r1, r6, #5
 80093f0:	2201      	movs	r2, #1
 80093f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80093f6:	f006 061f 	and.w	r6, r6, #31
 80093fa:	fa02 f606 	lsl.w	r6, r2, r6
 80093fe:	421e      	tst	r6, r3
 8009400:	bf18      	it	ne
 8009402:	4617      	movne	r7, r2
 8009404:	f047 0720 	orr.w	r7, r7, #32
 8009408:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800940a:	601c      	str	r4, [r3, #0]
 800940c:	9b04      	ldr	r3, [sp, #16]
 800940e:	601d      	str	r5, [r3, #0]
 8009410:	e695      	b.n	800913e <__gethex+0x12a>
 8009412:	4299      	cmp	r1, r3
 8009414:	f843 cc04 	str.w	ip, [r3, #-4]
 8009418:	d8d8      	bhi.n	80093cc <__gethex+0x3b8>
 800941a:	68a3      	ldr	r3, [r4, #8]
 800941c:	459b      	cmp	fp, r3
 800941e:	db19      	blt.n	8009454 <__gethex+0x440>
 8009420:	6861      	ldr	r1, [r4, #4]
 8009422:	ee18 0a10 	vmov	r0, s16
 8009426:	3101      	adds	r1, #1
 8009428:	f000 f91e 	bl	8009668 <_Balloc>
 800942c:	4681      	mov	r9, r0
 800942e:	b918      	cbnz	r0, 8009438 <__gethex+0x424>
 8009430:	4b1a      	ldr	r3, [pc, #104]	; (800949c <__gethex+0x488>)
 8009432:	4602      	mov	r2, r0
 8009434:	2184      	movs	r1, #132	; 0x84
 8009436:	e6a8      	b.n	800918a <__gethex+0x176>
 8009438:	6922      	ldr	r2, [r4, #16]
 800943a:	3202      	adds	r2, #2
 800943c:	f104 010c 	add.w	r1, r4, #12
 8009440:	0092      	lsls	r2, r2, #2
 8009442:	300c      	adds	r0, #12
 8009444:	f7fd fb48 	bl	8006ad8 <memcpy>
 8009448:	4621      	mov	r1, r4
 800944a:	ee18 0a10 	vmov	r0, s16
 800944e:	f000 f94b 	bl	80096e8 <_Bfree>
 8009452:	464c      	mov	r4, r9
 8009454:	6923      	ldr	r3, [r4, #16]
 8009456:	1c5a      	adds	r2, r3, #1
 8009458:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800945c:	6122      	str	r2, [r4, #16]
 800945e:	2201      	movs	r2, #1
 8009460:	615a      	str	r2, [r3, #20]
 8009462:	e7bb      	b.n	80093dc <__gethex+0x3c8>
 8009464:	6922      	ldr	r2, [r4, #16]
 8009466:	455a      	cmp	r2, fp
 8009468:	dd0b      	ble.n	8009482 <__gethex+0x46e>
 800946a:	2101      	movs	r1, #1
 800946c:	4620      	mov	r0, r4
 800946e:	f7ff fd6a 	bl	8008f46 <rshift>
 8009472:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009476:	3501      	adds	r5, #1
 8009478:	42ab      	cmp	r3, r5
 800947a:	f6ff aed0 	blt.w	800921e <__gethex+0x20a>
 800947e:	2701      	movs	r7, #1
 8009480:	e7c0      	b.n	8009404 <__gethex+0x3f0>
 8009482:	f016 061f 	ands.w	r6, r6, #31
 8009486:	d0fa      	beq.n	800947e <__gethex+0x46a>
 8009488:	4453      	add	r3, sl
 800948a:	f1c6 0620 	rsb	r6, r6, #32
 800948e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009492:	f000 f9db 	bl	800984c <__hi0bits>
 8009496:	42b0      	cmp	r0, r6
 8009498:	dbe7      	blt.n	800946a <__gethex+0x456>
 800949a:	e7f0      	b.n	800947e <__gethex+0x46a>
 800949c:	0800ad47 	.word	0x0800ad47

080094a0 <L_shift>:
 80094a0:	f1c2 0208 	rsb	r2, r2, #8
 80094a4:	0092      	lsls	r2, r2, #2
 80094a6:	b570      	push	{r4, r5, r6, lr}
 80094a8:	f1c2 0620 	rsb	r6, r2, #32
 80094ac:	6843      	ldr	r3, [r0, #4]
 80094ae:	6804      	ldr	r4, [r0, #0]
 80094b0:	fa03 f506 	lsl.w	r5, r3, r6
 80094b4:	432c      	orrs	r4, r5
 80094b6:	40d3      	lsrs	r3, r2
 80094b8:	6004      	str	r4, [r0, #0]
 80094ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80094be:	4288      	cmp	r0, r1
 80094c0:	d3f4      	bcc.n	80094ac <L_shift+0xc>
 80094c2:	bd70      	pop	{r4, r5, r6, pc}

080094c4 <__match>:
 80094c4:	b530      	push	{r4, r5, lr}
 80094c6:	6803      	ldr	r3, [r0, #0]
 80094c8:	3301      	adds	r3, #1
 80094ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094ce:	b914      	cbnz	r4, 80094d6 <__match+0x12>
 80094d0:	6003      	str	r3, [r0, #0]
 80094d2:	2001      	movs	r0, #1
 80094d4:	bd30      	pop	{r4, r5, pc}
 80094d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80094de:	2d19      	cmp	r5, #25
 80094e0:	bf98      	it	ls
 80094e2:	3220      	addls	r2, #32
 80094e4:	42a2      	cmp	r2, r4
 80094e6:	d0f0      	beq.n	80094ca <__match+0x6>
 80094e8:	2000      	movs	r0, #0
 80094ea:	e7f3      	b.n	80094d4 <__match+0x10>

080094ec <__hexnan>:
 80094ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f0:	680b      	ldr	r3, [r1, #0]
 80094f2:	115e      	asrs	r6, r3, #5
 80094f4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80094f8:	f013 031f 	ands.w	r3, r3, #31
 80094fc:	b087      	sub	sp, #28
 80094fe:	bf18      	it	ne
 8009500:	3604      	addne	r6, #4
 8009502:	2500      	movs	r5, #0
 8009504:	1f37      	subs	r7, r6, #4
 8009506:	4690      	mov	r8, r2
 8009508:	6802      	ldr	r2, [r0, #0]
 800950a:	9301      	str	r3, [sp, #4]
 800950c:	4682      	mov	sl, r0
 800950e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009512:	46b9      	mov	r9, r7
 8009514:	463c      	mov	r4, r7
 8009516:	9502      	str	r5, [sp, #8]
 8009518:	46ab      	mov	fp, r5
 800951a:	7851      	ldrb	r1, [r2, #1]
 800951c:	1c53      	adds	r3, r2, #1
 800951e:	9303      	str	r3, [sp, #12]
 8009520:	b341      	cbz	r1, 8009574 <__hexnan+0x88>
 8009522:	4608      	mov	r0, r1
 8009524:	9205      	str	r2, [sp, #20]
 8009526:	9104      	str	r1, [sp, #16]
 8009528:	f7ff fd5f 	bl	8008fea <__hexdig_fun>
 800952c:	2800      	cmp	r0, #0
 800952e:	d14f      	bne.n	80095d0 <__hexnan+0xe4>
 8009530:	9904      	ldr	r1, [sp, #16]
 8009532:	9a05      	ldr	r2, [sp, #20]
 8009534:	2920      	cmp	r1, #32
 8009536:	d818      	bhi.n	800956a <__hexnan+0x7e>
 8009538:	9b02      	ldr	r3, [sp, #8]
 800953a:	459b      	cmp	fp, r3
 800953c:	dd13      	ble.n	8009566 <__hexnan+0x7a>
 800953e:	454c      	cmp	r4, r9
 8009540:	d206      	bcs.n	8009550 <__hexnan+0x64>
 8009542:	2d07      	cmp	r5, #7
 8009544:	dc04      	bgt.n	8009550 <__hexnan+0x64>
 8009546:	462a      	mov	r2, r5
 8009548:	4649      	mov	r1, r9
 800954a:	4620      	mov	r0, r4
 800954c:	f7ff ffa8 	bl	80094a0 <L_shift>
 8009550:	4544      	cmp	r4, r8
 8009552:	d950      	bls.n	80095f6 <__hexnan+0x10a>
 8009554:	2300      	movs	r3, #0
 8009556:	f1a4 0904 	sub.w	r9, r4, #4
 800955a:	f844 3c04 	str.w	r3, [r4, #-4]
 800955e:	f8cd b008 	str.w	fp, [sp, #8]
 8009562:	464c      	mov	r4, r9
 8009564:	461d      	mov	r5, r3
 8009566:	9a03      	ldr	r2, [sp, #12]
 8009568:	e7d7      	b.n	800951a <__hexnan+0x2e>
 800956a:	2929      	cmp	r1, #41	; 0x29
 800956c:	d156      	bne.n	800961c <__hexnan+0x130>
 800956e:	3202      	adds	r2, #2
 8009570:	f8ca 2000 	str.w	r2, [sl]
 8009574:	f1bb 0f00 	cmp.w	fp, #0
 8009578:	d050      	beq.n	800961c <__hexnan+0x130>
 800957a:	454c      	cmp	r4, r9
 800957c:	d206      	bcs.n	800958c <__hexnan+0xa0>
 800957e:	2d07      	cmp	r5, #7
 8009580:	dc04      	bgt.n	800958c <__hexnan+0xa0>
 8009582:	462a      	mov	r2, r5
 8009584:	4649      	mov	r1, r9
 8009586:	4620      	mov	r0, r4
 8009588:	f7ff ff8a 	bl	80094a0 <L_shift>
 800958c:	4544      	cmp	r4, r8
 800958e:	d934      	bls.n	80095fa <__hexnan+0x10e>
 8009590:	f1a8 0204 	sub.w	r2, r8, #4
 8009594:	4623      	mov	r3, r4
 8009596:	f853 1b04 	ldr.w	r1, [r3], #4
 800959a:	f842 1f04 	str.w	r1, [r2, #4]!
 800959e:	429f      	cmp	r7, r3
 80095a0:	d2f9      	bcs.n	8009596 <__hexnan+0xaa>
 80095a2:	1b3b      	subs	r3, r7, r4
 80095a4:	f023 0303 	bic.w	r3, r3, #3
 80095a8:	3304      	adds	r3, #4
 80095aa:	3401      	adds	r4, #1
 80095ac:	3e03      	subs	r6, #3
 80095ae:	42b4      	cmp	r4, r6
 80095b0:	bf88      	it	hi
 80095b2:	2304      	movhi	r3, #4
 80095b4:	4443      	add	r3, r8
 80095b6:	2200      	movs	r2, #0
 80095b8:	f843 2b04 	str.w	r2, [r3], #4
 80095bc:	429f      	cmp	r7, r3
 80095be:	d2fb      	bcs.n	80095b8 <__hexnan+0xcc>
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	b91b      	cbnz	r3, 80095cc <__hexnan+0xe0>
 80095c4:	4547      	cmp	r7, r8
 80095c6:	d127      	bne.n	8009618 <__hexnan+0x12c>
 80095c8:	2301      	movs	r3, #1
 80095ca:	603b      	str	r3, [r7, #0]
 80095cc:	2005      	movs	r0, #5
 80095ce:	e026      	b.n	800961e <__hexnan+0x132>
 80095d0:	3501      	adds	r5, #1
 80095d2:	2d08      	cmp	r5, #8
 80095d4:	f10b 0b01 	add.w	fp, fp, #1
 80095d8:	dd06      	ble.n	80095e8 <__hexnan+0xfc>
 80095da:	4544      	cmp	r4, r8
 80095dc:	d9c3      	bls.n	8009566 <__hexnan+0x7a>
 80095de:	2300      	movs	r3, #0
 80095e0:	f844 3c04 	str.w	r3, [r4, #-4]
 80095e4:	2501      	movs	r5, #1
 80095e6:	3c04      	subs	r4, #4
 80095e8:	6822      	ldr	r2, [r4, #0]
 80095ea:	f000 000f 	and.w	r0, r0, #15
 80095ee:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80095f2:	6022      	str	r2, [r4, #0]
 80095f4:	e7b7      	b.n	8009566 <__hexnan+0x7a>
 80095f6:	2508      	movs	r5, #8
 80095f8:	e7b5      	b.n	8009566 <__hexnan+0x7a>
 80095fa:	9b01      	ldr	r3, [sp, #4]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d0df      	beq.n	80095c0 <__hexnan+0xd4>
 8009600:	f04f 32ff 	mov.w	r2, #4294967295
 8009604:	f1c3 0320 	rsb	r3, r3, #32
 8009608:	fa22 f303 	lsr.w	r3, r2, r3
 800960c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009610:	401a      	ands	r2, r3
 8009612:	f846 2c04 	str.w	r2, [r6, #-4]
 8009616:	e7d3      	b.n	80095c0 <__hexnan+0xd4>
 8009618:	3f04      	subs	r7, #4
 800961a:	e7d1      	b.n	80095c0 <__hexnan+0xd4>
 800961c:	2004      	movs	r0, #4
 800961e:	b007      	add	sp, #28
 8009620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009624 <_localeconv_r>:
 8009624:	4800      	ldr	r0, [pc, #0]	; (8009628 <_localeconv_r+0x4>)
 8009626:	4770      	bx	lr
 8009628:	20000178 	.word	0x20000178

0800962c <__retarget_lock_init_recursive>:
 800962c:	4770      	bx	lr

0800962e <__retarget_lock_acquire_recursive>:
 800962e:	4770      	bx	lr

08009630 <__retarget_lock_release_recursive>:
 8009630:	4770      	bx	lr
	...

08009634 <malloc>:
 8009634:	4b02      	ldr	r3, [pc, #8]	; (8009640 <malloc+0xc>)
 8009636:	4601      	mov	r1, r0
 8009638:	6818      	ldr	r0, [r3, #0]
 800963a:	f000 bd59 	b.w	800a0f0 <_malloc_r>
 800963e:	bf00      	nop
 8009640:	20000020 	.word	0x20000020

08009644 <__ascii_mbtowc>:
 8009644:	b082      	sub	sp, #8
 8009646:	b901      	cbnz	r1, 800964a <__ascii_mbtowc+0x6>
 8009648:	a901      	add	r1, sp, #4
 800964a:	b142      	cbz	r2, 800965e <__ascii_mbtowc+0x1a>
 800964c:	b14b      	cbz	r3, 8009662 <__ascii_mbtowc+0x1e>
 800964e:	7813      	ldrb	r3, [r2, #0]
 8009650:	600b      	str	r3, [r1, #0]
 8009652:	7812      	ldrb	r2, [r2, #0]
 8009654:	1e10      	subs	r0, r2, #0
 8009656:	bf18      	it	ne
 8009658:	2001      	movne	r0, #1
 800965a:	b002      	add	sp, #8
 800965c:	4770      	bx	lr
 800965e:	4610      	mov	r0, r2
 8009660:	e7fb      	b.n	800965a <__ascii_mbtowc+0x16>
 8009662:	f06f 0001 	mvn.w	r0, #1
 8009666:	e7f8      	b.n	800965a <__ascii_mbtowc+0x16>

08009668 <_Balloc>:
 8009668:	b570      	push	{r4, r5, r6, lr}
 800966a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800966c:	4604      	mov	r4, r0
 800966e:	460d      	mov	r5, r1
 8009670:	b976      	cbnz	r6, 8009690 <_Balloc+0x28>
 8009672:	2010      	movs	r0, #16
 8009674:	f7ff ffde 	bl	8009634 <malloc>
 8009678:	4602      	mov	r2, r0
 800967a:	6260      	str	r0, [r4, #36]	; 0x24
 800967c:	b920      	cbnz	r0, 8009688 <_Balloc+0x20>
 800967e:	4b18      	ldr	r3, [pc, #96]	; (80096e0 <_Balloc+0x78>)
 8009680:	4818      	ldr	r0, [pc, #96]	; (80096e4 <_Balloc+0x7c>)
 8009682:	2166      	movs	r1, #102	; 0x66
 8009684:	f001 f854 	bl	800a730 <__assert_func>
 8009688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800968c:	6006      	str	r6, [r0, #0]
 800968e:	60c6      	str	r6, [r0, #12]
 8009690:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009692:	68f3      	ldr	r3, [r6, #12]
 8009694:	b183      	cbz	r3, 80096b8 <_Balloc+0x50>
 8009696:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009698:	68db      	ldr	r3, [r3, #12]
 800969a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800969e:	b9b8      	cbnz	r0, 80096d0 <_Balloc+0x68>
 80096a0:	2101      	movs	r1, #1
 80096a2:	fa01 f605 	lsl.w	r6, r1, r5
 80096a6:	1d72      	adds	r2, r6, #5
 80096a8:	0092      	lsls	r2, r2, #2
 80096aa:	4620      	mov	r0, r4
 80096ac:	f000 fc9d 	bl	8009fea <_calloc_r>
 80096b0:	b160      	cbz	r0, 80096cc <_Balloc+0x64>
 80096b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096b6:	e00e      	b.n	80096d6 <_Balloc+0x6e>
 80096b8:	2221      	movs	r2, #33	; 0x21
 80096ba:	2104      	movs	r1, #4
 80096bc:	4620      	mov	r0, r4
 80096be:	f000 fc94 	bl	8009fea <_calloc_r>
 80096c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096c4:	60f0      	str	r0, [r6, #12]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d1e4      	bne.n	8009696 <_Balloc+0x2e>
 80096cc:	2000      	movs	r0, #0
 80096ce:	bd70      	pop	{r4, r5, r6, pc}
 80096d0:	6802      	ldr	r2, [r0, #0]
 80096d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096d6:	2300      	movs	r3, #0
 80096d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096dc:	e7f7      	b.n	80096ce <_Balloc+0x66>
 80096de:	bf00      	nop
 80096e0:	0800acd5 	.word	0x0800acd5
 80096e4:	0800ae34 	.word	0x0800ae34

080096e8 <_Bfree>:
 80096e8:	b570      	push	{r4, r5, r6, lr}
 80096ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80096ec:	4605      	mov	r5, r0
 80096ee:	460c      	mov	r4, r1
 80096f0:	b976      	cbnz	r6, 8009710 <_Bfree+0x28>
 80096f2:	2010      	movs	r0, #16
 80096f4:	f7ff ff9e 	bl	8009634 <malloc>
 80096f8:	4602      	mov	r2, r0
 80096fa:	6268      	str	r0, [r5, #36]	; 0x24
 80096fc:	b920      	cbnz	r0, 8009708 <_Bfree+0x20>
 80096fe:	4b09      	ldr	r3, [pc, #36]	; (8009724 <_Bfree+0x3c>)
 8009700:	4809      	ldr	r0, [pc, #36]	; (8009728 <_Bfree+0x40>)
 8009702:	218a      	movs	r1, #138	; 0x8a
 8009704:	f001 f814 	bl	800a730 <__assert_func>
 8009708:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800970c:	6006      	str	r6, [r0, #0]
 800970e:	60c6      	str	r6, [r0, #12]
 8009710:	b13c      	cbz	r4, 8009722 <_Bfree+0x3a>
 8009712:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009714:	6862      	ldr	r2, [r4, #4]
 8009716:	68db      	ldr	r3, [r3, #12]
 8009718:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800971c:	6021      	str	r1, [r4, #0]
 800971e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009722:	bd70      	pop	{r4, r5, r6, pc}
 8009724:	0800acd5 	.word	0x0800acd5
 8009728:	0800ae34 	.word	0x0800ae34

0800972c <__multadd>:
 800972c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009730:	690d      	ldr	r5, [r1, #16]
 8009732:	4607      	mov	r7, r0
 8009734:	460c      	mov	r4, r1
 8009736:	461e      	mov	r6, r3
 8009738:	f101 0c14 	add.w	ip, r1, #20
 800973c:	2000      	movs	r0, #0
 800973e:	f8dc 3000 	ldr.w	r3, [ip]
 8009742:	b299      	uxth	r1, r3
 8009744:	fb02 6101 	mla	r1, r2, r1, r6
 8009748:	0c1e      	lsrs	r6, r3, #16
 800974a:	0c0b      	lsrs	r3, r1, #16
 800974c:	fb02 3306 	mla	r3, r2, r6, r3
 8009750:	b289      	uxth	r1, r1
 8009752:	3001      	adds	r0, #1
 8009754:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009758:	4285      	cmp	r5, r0
 800975a:	f84c 1b04 	str.w	r1, [ip], #4
 800975e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009762:	dcec      	bgt.n	800973e <__multadd+0x12>
 8009764:	b30e      	cbz	r6, 80097aa <__multadd+0x7e>
 8009766:	68a3      	ldr	r3, [r4, #8]
 8009768:	42ab      	cmp	r3, r5
 800976a:	dc19      	bgt.n	80097a0 <__multadd+0x74>
 800976c:	6861      	ldr	r1, [r4, #4]
 800976e:	4638      	mov	r0, r7
 8009770:	3101      	adds	r1, #1
 8009772:	f7ff ff79 	bl	8009668 <_Balloc>
 8009776:	4680      	mov	r8, r0
 8009778:	b928      	cbnz	r0, 8009786 <__multadd+0x5a>
 800977a:	4602      	mov	r2, r0
 800977c:	4b0c      	ldr	r3, [pc, #48]	; (80097b0 <__multadd+0x84>)
 800977e:	480d      	ldr	r0, [pc, #52]	; (80097b4 <__multadd+0x88>)
 8009780:	21b5      	movs	r1, #181	; 0xb5
 8009782:	f000 ffd5 	bl	800a730 <__assert_func>
 8009786:	6922      	ldr	r2, [r4, #16]
 8009788:	3202      	adds	r2, #2
 800978a:	f104 010c 	add.w	r1, r4, #12
 800978e:	0092      	lsls	r2, r2, #2
 8009790:	300c      	adds	r0, #12
 8009792:	f7fd f9a1 	bl	8006ad8 <memcpy>
 8009796:	4621      	mov	r1, r4
 8009798:	4638      	mov	r0, r7
 800979a:	f7ff ffa5 	bl	80096e8 <_Bfree>
 800979e:	4644      	mov	r4, r8
 80097a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80097a4:	3501      	adds	r5, #1
 80097a6:	615e      	str	r6, [r3, #20]
 80097a8:	6125      	str	r5, [r4, #16]
 80097aa:	4620      	mov	r0, r4
 80097ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097b0:	0800ad47 	.word	0x0800ad47
 80097b4:	0800ae34 	.word	0x0800ae34

080097b8 <__s2b>:
 80097b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097bc:	460c      	mov	r4, r1
 80097be:	4615      	mov	r5, r2
 80097c0:	461f      	mov	r7, r3
 80097c2:	2209      	movs	r2, #9
 80097c4:	3308      	adds	r3, #8
 80097c6:	4606      	mov	r6, r0
 80097c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80097cc:	2100      	movs	r1, #0
 80097ce:	2201      	movs	r2, #1
 80097d0:	429a      	cmp	r2, r3
 80097d2:	db09      	blt.n	80097e8 <__s2b+0x30>
 80097d4:	4630      	mov	r0, r6
 80097d6:	f7ff ff47 	bl	8009668 <_Balloc>
 80097da:	b940      	cbnz	r0, 80097ee <__s2b+0x36>
 80097dc:	4602      	mov	r2, r0
 80097de:	4b19      	ldr	r3, [pc, #100]	; (8009844 <__s2b+0x8c>)
 80097e0:	4819      	ldr	r0, [pc, #100]	; (8009848 <__s2b+0x90>)
 80097e2:	21ce      	movs	r1, #206	; 0xce
 80097e4:	f000 ffa4 	bl	800a730 <__assert_func>
 80097e8:	0052      	lsls	r2, r2, #1
 80097ea:	3101      	adds	r1, #1
 80097ec:	e7f0      	b.n	80097d0 <__s2b+0x18>
 80097ee:	9b08      	ldr	r3, [sp, #32]
 80097f0:	6143      	str	r3, [r0, #20]
 80097f2:	2d09      	cmp	r5, #9
 80097f4:	f04f 0301 	mov.w	r3, #1
 80097f8:	6103      	str	r3, [r0, #16]
 80097fa:	dd16      	ble.n	800982a <__s2b+0x72>
 80097fc:	f104 0909 	add.w	r9, r4, #9
 8009800:	46c8      	mov	r8, r9
 8009802:	442c      	add	r4, r5
 8009804:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009808:	4601      	mov	r1, r0
 800980a:	3b30      	subs	r3, #48	; 0x30
 800980c:	220a      	movs	r2, #10
 800980e:	4630      	mov	r0, r6
 8009810:	f7ff ff8c 	bl	800972c <__multadd>
 8009814:	45a0      	cmp	r8, r4
 8009816:	d1f5      	bne.n	8009804 <__s2b+0x4c>
 8009818:	f1a5 0408 	sub.w	r4, r5, #8
 800981c:	444c      	add	r4, r9
 800981e:	1b2d      	subs	r5, r5, r4
 8009820:	1963      	adds	r3, r4, r5
 8009822:	42bb      	cmp	r3, r7
 8009824:	db04      	blt.n	8009830 <__s2b+0x78>
 8009826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800982a:	340a      	adds	r4, #10
 800982c:	2509      	movs	r5, #9
 800982e:	e7f6      	b.n	800981e <__s2b+0x66>
 8009830:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009834:	4601      	mov	r1, r0
 8009836:	3b30      	subs	r3, #48	; 0x30
 8009838:	220a      	movs	r2, #10
 800983a:	4630      	mov	r0, r6
 800983c:	f7ff ff76 	bl	800972c <__multadd>
 8009840:	e7ee      	b.n	8009820 <__s2b+0x68>
 8009842:	bf00      	nop
 8009844:	0800ad47 	.word	0x0800ad47
 8009848:	0800ae34 	.word	0x0800ae34

0800984c <__hi0bits>:
 800984c:	0c03      	lsrs	r3, r0, #16
 800984e:	041b      	lsls	r3, r3, #16
 8009850:	b9d3      	cbnz	r3, 8009888 <__hi0bits+0x3c>
 8009852:	0400      	lsls	r0, r0, #16
 8009854:	2310      	movs	r3, #16
 8009856:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800985a:	bf04      	itt	eq
 800985c:	0200      	lsleq	r0, r0, #8
 800985e:	3308      	addeq	r3, #8
 8009860:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009864:	bf04      	itt	eq
 8009866:	0100      	lsleq	r0, r0, #4
 8009868:	3304      	addeq	r3, #4
 800986a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800986e:	bf04      	itt	eq
 8009870:	0080      	lsleq	r0, r0, #2
 8009872:	3302      	addeq	r3, #2
 8009874:	2800      	cmp	r0, #0
 8009876:	db05      	blt.n	8009884 <__hi0bits+0x38>
 8009878:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800987c:	f103 0301 	add.w	r3, r3, #1
 8009880:	bf08      	it	eq
 8009882:	2320      	moveq	r3, #32
 8009884:	4618      	mov	r0, r3
 8009886:	4770      	bx	lr
 8009888:	2300      	movs	r3, #0
 800988a:	e7e4      	b.n	8009856 <__hi0bits+0xa>

0800988c <__lo0bits>:
 800988c:	6803      	ldr	r3, [r0, #0]
 800988e:	f013 0207 	ands.w	r2, r3, #7
 8009892:	4601      	mov	r1, r0
 8009894:	d00b      	beq.n	80098ae <__lo0bits+0x22>
 8009896:	07da      	lsls	r2, r3, #31
 8009898:	d423      	bmi.n	80098e2 <__lo0bits+0x56>
 800989a:	0798      	lsls	r0, r3, #30
 800989c:	bf49      	itett	mi
 800989e:	085b      	lsrmi	r3, r3, #1
 80098a0:	089b      	lsrpl	r3, r3, #2
 80098a2:	2001      	movmi	r0, #1
 80098a4:	600b      	strmi	r3, [r1, #0]
 80098a6:	bf5c      	itt	pl
 80098a8:	600b      	strpl	r3, [r1, #0]
 80098aa:	2002      	movpl	r0, #2
 80098ac:	4770      	bx	lr
 80098ae:	b298      	uxth	r0, r3
 80098b0:	b9a8      	cbnz	r0, 80098de <__lo0bits+0x52>
 80098b2:	0c1b      	lsrs	r3, r3, #16
 80098b4:	2010      	movs	r0, #16
 80098b6:	b2da      	uxtb	r2, r3
 80098b8:	b90a      	cbnz	r2, 80098be <__lo0bits+0x32>
 80098ba:	3008      	adds	r0, #8
 80098bc:	0a1b      	lsrs	r3, r3, #8
 80098be:	071a      	lsls	r2, r3, #28
 80098c0:	bf04      	itt	eq
 80098c2:	091b      	lsreq	r3, r3, #4
 80098c4:	3004      	addeq	r0, #4
 80098c6:	079a      	lsls	r2, r3, #30
 80098c8:	bf04      	itt	eq
 80098ca:	089b      	lsreq	r3, r3, #2
 80098cc:	3002      	addeq	r0, #2
 80098ce:	07da      	lsls	r2, r3, #31
 80098d0:	d403      	bmi.n	80098da <__lo0bits+0x4e>
 80098d2:	085b      	lsrs	r3, r3, #1
 80098d4:	f100 0001 	add.w	r0, r0, #1
 80098d8:	d005      	beq.n	80098e6 <__lo0bits+0x5a>
 80098da:	600b      	str	r3, [r1, #0]
 80098dc:	4770      	bx	lr
 80098de:	4610      	mov	r0, r2
 80098e0:	e7e9      	b.n	80098b6 <__lo0bits+0x2a>
 80098e2:	2000      	movs	r0, #0
 80098e4:	4770      	bx	lr
 80098e6:	2020      	movs	r0, #32
 80098e8:	4770      	bx	lr
	...

080098ec <__i2b>:
 80098ec:	b510      	push	{r4, lr}
 80098ee:	460c      	mov	r4, r1
 80098f0:	2101      	movs	r1, #1
 80098f2:	f7ff feb9 	bl	8009668 <_Balloc>
 80098f6:	4602      	mov	r2, r0
 80098f8:	b928      	cbnz	r0, 8009906 <__i2b+0x1a>
 80098fa:	4b05      	ldr	r3, [pc, #20]	; (8009910 <__i2b+0x24>)
 80098fc:	4805      	ldr	r0, [pc, #20]	; (8009914 <__i2b+0x28>)
 80098fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009902:	f000 ff15 	bl	800a730 <__assert_func>
 8009906:	2301      	movs	r3, #1
 8009908:	6144      	str	r4, [r0, #20]
 800990a:	6103      	str	r3, [r0, #16]
 800990c:	bd10      	pop	{r4, pc}
 800990e:	bf00      	nop
 8009910:	0800ad47 	.word	0x0800ad47
 8009914:	0800ae34 	.word	0x0800ae34

08009918 <__multiply>:
 8009918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800991c:	4691      	mov	r9, r2
 800991e:	690a      	ldr	r2, [r1, #16]
 8009920:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009924:	429a      	cmp	r2, r3
 8009926:	bfb8      	it	lt
 8009928:	460b      	movlt	r3, r1
 800992a:	460c      	mov	r4, r1
 800992c:	bfbc      	itt	lt
 800992e:	464c      	movlt	r4, r9
 8009930:	4699      	movlt	r9, r3
 8009932:	6927      	ldr	r7, [r4, #16]
 8009934:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009938:	68a3      	ldr	r3, [r4, #8]
 800993a:	6861      	ldr	r1, [r4, #4]
 800993c:	eb07 060a 	add.w	r6, r7, sl
 8009940:	42b3      	cmp	r3, r6
 8009942:	b085      	sub	sp, #20
 8009944:	bfb8      	it	lt
 8009946:	3101      	addlt	r1, #1
 8009948:	f7ff fe8e 	bl	8009668 <_Balloc>
 800994c:	b930      	cbnz	r0, 800995c <__multiply+0x44>
 800994e:	4602      	mov	r2, r0
 8009950:	4b44      	ldr	r3, [pc, #272]	; (8009a64 <__multiply+0x14c>)
 8009952:	4845      	ldr	r0, [pc, #276]	; (8009a68 <__multiply+0x150>)
 8009954:	f240 115d 	movw	r1, #349	; 0x15d
 8009958:	f000 feea 	bl	800a730 <__assert_func>
 800995c:	f100 0514 	add.w	r5, r0, #20
 8009960:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009964:	462b      	mov	r3, r5
 8009966:	2200      	movs	r2, #0
 8009968:	4543      	cmp	r3, r8
 800996a:	d321      	bcc.n	80099b0 <__multiply+0x98>
 800996c:	f104 0314 	add.w	r3, r4, #20
 8009970:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009974:	f109 0314 	add.w	r3, r9, #20
 8009978:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800997c:	9202      	str	r2, [sp, #8]
 800997e:	1b3a      	subs	r2, r7, r4
 8009980:	3a15      	subs	r2, #21
 8009982:	f022 0203 	bic.w	r2, r2, #3
 8009986:	3204      	adds	r2, #4
 8009988:	f104 0115 	add.w	r1, r4, #21
 800998c:	428f      	cmp	r7, r1
 800998e:	bf38      	it	cc
 8009990:	2204      	movcc	r2, #4
 8009992:	9201      	str	r2, [sp, #4]
 8009994:	9a02      	ldr	r2, [sp, #8]
 8009996:	9303      	str	r3, [sp, #12]
 8009998:	429a      	cmp	r2, r3
 800999a:	d80c      	bhi.n	80099b6 <__multiply+0x9e>
 800999c:	2e00      	cmp	r6, #0
 800999e:	dd03      	ble.n	80099a8 <__multiply+0x90>
 80099a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d05a      	beq.n	8009a5e <__multiply+0x146>
 80099a8:	6106      	str	r6, [r0, #16]
 80099aa:	b005      	add	sp, #20
 80099ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099b0:	f843 2b04 	str.w	r2, [r3], #4
 80099b4:	e7d8      	b.n	8009968 <__multiply+0x50>
 80099b6:	f8b3 a000 	ldrh.w	sl, [r3]
 80099ba:	f1ba 0f00 	cmp.w	sl, #0
 80099be:	d024      	beq.n	8009a0a <__multiply+0xf2>
 80099c0:	f104 0e14 	add.w	lr, r4, #20
 80099c4:	46a9      	mov	r9, r5
 80099c6:	f04f 0c00 	mov.w	ip, #0
 80099ca:	f85e 2b04 	ldr.w	r2, [lr], #4
 80099ce:	f8d9 1000 	ldr.w	r1, [r9]
 80099d2:	fa1f fb82 	uxth.w	fp, r2
 80099d6:	b289      	uxth	r1, r1
 80099d8:	fb0a 110b 	mla	r1, sl, fp, r1
 80099dc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80099e0:	f8d9 2000 	ldr.w	r2, [r9]
 80099e4:	4461      	add	r1, ip
 80099e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80099ea:	fb0a c20b 	mla	r2, sl, fp, ip
 80099ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80099f2:	b289      	uxth	r1, r1
 80099f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80099f8:	4577      	cmp	r7, lr
 80099fa:	f849 1b04 	str.w	r1, [r9], #4
 80099fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a02:	d8e2      	bhi.n	80099ca <__multiply+0xb2>
 8009a04:	9a01      	ldr	r2, [sp, #4]
 8009a06:	f845 c002 	str.w	ip, [r5, r2]
 8009a0a:	9a03      	ldr	r2, [sp, #12]
 8009a0c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a10:	3304      	adds	r3, #4
 8009a12:	f1b9 0f00 	cmp.w	r9, #0
 8009a16:	d020      	beq.n	8009a5a <__multiply+0x142>
 8009a18:	6829      	ldr	r1, [r5, #0]
 8009a1a:	f104 0c14 	add.w	ip, r4, #20
 8009a1e:	46ae      	mov	lr, r5
 8009a20:	f04f 0a00 	mov.w	sl, #0
 8009a24:	f8bc b000 	ldrh.w	fp, [ip]
 8009a28:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009a2c:	fb09 220b 	mla	r2, r9, fp, r2
 8009a30:	4492      	add	sl, r2
 8009a32:	b289      	uxth	r1, r1
 8009a34:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009a38:	f84e 1b04 	str.w	r1, [lr], #4
 8009a3c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009a40:	f8be 1000 	ldrh.w	r1, [lr]
 8009a44:	0c12      	lsrs	r2, r2, #16
 8009a46:	fb09 1102 	mla	r1, r9, r2, r1
 8009a4a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009a4e:	4567      	cmp	r7, ip
 8009a50:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009a54:	d8e6      	bhi.n	8009a24 <__multiply+0x10c>
 8009a56:	9a01      	ldr	r2, [sp, #4]
 8009a58:	50a9      	str	r1, [r5, r2]
 8009a5a:	3504      	adds	r5, #4
 8009a5c:	e79a      	b.n	8009994 <__multiply+0x7c>
 8009a5e:	3e01      	subs	r6, #1
 8009a60:	e79c      	b.n	800999c <__multiply+0x84>
 8009a62:	bf00      	nop
 8009a64:	0800ad47 	.word	0x0800ad47
 8009a68:	0800ae34 	.word	0x0800ae34

08009a6c <__pow5mult>:
 8009a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a70:	4615      	mov	r5, r2
 8009a72:	f012 0203 	ands.w	r2, r2, #3
 8009a76:	4606      	mov	r6, r0
 8009a78:	460f      	mov	r7, r1
 8009a7a:	d007      	beq.n	8009a8c <__pow5mult+0x20>
 8009a7c:	4c25      	ldr	r4, [pc, #148]	; (8009b14 <__pow5mult+0xa8>)
 8009a7e:	3a01      	subs	r2, #1
 8009a80:	2300      	movs	r3, #0
 8009a82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a86:	f7ff fe51 	bl	800972c <__multadd>
 8009a8a:	4607      	mov	r7, r0
 8009a8c:	10ad      	asrs	r5, r5, #2
 8009a8e:	d03d      	beq.n	8009b0c <__pow5mult+0xa0>
 8009a90:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009a92:	b97c      	cbnz	r4, 8009ab4 <__pow5mult+0x48>
 8009a94:	2010      	movs	r0, #16
 8009a96:	f7ff fdcd 	bl	8009634 <malloc>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	6270      	str	r0, [r6, #36]	; 0x24
 8009a9e:	b928      	cbnz	r0, 8009aac <__pow5mult+0x40>
 8009aa0:	4b1d      	ldr	r3, [pc, #116]	; (8009b18 <__pow5mult+0xac>)
 8009aa2:	481e      	ldr	r0, [pc, #120]	; (8009b1c <__pow5mult+0xb0>)
 8009aa4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009aa8:	f000 fe42 	bl	800a730 <__assert_func>
 8009aac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ab0:	6004      	str	r4, [r0, #0]
 8009ab2:	60c4      	str	r4, [r0, #12]
 8009ab4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ab8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009abc:	b94c      	cbnz	r4, 8009ad2 <__pow5mult+0x66>
 8009abe:	f240 2171 	movw	r1, #625	; 0x271
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	f7ff ff12 	bl	80098ec <__i2b>
 8009ac8:	2300      	movs	r3, #0
 8009aca:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ace:	4604      	mov	r4, r0
 8009ad0:	6003      	str	r3, [r0, #0]
 8009ad2:	f04f 0900 	mov.w	r9, #0
 8009ad6:	07eb      	lsls	r3, r5, #31
 8009ad8:	d50a      	bpl.n	8009af0 <__pow5mult+0x84>
 8009ada:	4639      	mov	r1, r7
 8009adc:	4622      	mov	r2, r4
 8009ade:	4630      	mov	r0, r6
 8009ae0:	f7ff ff1a 	bl	8009918 <__multiply>
 8009ae4:	4639      	mov	r1, r7
 8009ae6:	4680      	mov	r8, r0
 8009ae8:	4630      	mov	r0, r6
 8009aea:	f7ff fdfd 	bl	80096e8 <_Bfree>
 8009aee:	4647      	mov	r7, r8
 8009af0:	106d      	asrs	r5, r5, #1
 8009af2:	d00b      	beq.n	8009b0c <__pow5mult+0xa0>
 8009af4:	6820      	ldr	r0, [r4, #0]
 8009af6:	b938      	cbnz	r0, 8009b08 <__pow5mult+0x9c>
 8009af8:	4622      	mov	r2, r4
 8009afa:	4621      	mov	r1, r4
 8009afc:	4630      	mov	r0, r6
 8009afe:	f7ff ff0b 	bl	8009918 <__multiply>
 8009b02:	6020      	str	r0, [r4, #0]
 8009b04:	f8c0 9000 	str.w	r9, [r0]
 8009b08:	4604      	mov	r4, r0
 8009b0a:	e7e4      	b.n	8009ad6 <__pow5mult+0x6a>
 8009b0c:	4638      	mov	r0, r7
 8009b0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b12:	bf00      	nop
 8009b14:	0800af80 	.word	0x0800af80
 8009b18:	0800acd5 	.word	0x0800acd5
 8009b1c:	0800ae34 	.word	0x0800ae34

08009b20 <__lshift>:
 8009b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b24:	460c      	mov	r4, r1
 8009b26:	6849      	ldr	r1, [r1, #4]
 8009b28:	6923      	ldr	r3, [r4, #16]
 8009b2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b2e:	68a3      	ldr	r3, [r4, #8]
 8009b30:	4607      	mov	r7, r0
 8009b32:	4691      	mov	r9, r2
 8009b34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b38:	f108 0601 	add.w	r6, r8, #1
 8009b3c:	42b3      	cmp	r3, r6
 8009b3e:	db0b      	blt.n	8009b58 <__lshift+0x38>
 8009b40:	4638      	mov	r0, r7
 8009b42:	f7ff fd91 	bl	8009668 <_Balloc>
 8009b46:	4605      	mov	r5, r0
 8009b48:	b948      	cbnz	r0, 8009b5e <__lshift+0x3e>
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	4b2a      	ldr	r3, [pc, #168]	; (8009bf8 <__lshift+0xd8>)
 8009b4e:	482b      	ldr	r0, [pc, #172]	; (8009bfc <__lshift+0xdc>)
 8009b50:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009b54:	f000 fdec 	bl	800a730 <__assert_func>
 8009b58:	3101      	adds	r1, #1
 8009b5a:	005b      	lsls	r3, r3, #1
 8009b5c:	e7ee      	b.n	8009b3c <__lshift+0x1c>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	f100 0114 	add.w	r1, r0, #20
 8009b64:	f100 0210 	add.w	r2, r0, #16
 8009b68:	4618      	mov	r0, r3
 8009b6a:	4553      	cmp	r3, sl
 8009b6c:	db37      	blt.n	8009bde <__lshift+0xbe>
 8009b6e:	6920      	ldr	r0, [r4, #16]
 8009b70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b74:	f104 0314 	add.w	r3, r4, #20
 8009b78:	f019 091f 	ands.w	r9, r9, #31
 8009b7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b80:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009b84:	d02f      	beq.n	8009be6 <__lshift+0xc6>
 8009b86:	f1c9 0e20 	rsb	lr, r9, #32
 8009b8a:	468a      	mov	sl, r1
 8009b8c:	f04f 0c00 	mov.w	ip, #0
 8009b90:	681a      	ldr	r2, [r3, #0]
 8009b92:	fa02 f209 	lsl.w	r2, r2, r9
 8009b96:	ea42 020c 	orr.w	r2, r2, ip
 8009b9a:	f84a 2b04 	str.w	r2, [sl], #4
 8009b9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ba2:	4298      	cmp	r0, r3
 8009ba4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009ba8:	d8f2      	bhi.n	8009b90 <__lshift+0x70>
 8009baa:	1b03      	subs	r3, r0, r4
 8009bac:	3b15      	subs	r3, #21
 8009bae:	f023 0303 	bic.w	r3, r3, #3
 8009bb2:	3304      	adds	r3, #4
 8009bb4:	f104 0215 	add.w	r2, r4, #21
 8009bb8:	4290      	cmp	r0, r2
 8009bba:	bf38      	it	cc
 8009bbc:	2304      	movcc	r3, #4
 8009bbe:	f841 c003 	str.w	ip, [r1, r3]
 8009bc2:	f1bc 0f00 	cmp.w	ip, #0
 8009bc6:	d001      	beq.n	8009bcc <__lshift+0xac>
 8009bc8:	f108 0602 	add.w	r6, r8, #2
 8009bcc:	3e01      	subs	r6, #1
 8009bce:	4638      	mov	r0, r7
 8009bd0:	612e      	str	r6, [r5, #16]
 8009bd2:	4621      	mov	r1, r4
 8009bd4:	f7ff fd88 	bl	80096e8 <_Bfree>
 8009bd8:	4628      	mov	r0, r5
 8009bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bde:	f842 0f04 	str.w	r0, [r2, #4]!
 8009be2:	3301      	adds	r3, #1
 8009be4:	e7c1      	b.n	8009b6a <__lshift+0x4a>
 8009be6:	3904      	subs	r1, #4
 8009be8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bec:	f841 2f04 	str.w	r2, [r1, #4]!
 8009bf0:	4298      	cmp	r0, r3
 8009bf2:	d8f9      	bhi.n	8009be8 <__lshift+0xc8>
 8009bf4:	e7ea      	b.n	8009bcc <__lshift+0xac>
 8009bf6:	bf00      	nop
 8009bf8:	0800ad47 	.word	0x0800ad47
 8009bfc:	0800ae34 	.word	0x0800ae34

08009c00 <__mcmp>:
 8009c00:	b530      	push	{r4, r5, lr}
 8009c02:	6902      	ldr	r2, [r0, #16]
 8009c04:	690c      	ldr	r4, [r1, #16]
 8009c06:	1b12      	subs	r2, r2, r4
 8009c08:	d10e      	bne.n	8009c28 <__mcmp+0x28>
 8009c0a:	f100 0314 	add.w	r3, r0, #20
 8009c0e:	3114      	adds	r1, #20
 8009c10:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009c14:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009c18:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009c1c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009c20:	42a5      	cmp	r5, r4
 8009c22:	d003      	beq.n	8009c2c <__mcmp+0x2c>
 8009c24:	d305      	bcc.n	8009c32 <__mcmp+0x32>
 8009c26:	2201      	movs	r2, #1
 8009c28:	4610      	mov	r0, r2
 8009c2a:	bd30      	pop	{r4, r5, pc}
 8009c2c:	4283      	cmp	r3, r0
 8009c2e:	d3f3      	bcc.n	8009c18 <__mcmp+0x18>
 8009c30:	e7fa      	b.n	8009c28 <__mcmp+0x28>
 8009c32:	f04f 32ff 	mov.w	r2, #4294967295
 8009c36:	e7f7      	b.n	8009c28 <__mcmp+0x28>

08009c38 <__mdiff>:
 8009c38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c3c:	460c      	mov	r4, r1
 8009c3e:	4606      	mov	r6, r0
 8009c40:	4611      	mov	r1, r2
 8009c42:	4620      	mov	r0, r4
 8009c44:	4690      	mov	r8, r2
 8009c46:	f7ff ffdb 	bl	8009c00 <__mcmp>
 8009c4a:	1e05      	subs	r5, r0, #0
 8009c4c:	d110      	bne.n	8009c70 <__mdiff+0x38>
 8009c4e:	4629      	mov	r1, r5
 8009c50:	4630      	mov	r0, r6
 8009c52:	f7ff fd09 	bl	8009668 <_Balloc>
 8009c56:	b930      	cbnz	r0, 8009c66 <__mdiff+0x2e>
 8009c58:	4b3a      	ldr	r3, [pc, #232]	; (8009d44 <__mdiff+0x10c>)
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	f240 2132 	movw	r1, #562	; 0x232
 8009c60:	4839      	ldr	r0, [pc, #228]	; (8009d48 <__mdiff+0x110>)
 8009c62:	f000 fd65 	bl	800a730 <__assert_func>
 8009c66:	2301      	movs	r3, #1
 8009c68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c70:	bfa4      	itt	ge
 8009c72:	4643      	movge	r3, r8
 8009c74:	46a0      	movge	r8, r4
 8009c76:	4630      	mov	r0, r6
 8009c78:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009c7c:	bfa6      	itte	ge
 8009c7e:	461c      	movge	r4, r3
 8009c80:	2500      	movge	r5, #0
 8009c82:	2501      	movlt	r5, #1
 8009c84:	f7ff fcf0 	bl	8009668 <_Balloc>
 8009c88:	b920      	cbnz	r0, 8009c94 <__mdiff+0x5c>
 8009c8a:	4b2e      	ldr	r3, [pc, #184]	; (8009d44 <__mdiff+0x10c>)
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009c92:	e7e5      	b.n	8009c60 <__mdiff+0x28>
 8009c94:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009c98:	6926      	ldr	r6, [r4, #16]
 8009c9a:	60c5      	str	r5, [r0, #12]
 8009c9c:	f104 0914 	add.w	r9, r4, #20
 8009ca0:	f108 0514 	add.w	r5, r8, #20
 8009ca4:	f100 0e14 	add.w	lr, r0, #20
 8009ca8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009cac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009cb0:	f108 0210 	add.w	r2, r8, #16
 8009cb4:	46f2      	mov	sl, lr
 8009cb6:	2100      	movs	r1, #0
 8009cb8:	f859 3b04 	ldr.w	r3, [r9], #4
 8009cbc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009cc0:	fa1f f883 	uxth.w	r8, r3
 8009cc4:	fa11 f18b 	uxtah	r1, r1, fp
 8009cc8:	0c1b      	lsrs	r3, r3, #16
 8009cca:	eba1 0808 	sub.w	r8, r1, r8
 8009cce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009cd2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009cd6:	fa1f f888 	uxth.w	r8, r8
 8009cda:	1419      	asrs	r1, r3, #16
 8009cdc:	454e      	cmp	r6, r9
 8009cde:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009ce2:	f84a 3b04 	str.w	r3, [sl], #4
 8009ce6:	d8e7      	bhi.n	8009cb8 <__mdiff+0x80>
 8009ce8:	1b33      	subs	r3, r6, r4
 8009cea:	3b15      	subs	r3, #21
 8009cec:	f023 0303 	bic.w	r3, r3, #3
 8009cf0:	3304      	adds	r3, #4
 8009cf2:	3415      	adds	r4, #21
 8009cf4:	42a6      	cmp	r6, r4
 8009cf6:	bf38      	it	cc
 8009cf8:	2304      	movcc	r3, #4
 8009cfa:	441d      	add	r5, r3
 8009cfc:	4473      	add	r3, lr
 8009cfe:	469e      	mov	lr, r3
 8009d00:	462e      	mov	r6, r5
 8009d02:	4566      	cmp	r6, ip
 8009d04:	d30e      	bcc.n	8009d24 <__mdiff+0xec>
 8009d06:	f10c 0203 	add.w	r2, ip, #3
 8009d0a:	1b52      	subs	r2, r2, r5
 8009d0c:	f022 0203 	bic.w	r2, r2, #3
 8009d10:	3d03      	subs	r5, #3
 8009d12:	45ac      	cmp	ip, r5
 8009d14:	bf38      	it	cc
 8009d16:	2200      	movcc	r2, #0
 8009d18:	441a      	add	r2, r3
 8009d1a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009d1e:	b17b      	cbz	r3, 8009d40 <__mdiff+0x108>
 8009d20:	6107      	str	r7, [r0, #16]
 8009d22:	e7a3      	b.n	8009c6c <__mdiff+0x34>
 8009d24:	f856 8b04 	ldr.w	r8, [r6], #4
 8009d28:	fa11 f288 	uxtah	r2, r1, r8
 8009d2c:	1414      	asrs	r4, r2, #16
 8009d2e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009d32:	b292      	uxth	r2, r2
 8009d34:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009d38:	f84e 2b04 	str.w	r2, [lr], #4
 8009d3c:	1421      	asrs	r1, r4, #16
 8009d3e:	e7e0      	b.n	8009d02 <__mdiff+0xca>
 8009d40:	3f01      	subs	r7, #1
 8009d42:	e7ea      	b.n	8009d1a <__mdiff+0xe2>
 8009d44:	0800ad47 	.word	0x0800ad47
 8009d48:	0800ae34 	.word	0x0800ae34

08009d4c <__ulp>:
 8009d4c:	b082      	sub	sp, #8
 8009d4e:	ed8d 0b00 	vstr	d0, [sp]
 8009d52:	9b01      	ldr	r3, [sp, #4]
 8009d54:	4912      	ldr	r1, [pc, #72]	; (8009da0 <__ulp+0x54>)
 8009d56:	4019      	ands	r1, r3
 8009d58:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009d5c:	2900      	cmp	r1, #0
 8009d5e:	dd05      	ble.n	8009d6c <__ulp+0x20>
 8009d60:	2200      	movs	r2, #0
 8009d62:	460b      	mov	r3, r1
 8009d64:	ec43 2b10 	vmov	d0, r2, r3
 8009d68:	b002      	add	sp, #8
 8009d6a:	4770      	bx	lr
 8009d6c:	4249      	negs	r1, r1
 8009d6e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009d72:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009d76:	f04f 0200 	mov.w	r2, #0
 8009d7a:	f04f 0300 	mov.w	r3, #0
 8009d7e:	da04      	bge.n	8009d8a <__ulp+0x3e>
 8009d80:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009d84:	fa41 f300 	asr.w	r3, r1, r0
 8009d88:	e7ec      	b.n	8009d64 <__ulp+0x18>
 8009d8a:	f1a0 0114 	sub.w	r1, r0, #20
 8009d8e:	291e      	cmp	r1, #30
 8009d90:	bfda      	itte	le
 8009d92:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009d96:	fa20 f101 	lsrle.w	r1, r0, r1
 8009d9a:	2101      	movgt	r1, #1
 8009d9c:	460a      	mov	r2, r1
 8009d9e:	e7e1      	b.n	8009d64 <__ulp+0x18>
 8009da0:	7ff00000 	.word	0x7ff00000

08009da4 <__b2d>:
 8009da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009da6:	6905      	ldr	r5, [r0, #16]
 8009da8:	f100 0714 	add.w	r7, r0, #20
 8009dac:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009db0:	1f2e      	subs	r6, r5, #4
 8009db2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009db6:	4620      	mov	r0, r4
 8009db8:	f7ff fd48 	bl	800984c <__hi0bits>
 8009dbc:	f1c0 0320 	rsb	r3, r0, #32
 8009dc0:	280a      	cmp	r0, #10
 8009dc2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009e40 <__b2d+0x9c>
 8009dc6:	600b      	str	r3, [r1, #0]
 8009dc8:	dc14      	bgt.n	8009df4 <__b2d+0x50>
 8009dca:	f1c0 0e0b 	rsb	lr, r0, #11
 8009dce:	fa24 f10e 	lsr.w	r1, r4, lr
 8009dd2:	42b7      	cmp	r7, r6
 8009dd4:	ea41 030c 	orr.w	r3, r1, ip
 8009dd8:	bf34      	ite	cc
 8009dda:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009dde:	2100      	movcs	r1, #0
 8009de0:	3015      	adds	r0, #21
 8009de2:	fa04 f000 	lsl.w	r0, r4, r0
 8009de6:	fa21 f10e 	lsr.w	r1, r1, lr
 8009dea:	ea40 0201 	orr.w	r2, r0, r1
 8009dee:	ec43 2b10 	vmov	d0, r2, r3
 8009df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009df4:	42b7      	cmp	r7, r6
 8009df6:	bf3a      	itte	cc
 8009df8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009dfc:	f1a5 0608 	subcc.w	r6, r5, #8
 8009e00:	2100      	movcs	r1, #0
 8009e02:	380b      	subs	r0, #11
 8009e04:	d017      	beq.n	8009e36 <__b2d+0x92>
 8009e06:	f1c0 0c20 	rsb	ip, r0, #32
 8009e0a:	fa04 f500 	lsl.w	r5, r4, r0
 8009e0e:	42be      	cmp	r6, r7
 8009e10:	fa21 f40c 	lsr.w	r4, r1, ip
 8009e14:	ea45 0504 	orr.w	r5, r5, r4
 8009e18:	bf8c      	ite	hi
 8009e1a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009e1e:	2400      	movls	r4, #0
 8009e20:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009e24:	fa01 f000 	lsl.w	r0, r1, r0
 8009e28:	fa24 f40c 	lsr.w	r4, r4, ip
 8009e2c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009e30:	ea40 0204 	orr.w	r2, r0, r4
 8009e34:	e7db      	b.n	8009dee <__b2d+0x4a>
 8009e36:	ea44 030c 	orr.w	r3, r4, ip
 8009e3a:	460a      	mov	r2, r1
 8009e3c:	e7d7      	b.n	8009dee <__b2d+0x4a>
 8009e3e:	bf00      	nop
 8009e40:	3ff00000 	.word	0x3ff00000

08009e44 <__d2b>:
 8009e44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e48:	4689      	mov	r9, r1
 8009e4a:	2101      	movs	r1, #1
 8009e4c:	ec57 6b10 	vmov	r6, r7, d0
 8009e50:	4690      	mov	r8, r2
 8009e52:	f7ff fc09 	bl	8009668 <_Balloc>
 8009e56:	4604      	mov	r4, r0
 8009e58:	b930      	cbnz	r0, 8009e68 <__d2b+0x24>
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	4b25      	ldr	r3, [pc, #148]	; (8009ef4 <__d2b+0xb0>)
 8009e5e:	4826      	ldr	r0, [pc, #152]	; (8009ef8 <__d2b+0xb4>)
 8009e60:	f240 310a 	movw	r1, #778	; 0x30a
 8009e64:	f000 fc64 	bl	800a730 <__assert_func>
 8009e68:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009e6c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009e70:	bb35      	cbnz	r5, 8009ec0 <__d2b+0x7c>
 8009e72:	2e00      	cmp	r6, #0
 8009e74:	9301      	str	r3, [sp, #4]
 8009e76:	d028      	beq.n	8009eca <__d2b+0x86>
 8009e78:	4668      	mov	r0, sp
 8009e7a:	9600      	str	r6, [sp, #0]
 8009e7c:	f7ff fd06 	bl	800988c <__lo0bits>
 8009e80:	9900      	ldr	r1, [sp, #0]
 8009e82:	b300      	cbz	r0, 8009ec6 <__d2b+0x82>
 8009e84:	9a01      	ldr	r2, [sp, #4]
 8009e86:	f1c0 0320 	rsb	r3, r0, #32
 8009e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8009e8e:	430b      	orrs	r3, r1
 8009e90:	40c2      	lsrs	r2, r0
 8009e92:	6163      	str	r3, [r4, #20]
 8009e94:	9201      	str	r2, [sp, #4]
 8009e96:	9b01      	ldr	r3, [sp, #4]
 8009e98:	61a3      	str	r3, [r4, #24]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	bf14      	ite	ne
 8009e9e:	2202      	movne	r2, #2
 8009ea0:	2201      	moveq	r2, #1
 8009ea2:	6122      	str	r2, [r4, #16]
 8009ea4:	b1d5      	cbz	r5, 8009edc <__d2b+0x98>
 8009ea6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009eaa:	4405      	add	r5, r0
 8009eac:	f8c9 5000 	str.w	r5, [r9]
 8009eb0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009eb4:	f8c8 0000 	str.w	r0, [r8]
 8009eb8:	4620      	mov	r0, r4
 8009eba:	b003      	add	sp, #12
 8009ebc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ec0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ec4:	e7d5      	b.n	8009e72 <__d2b+0x2e>
 8009ec6:	6161      	str	r1, [r4, #20]
 8009ec8:	e7e5      	b.n	8009e96 <__d2b+0x52>
 8009eca:	a801      	add	r0, sp, #4
 8009ecc:	f7ff fcde 	bl	800988c <__lo0bits>
 8009ed0:	9b01      	ldr	r3, [sp, #4]
 8009ed2:	6163      	str	r3, [r4, #20]
 8009ed4:	2201      	movs	r2, #1
 8009ed6:	6122      	str	r2, [r4, #16]
 8009ed8:	3020      	adds	r0, #32
 8009eda:	e7e3      	b.n	8009ea4 <__d2b+0x60>
 8009edc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ee0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009ee4:	f8c9 0000 	str.w	r0, [r9]
 8009ee8:	6918      	ldr	r0, [r3, #16]
 8009eea:	f7ff fcaf 	bl	800984c <__hi0bits>
 8009eee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ef2:	e7df      	b.n	8009eb4 <__d2b+0x70>
 8009ef4:	0800ad47 	.word	0x0800ad47
 8009ef8:	0800ae34 	.word	0x0800ae34

08009efc <__ratio>:
 8009efc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f00:	4688      	mov	r8, r1
 8009f02:	4669      	mov	r1, sp
 8009f04:	4681      	mov	r9, r0
 8009f06:	f7ff ff4d 	bl	8009da4 <__b2d>
 8009f0a:	a901      	add	r1, sp, #4
 8009f0c:	4640      	mov	r0, r8
 8009f0e:	ec55 4b10 	vmov	r4, r5, d0
 8009f12:	f7ff ff47 	bl	8009da4 <__b2d>
 8009f16:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f1a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009f1e:	eba3 0c02 	sub.w	ip, r3, r2
 8009f22:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f26:	1a9b      	subs	r3, r3, r2
 8009f28:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f2c:	ec51 0b10 	vmov	r0, r1, d0
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	bfd6      	itet	le
 8009f34:	460a      	movle	r2, r1
 8009f36:	462a      	movgt	r2, r5
 8009f38:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f3c:	468b      	mov	fp, r1
 8009f3e:	462f      	mov	r7, r5
 8009f40:	bfd4      	ite	le
 8009f42:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009f46:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	ee10 2a10 	vmov	r2, s0
 8009f50:	465b      	mov	r3, fp
 8009f52:	4639      	mov	r1, r7
 8009f54:	f7f6 fc9a 	bl	800088c <__aeabi_ddiv>
 8009f58:	ec41 0b10 	vmov	d0, r0, r1
 8009f5c:	b003      	add	sp, #12
 8009f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f62 <__copybits>:
 8009f62:	3901      	subs	r1, #1
 8009f64:	b570      	push	{r4, r5, r6, lr}
 8009f66:	1149      	asrs	r1, r1, #5
 8009f68:	6914      	ldr	r4, [r2, #16]
 8009f6a:	3101      	adds	r1, #1
 8009f6c:	f102 0314 	add.w	r3, r2, #20
 8009f70:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009f74:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009f78:	1f05      	subs	r5, r0, #4
 8009f7a:	42a3      	cmp	r3, r4
 8009f7c:	d30c      	bcc.n	8009f98 <__copybits+0x36>
 8009f7e:	1aa3      	subs	r3, r4, r2
 8009f80:	3b11      	subs	r3, #17
 8009f82:	f023 0303 	bic.w	r3, r3, #3
 8009f86:	3211      	adds	r2, #17
 8009f88:	42a2      	cmp	r2, r4
 8009f8a:	bf88      	it	hi
 8009f8c:	2300      	movhi	r3, #0
 8009f8e:	4418      	add	r0, r3
 8009f90:	2300      	movs	r3, #0
 8009f92:	4288      	cmp	r0, r1
 8009f94:	d305      	bcc.n	8009fa2 <__copybits+0x40>
 8009f96:	bd70      	pop	{r4, r5, r6, pc}
 8009f98:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f9c:	f845 6f04 	str.w	r6, [r5, #4]!
 8009fa0:	e7eb      	b.n	8009f7a <__copybits+0x18>
 8009fa2:	f840 3b04 	str.w	r3, [r0], #4
 8009fa6:	e7f4      	b.n	8009f92 <__copybits+0x30>

08009fa8 <__any_on>:
 8009fa8:	f100 0214 	add.w	r2, r0, #20
 8009fac:	6900      	ldr	r0, [r0, #16]
 8009fae:	114b      	asrs	r3, r1, #5
 8009fb0:	4298      	cmp	r0, r3
 8009fb2:	b510      	push	{r4, lr}
 8009fb4:	db11      	blt.n	8009fda <__any_on+0x32>
 8009fb6:	dd0a      	ble.n	8009fce <__any_on+0x26>
 8009fb8:	f011 011f 	ands.w	r1, r1, #31
 8009fbc:	d007      	beq.n	8009fce <__any_on+0x26>
 8009fbe:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009fc2:	fa24 f001 	lsr.w	r0, r4, r1
 8009fc6:	fa00 f101 	lsl.w	r1, r0, r1
 8009fca:	428c      	cmp	r4, r1
 8009fcc:	d10b      	bne.n	8009fe6 <__any_on+0x3e>
 8009fce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d803      	bhi.n	8009fde <__any_on+0x36>
 8009fd6:	2000      	movs	r0, #0
 8009fd8:	bd10      	pop	{r4, pc}
 8009fda:	4603      	mov	r3, r0
 8009fdc:	e7f7      	b.n	8009fce <__any_on+0x26>
 8009fde:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fe2:	2900      	cmp	r1, #0
 8009fe4:	d0f5      	beq.n	8009fd2 <__any_on+0x2a>
 8009fe6:	2001      	movs	r0, #1
 8009fe8:	e7f6      	b.n	8009fd8 <__any_on+0x30>

08009fea <_calloc_r>:
 8009fea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009fec:	fba1 2402 	umull	r2, r4, r1, r2
 8009ff0:	b94c      	cbnz	r4, 800a006 <_calloc_r+0x1c>
 8009ff2:	4611      	mov	r1, r2
 8009ff4:	9201      	str	r2, [sp, #4]
 8009ff6:	f000 f87b 	bl	800a0f0 <_malloc_r>
 8009ffa:	9a01      	ldr	r2, [sp, #4]
 8009ffc:	4605      	mov	r5, r0
 8009ffe:	b930      	cbnz	r0, 800a00e <_calloc_r+0x24>
 800a000:	4628      	mov	r0, r5
 800a002:	b003      	add	sp, #12
 800a004:	bd30      	pop	{r4, r5, pc}
 800a006:	220c      	movs	r2, #12
 800a008:	6002      	str	r2, [r0, #0]
 800a00a:	2500      	movs	r5, #0
 800a00c:	e7f8      	b.n	800a000 <_calloc_r+0x16>
 800a00e:	4621      	mov	r1, r4
 800a010:	f7fc fd70 	bl	8006af4 <memset>
 800a014:	e7f4      	b.n	800a000 <_calloc_r+0x16>
	...

0800a018 <_free_r>:
 800a018:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a01a:	2900      	cmp	r1, #0
 800a01c:	d044      	beq.n	800a0a8 <_free_r+0x90>
 800a01e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a022:	9001      	str	r0, [sp, #4]
 800a024:	2b00      	cmp	r3, #0
 800a026:	f1a1 0404 	sub.w	r4, r1, #4
 800a02a:	bfb8      	it	lt
 800a02c:	18e4      	addlt	r4, r4, r3
 800a02e:	f000 fcf9 	bl	800aa24 <__malloc_lock>
 800a032:	4a1e      	ldr	r2, [pc, #120]	; (800a0ac <_free_r+0x94>)
 800a034:	9801      	ldr	r0, [sp, #4]
 800a036:	6813      	ldr	r3, [r2, #0]
 800a038:	b933      	cbnz	r3, 800a048 <_free_r+0x30>
 800a03a:	6063      	str	r3, [r4, #4]
 800a03c:	6014      	str	r4, [r2, #0]
 800a03e:	b003      	add	sp, #12
 800a040:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a044:	f000 bcf4 	b.w	800aa30 <__malloc_unlock>
 800a048:	42a3      	cmp	r3, r4
 800a04a:	d908      	bls.n	800a05e <_free_r+0x46>
 800a04c:	6825      	ldr	r5, [r4, #0]
 800a04e:	1961      	adds	r1, r4, r5
 800a050:	428b      	cmp	r3, r1
 800a052:	bf01      	itttt	eq
 800a054:	6819      	ldreq	r1, [r3, #0]
 800a056:	685b      	ldreq	r3, [r3, #4]
 800a058:	1949      	addeq	r1, r1, r5
 800a05a:	6021      	streq	r1, [r4, #0]
 800a05c:	e7ed      	b.n	800a03a <_free_r+0x22>
 800a05e:	461a      	mov	r2, r3
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	b10b      	cbz	r3, 800a068 <_free_r+0x50>
 800a064:	42a3      	cmp	r3, r4
 800a066:	d9fa      	bls.n	800a05e <_free_r+0x46>
 800a068:	6811      	ldr	r1, [r2, #0]
 800a06a:	1855      	adds	r5, r2, r1
 800a06c:	42a5      	cmp	r5, r4
 800a06e:	d10b      	bne.n	800a088 <_free_r+0x70>
 800a070:	6824      	ldr	r4, [r4, #0]
 800a072:	4421      	add	r1, r4
 800a074:	1854      	adds	r4, r2, r1
 800a076:	42a3      	cmp	r3, r4
 800a078:	6011      	str	r1, [r2, #0]
 800a07a:	d1e0      	bne.n	800a03e <_free_r+0x26>
 800a07c:	681c      	ldr	r4, [r3, #0]
 800a07e:	685b      	ldr	r3, [r3, #4]
 800a080:	6053      	str	r3, [r2, #4]
 800a082:	4421      	add	r1, r4
 800a084:	6011      	str	r1, [r2, #0]
 800a086:	e7da      	b.n	800a03e <_free_r+0x26>
 800a088:	d902      	bls.n	800a090 <_free_r+0x78>
 800a08a:	230c      	movs	r3, #12
 800a08c:	6003      	str	r3, [r0, #0]
 800a08e:	e7d6      	b.n	800a03e <_free_r+0x26>
 800a090:	6825      	ldr	r5, [r4, #0]
 800a092:	1961      	adds	r1, r4, r5
 800a094:	428b      	cmp	r3, r1
 800a096:	bf04      	itt	eq
 800a098:	6819      	ldreq	r1, [r3, #0]
 800a09a:	685b      	ldreq	r3, [r3, #4]
 800a09c:	6063      	str	r3, [r4, #4]
 800a09e:	bf04      	itt	eq
 800a0a0:	1949      	addeq	r1, r1, r5
 800a0a2:	6021      	streq	r1, [r4, #0]
 800a0a4:	6054      	str	r4, [r2, #4]
 800a0a6:	e7ca      	b.n	800a03e <_free_r+0x26>
 800a0a8:	b003      	add	sp, #12
 800a0aa:	bd30      	pop	{r4, r5, pc}
 800a0ac:	20005eac 	.word	0x20005eac

0800a0b0 <sbrk_aligned>:
 800a0b0:	b570      	push	{r4, r5, r6, lr}
 800a0b2:	4e0e      	ldr	r6, [pc, #56]	; (800a0ec <sbrk_aligned+0x3c>)
 800a0b4:	460c      	mov	r4, r1
 800a0b6:	6831      	ldr	r1, [r6, #0]
 800a0b8:	4605      	mov	r5, r0
 800a0ba:	b911      	cbnz	r1, 800a0c2 <sbrk_aligned+0x12>
 800a0bc:	f000 f9f0 	bl	800a4a0 <_sbrk_r>
 800a0c0:	6030      	str	r0, [r6, #0]
 800a0c2:	4621      	mov	r1, r4
 800a0c4:	4628      	mov	r0, r5
 800a0c6:	f000 f9eb 	bl	800a4a0 <_sbrk_r>
 800a0ca:	1c43      	adds	r3, r0, #1
 800a0cc:	d00a      	beq.n	800a0e4 <sbrk_aligned+0x34>
 800a0ce:	1cc4      	adds	r4, r0, #3
 800a0d0:	f024 0403 	bic.w	r4, r4, #3
 800a0d4:	42a0      	cmp	r0, r4
 800a0d6:	d007      	beq.n	800a0e8 <sbrk_aligned+0x38>
 800a0d8:	1a21      	subs	r1, r4, r0
 800a0da:	4628      	mov	r0, r5
 800a0dc:	f000 f9e0 	bl	800a4a0 <_sbrk_r>
 800a0e0:	3001      	adds	r0, #1
 800a0e2:	d101      	bne.n	800a0e8 <sbrk_aligned+0x38>
 800a0e4:	f04f 34ff 	mov.w	r4, #4294967295
 800a0e8:	4620      	mov	r0, r4
 800a0ea:	bd70      	pop	{r4, r5, r6, pc}
 800a0ec:	20005eb0 	.word	0x20005eb0

0800a0f0 <_malloc_r>:
 800a0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0f4:	1ccd      	adds	r5, r1, #3
 800a0f6:	f025 0503 	bic.w	r5, r5, #3
 800a0fa:	3508      	adds	r5, #8
 800a0fc:	2d0c      	cmp	r5, #12
 800a0fe:	bf38      	it	cc
 800a100:	250c      	movcc	r5, #12
 800a102:	2d00      	cmp	r5, #0
 800a104:	4607      	mov	r7, r0
 800a106:	db01      	blt.n	800a10c <_malloc_r+0x1c>
 800a108:	42a9      	cmp	r1, r5
 800a10a:	d905      	bls.n	800a118 <_malloc_r+0x28>
 800a10c:	230c      	movs	r3, #12
 800a10e:	603b      	str	r3, [r7, #0]
 800a110:	2600      	movs	r6, #0
 800a112:	4630      	mov	r0, r6
 800a114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a118:	4e2e      	ldr	r6, [pc, #184]	; (800a1d4 <_malloc_r+0xe4>)
 800a11a:	f000 fc83 	bl	800aa24 <__malloc_lock>
 800a11e:	6833      	ldr	r3, [r6, #0]
 800a120:	461c      	mov	r4, r3
 800a122:	bb34      	cbnz	r4, 800a172 <_malloc_r+0x82>
 800a124:	4629      	mov	r1, r5
 800a126:	4638      	mov	r0, r7
 800a128:	f7ff ffc2 	bl	800a0b0 <sbrk_aligned>
 800a12c:	1c43      	adds	r3, r0, #1
 800a12e:	4604      	mov	r4, r0
 800a130:	d14d      	bne.n	800a1ce <_malloc_r+0xde>
 800a132:	6834      	ldr	r4, [r6, #0]
 800a134:	4626      	mov	r6, r4
 800a136:	2e00      	cmp	r6, #0
 800a138:	d140      	bne.n	800a1bc <_malloc_r+0xcc>
 800a13a:	6823      	ldr	r3, [r4, #0]
 800a13c:	4631      	mov	r1, r6
 800a13e:	4638      	mov	r0, r7
 800a140:	eb04 0803 	add.w	r8, r4, r3
 800a144:	f000 f9ac 	bl	800a4a0 <_sbrk_r>
 800a148:	4580      	cmp	r8, r0
 800a14a:	d13a      	bne.n	800a1c2 <_malloc_r+0xd2>
 800a14c:	6821      	ldr	r1, [r4, #0]
 800a14e:	3503      	adds	r5, #3
 800a150:	1a6d      	subs	r5, r5, r1
 800a152:	f025 0503 	bic.w	r5, r5, #3
 800a156:	3508      	adds	r5, #8
 800a158:	2d0c      	cmp	r5, #12
 800a15a:	bf38      	it	cc
 800a15c:	250c      	movcc	r5, #12
 800a15e:	4629      	mov	r1, r5
 800a160:	4638      	mov	r0, r7
 800a162:	f7ff ffa5 	bl	800a0b0 <sbrk_aligned>
 800a166:	3001      	adds	r0, #1
 800a168:	d02b      	beq.n	800a1c2 <_malloc_r+0xd2>
 800a16a:	6823      	ldr	r3, [r4, #0]
 800a16c:	442b      	add	r3, r5
 800a16e:	6023      	str	r3, [r4, #0]
 800a170:	e00e      	b.n	800a190 <_malloc_r+0xa0>
 800a172:	6822      	ldr	r2, [r4, #0]
 800a174:	1b52      	subs	r2, r2, r5
 800a176:	d41e      	bmi.n	800a1b6 <_malloc_r+0xc6>
 800a178:	2a0b      	cmp	r2, #11
 800a17a:	d916      	bls.n	800a1aa <_malloc_r+0xba>
 800a17c:	1961      	adds	r1, r4, r5
 800a17e:	42a3      	cmp	r3, r4
 800a180:	6025      	str	r5, [r4, #0]
 800a182:	bf18      	it	ne
 800a184:	6059      	strne	r1, [r3, #4]
 800a186:	6863      	ldr	r3, [r4, #4]
 800a188:	bf08      	it	eq
 800a18a:	6031      	streq	r1, [r6, #0]
 800a18c:	5162      	str	r2, [r4, r5]
 800a18e:	604b      	str	r3, [r1, #4]
 800a190:	4638      	mov	r0, r7
 800a192:	f104 060b 	add.w	r6, r4, #11
 800a196:	f000 fc4b 	bl	800aa30 <__malloc_unlock>
 800a19a:	f026 0607 	bic.w	r6, r6, #7
 800a19e:	1d23      	adds	r3, r4, #4
 800a1a0:	1af2      	subs	r2, r6, r3
 800a1a2:	d0b6      	beq.n	800a112 <_malloc_r+0x22>
 800a1a4:	1b9b      	subs	r3, r3, r6
 800a1a6:	50a3      	str	r3, [r4, r2]
 800a1a8:	e7b3      	b.n	800a112 <_malloc_r+0x22>
 800a1aa:	6862      	ldr	r2, [r4, #4]
 800a1ac:	42a3      	cmp	r3, r4
 800a1ae:	bf0c      	ite	eq
 800a1b0:	6032      	streq	r2, [r6, #0]
 800a1b2:	605a      	strne	r2, [r3, #4]
 800a1b4:	e7ec      	b.n	800a190 <_malloc_r+0xa0>
 800a1b6:	4623      	mov	r3, r4
 800a1b8:	6864      	ldr	r4, [r4, #4]
 800a1ba:	e7b2      	b.n	800a122 <_malloc_r+0x32>
 800a1bc:	4634      	mov	r4, r6
 800a1be:	6876      	ldr	r6, [r6, #4]
 800a1c0:	e7b9      	b.n	800a136 <_malloc_r+0x46>
 800a1c2:	230c      	movs	r3, #12
 800a1c4:	603b      	str	r3, [r7, #0]
 800a1c6:	4638      	mov	r0, r7
 800a1c8:	f000 fc32 	bl	800aa30 <__malloc_unlock>
 800a1cc:	e7a1      	b.n	800a112 <_malloc_r+0x22>
 800a1ce:	6025      	str	r5, [r4, #0]
 800a1d0:	e7de      	b.n	800a190 <_malloc_r+0xa0>
 800a1d2:	bf00      	nop
 800a1d4:	20005eac 	.word	0x20005eac

0800a1d8 <__sfputc_r>:
 800a1d8:	6893      	ldr	r3, [r2, #8]
 800a1da:	3b01      	subs	r3, #1
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	b410      	push	{r4}
 800a1e0:	6093      	str	r3, [r2, #8]
 800a1e2:	da08      	bge.n	800a1f6 <__sfputc_r+0x1e>
 800a1e4:	6994      	ldr	r4, [r2, #24]
 800a1e6:	42a3      	cmp	r3, r4
 800a1e8:	db01      	blt.n	800a1ee <__sfputc_r+0x16>
 800a1ea:	290a      	cmp	r1, #10
 800a1ec:	d103      	bne.n	800a1f6 <__sfputc_r+0x1e>
 800a1ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1f2:	f000 b9bd 	b.w	800a570 <__swbuf_r>
 800a1f6:	6813      	ldr	r3, [r2, #0]
 800a1f8:	1c58      	adds	r0, r3, #1
 800a1fa:	6010      	str	r0, [r2, #0]
 800a1fc:	7019      	strb	r1, [r3, #0]
 800a1fe:	4608      	mov	r0, r1
 800a200:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a204:	4770      	bx	lr

0800a206 <__sfputs_r>:
 800a206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a208:	4606      	mov	r6, r0
 800a20a:	460f      	mov	r7, r1
 800a20c:	4614      	mov	r4, r2
 800a20e:	18d5      	adds	r5, r2, r3
 800a210:	42ac      	cmp	r4, r5
 800a212:	d101      	bne.n	800a218 <__sfputs_r+0x12>
 800a214:	2000      	movs	r0, #0
 800a216:	e007      	b.n	800a228 <__sfputs_r+0x22>
 800a218:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a21c:	463a      	mov	r2, r7
 800a21e:	4630      	mov	r0, r6
 800a220:	f7ff ffda 	bl	800a1d8 <__sfputc_r>
 800a224:	1c43      	adds	r3, r0, #1
 800a226:	d1f3      	bne.n	800a210 <__sfputs_r+0xa>
 800a228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a22c <_vfiprintf_r>:
 800a22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a230:	460d      	mov	r5, r1
 800a232:	b09d      	sub	sp, #116	; 0x74
 800a234:	4614      	mov	r4, r2
 800a236:	4698      	mov	r8, r3
 800a238:	4606      	mov	r6, r0
 800a23a:	b118      	cbz	r0, 800a244 <_vfiprintf_r+0x18>
 800a23c:	6983      	ldr	r3, [r0, #24]
 800a23e:	b90b      	cbnz	r3, 800a244 <_vfiprintf_r+0x18>
 800a240:	f7fe fde4 	bl	8008e0c <__sinit>
 800a244:	4b89      	ldr	r3, [pc, #548]	; (800a46c <_vfiprintf_r+0x240>)
 800a246:	429d      	cmp	r5, r3
 800a248:	d11b      	bne.n	800a282 <_vfiprintf_r+0x56>
 800a24a:	6875      	ldr	r5, [r6, #4]
 800a24c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a24e:	07d9      	lsls	r1, r3, #31
 800a250:	d405      	bmi.n	800a25e <_vfiprintf_r+0x32>
 800a252:	89ab      	ldrh	r3, [r5, #12]
 800a254:	059a      	lsls	r2, r3, #22
 800a256:	d402      	bmi.n	800a25e <_vfiprintf_r+0x32>
 800a258:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a25a:	f7ff f9e8 	bl	800962e <__retarget_lock_acquire_recursive>
 800a25e:	89ab      	ldrh	r3, [r5, #12]
 800a260:	071b      	lsls	r3, r3, #28
 800a262:	d501      	bpl.n	800a268 <_vfiprintf_r+0x3c>
 800a264:	692b      	ldr	r3, [r5, #16]
 800a266:	b9eb      	cbnz	r3, 800a2a4 <_vfiprintf_r+0x78>
 800a268:	4629      	mov	r1, r5
 800a26a:	4630      	mov	r0, r6
 800a26c:	f000 f9f2 	bl	800a654 <__swsetup_r>
 800a270:	b1c0      	cbz	r0, 800a2a4 <_vfiprintf_r+0x78>
 800a272:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a274:	07dc      	lsls	r4, r3, #31
 800a276:	d50e      	bpl.n	800a296 <_vfiprintf_r+0x6a>
 800a278:	f04f 30ff 	mov.w	r0, #4294967295
 800a27c:	b01d      	add	sp, #116	; 0x74
 800a27e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a282:	4b7b      	ldr	r3, [pc, #492]	; (800a470 <_vfiprintf_r+0x244>)
 800a284:	429d      	cmp	r5, r3
 800a286:	d101      	bne.n	800a28c <_vfiprintf_r+0x60>
 800a288:	68b5      	ldr	r5, [r6, #8]
 800a28a:	e7df      	b.n	800a24c <_vfiprintf_r+0x20>
 800a28c:	4b79      	ldr	r3, [pc, #484]	; (800a474 <_vfiprintf_r+0x248>)
 800a28e:	429d      	cmp	r5, r3
 800a290:	bf08      	it	eq
 800a292:	68f5      	ldreq	r5, [r6, #12]
 800a294:	e7da      	b.n	800a24c <_vfiprintf_r+0x20>
 800a296:	89ab      	ldrh	r3, [r5, #12]
 800a298:	0598      	lsls	r0, r3, #22
 800a29a:	d4ed      	bmi.n	800a278 <_vfiprintf_r+0x4c>
 800a29c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a29e:	f7ff f9c7 	bl	8009630 <__retarget_lock_release_recursive>
 800a2a2:	e7e9      	b.n	800a278 <_vfiprintf_r+0x4c>
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	9309      	str	r3, [sp, #36]	; 0x24
 800a2a8:	2320      	movs	r3, #32
 800a2aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2b2:	2330      	movs	r3, #48	; 0x30
 800a2b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a478 <_vfiprintf_r+0x24c>
 800a2b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2bc:	f04f 0901 	mov.w	r9, #1
 800a2c0:	4623      	mov	r3, r4
 800a2c2:	469a      	mov	sl, r3
 800a2c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2c8:	b10a      	cbz	r2, 800a2ce <_vfiprintf_r+0xa2>
 800a2ca:	2a25      	cmp	r2, #37	; 0x25
 800a2cc:	d1f9      	bne.n	800a2c2 <_vfiprintf_r+0x96>
 800a2ce:	ebba 0b04 	subs.w	fp, sl, r4
 800a2d2:	d00b      	beq.n	800a2ec <_vfiprintf_r+0xc0>
 800a2d4:	465b      	mov	r3, fp
 800a2d6:	4622      	mov	r2, r4
 800a2d8:	4629      	mov	r1, r5
 800a2da:	4630      	mov	r0, r6
 800a2dc:	f7ff ff93 	bl	800a206 <__sfputs_r>
 800a2e0:	3001      	adds	r0, #1
 800a2e2:	f000 80aa 	beq.w	800a43a <_vfiprintf_r+0x20e>
 800a2e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2e8:	445a      	add	r2, fp
 800a2ea:	9209      	str	r2, [sp, #36]	; 0x24
 800a2ec:	f89a 3000 	ldrb.w	r3, [sl]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	f000 80a2 	beq.w	800a43a <_vfiprintf_r+0x20e>
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	f04f 32ff 	mov.w	r2, #4294967295
 800a2fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a300:	f10a 0a01 	add.w	sl, sl, #1
 800a304:	9304      	str	r3, [sp, #16]
 800a306:	9307      	str	r3, [sp, #28]
 800a308:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a30c:	931a      	str	r3, [sp, #104]	; 0x68
 800a30e:	4654      	mov	r4, sl
 800a310:	2205      	movs	r2, #5
 800a312:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a316:	4858      	ldr	r0, [pc, #352]	; (800a478 <_vfiprintf_r+0x24c>)
 800a318:	f7f5 ff82 	bl	8000220 <memchr>
 800a31c:	9a04      	ldr	r2, [sp, #16]
 800a31e:	b9d8      	cbnz	r0, 800a358 <_vfiprintf_r+0x12c>
 800a320:	06d1      	lsls	r1, r2, #27
 800a322:	bf44      	itt	mi
 800a324:	2320      	movmi	r3, #32
 800a326:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a32a:	0713      	lsls	r3, r2, #28
 800a32c:	bf44      	itt	mi
 800a32e:	232b      	movmi	r3, #43	; 0x2b
 800a330:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a334:	f89a 3000 	ldrb.w	r3, [sl]
 800a338:	2b2a      	cmp	r3, #42	; 0x2a
 800a33a:	d015      	beq.n	800a368 <_vfiprintf_r+0x13c>
 800a33c:	9a07      	ldr	r2, [sp, #28]
 800a33e:	4654      	mov	r4, sl
 800a340:	2000      	movs	r0, #0
 800a342:	f04f 0c0a 	mov.w	ip, #10
 800a346:	4621      	mov	r1, r4
 800a348:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a34c:	3b30      	subs	r3, #48	; 0x30
 800a34e:	2b09      	cmp	r3, #9
 800a350:	d94e      	bls.n	800a3f0 <_vfiprintf_r+0x1c4>
 800a352:	b1b0      	cbz	r0, 800a382 <_vfiprintf_r+0x156>
 800a354:	9207      	str	r2, [sp, #28]
 800a356:	e014      	b.n	800a382 <_vfiprintf_r+0x156>
 800a358:	eba0 0308 	sub.w	r3, r0, r8
 800a35c:	fa09 f303 	lsl.w	r3, r9, r3
 800a360:	4313      	orrs	r3, r2
 800a362:	9304      	str	r3, [sp, #16]
 800a364:	46a2      	mov	sl, r4
 800a366:	e7d2      	b.n	800a30e <_vfiprintf_r+0xe2>
 800a368:	9b03      	ldr	r3, [sp, #12]
 800a36a:	1d19      	adds	r1, r3, #4
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	9103      	str	r1, [sp, #12]
 800a370:	2b00      	cmp	r3, #0
 800a372:	bfbb      	ittet	lt
 800a374:	425b      	neglt	r3, r3
 800a376:	f042 0202 	orrlt.w	r2, r2, #2
 800a37a:	9307      	strge	r3, [sp, #28]
 800a37c:	9307      	strlt	r3, [sp, #28]
 800a37e:	bfb8      	it	lt
 800a380:	9204      	strlt	r2, [sp, #16]
 800a382:	7823      	ldrb	r3, [r4, #0]
 800a384:	2b2e      	cmp	r3, #46	; 0x2e
 800a386:	d10c      	bne.n	800a3a2 <_vfiprintf_r+0x176>
 800a388:	7863      	ldrb	r3, [r4, #1]
 800a38a:	2b2a      	cmp	r3, #42	; 0x2a
 800a38c:	d135      	bne.n	800a3fa <_vfiprintf_r+0x1ce>
 800a38e:	9b03      	ldr	r3, [sp, #12]
 800a390:	1d1a      	adds	r2, r3, #4
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	9203      	str	r2, [sp, #12]
 800a396:	2b00      	cmp	r3, #0
 800a398:	bfb8      	it	lt
 800a39a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a39e:	3402      	adds	r4, #2
 800a3a0:	9305      	str	r3, [sp, #20]
 800a3a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a488 <_vfiprintf_r+0x25c>
 800a3a6:	7821      	ldrb	r1, [r4, #0]
 800a3a8:	2203      	movs	r2, #3
 800a3aa:	4650      	mov	r0, sl
 800a3ac:	f7f5 ff38 	bl	8000220 <memchr>
 800a3b0:	b140      	cbz	r0, 800a3c4 <_vfiprintf_r+0x198>
 800a3b2:	2340      	movs	r3, #64	; 0x40
 800a3b4:	eba0 000a 	sub.w	r0, r0, sl
 800a3b8:	fa03 f000 	lsl.w	r0, r3, r0
 800a3bc:	9b04      	ldr	r3, [sp, #16]
 800a3be:	4303      	orrs	r3, r0
 800a3c0:	3401      	adds	r4, #1
 800a3c2:	9304      	str	r3, [sp, #16]
 800a3c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3c8:	482c      	ldr	r0, [pc, #176]	; (800a47c <_vfiprintf_r+0x250>)
 800a3ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3ce:	2206      	movs	r2, #6
 800a3d0:	f7f5 ff26 	bl	8000220 <memchr>
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	d03f      	beq.n	800a458 <_vfiprintf_r+0x22c>
 800a3d8:	4b29      	ldr	r3, [pc, #164]	; (800a480 <_vfiprintf_r+0x254>)
 800a3da:	bb1b      	cbnz	r3, 800a424 <_vfiprintf_r+0x1f8>
 800a3dc:	9b03      	ldr	r3, [sp, #12]
 800a3de:	3307      	adds	r3, #7
 800a3e0:	f023 0307 	bic.w	r3, r3, #7
 800a3e4:	3308      	adds	r3, #8
 800a3e6:	9303      	str	r3, [sp, #12]
 800a3e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3ea:	443b      	add	r3, r7
 800a3ec:	9309      	str	r3, [sp, #36]	; 0x24
 800a3ee:	e767      	b.n	800a2c0 <_vfiprintf_r+0x94>
 800a3f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3f4:	460c      	mov	r4, r1
 800a3f6:	2001      	movs	r0, #1
 800a3f8:	e7a5      	b.n	800a346 <_vfiprintf_r+0x11a>
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	3401      	adds	r4, #1
 800a3fe:	9305      	str	r3, [sp, #20]
 800a400:	4619      	mov	r1, r3
 800a402:	f04f 0c0a 	mov.w	ip, #10
 800a406:	4620      	mov	r0, r4
 800a408:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a40c:	3a30      	subs	r2, #48	; 0x30
 800a40e:	2a09      	cmp	r2, #9
 800a410:	d903      	bls.n	800a41a <_vfiprintf_r+0x1ee>
 800a412:	2b00      	cmp	r3, #0
 800a414:	d0c5      	beq.n	800a3a2 <_vfiprintf_r+0x176>
 800a416:	9105      	str	r1, [sp, #20]
 800a418:	e7c3      	b.n	800a3a2 <_vfiprintf_r+0x176>
 800a41a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a41e:	4604      	mov	r4, r0
 800a420:	2301      	movs	r3, #1
 800a422:	e7f0      	b.n	800a406 <_vfiprintf_r+0x1da>
 800a424:	ab03      	add	r3, sp, #12
 800a426:	9300      	str	r3, [sp, #0]
 800a428:	462a      	mov	r2, r5
 800a42a:	4b16      	ldr	r3, [pc, #88]	; (800a484 <_vfiprintf_r+0x258>)
 800a42c:	a904      	add	r1, sp, #16
 800a42e:	4630      	mov	r0, r6
 800a430:	f7fc fc08 	bl	8006c44 <_printf_float>
 800a434:	4607      	mov	r7, r0
 800a436:	1c78      	adds	r0, r7, #1
 800a438:	d1d6      	bne.n	800a3e8 <_vfiprintf_r+0x1bc>
 800a43a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a43c:	07d9      	lsls	r1, r3, #31
 800a43e:	d405      	bmi.n	800a44c <_vfiprintf_r+0x220>
 800a440:	89ab      	ldrh	r3, [r5, #12]
 800a442:	059a      	lsls	r2, r3, #22
 800a444:	d402      	bmi.n	800a44c <_vfiprintf_r+0x220>
 800a446:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a448:	f7ff f8f2 	bl	8009630 <__retarget_lock_release_recursive>
 800a44c:	89ab      	ldrh	r3, [r5, #12]
 800a44e:	065b      	lsls	r3, r3, #25
 800a450:	f53f af12 	bmi.w	800a278 <_vfiprintf_r+0x4c>
 800a454:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a456:	e711      	b.n	800a27c <_vfiprintf_r+0x50>
 800a458:	ab03      	add	r3, sp, #12
 800a45a:	9300      	str	r3, [sp, #0]
 800a45c:	462a      	mov	r2, r5
 800a45e:	4b09      	ldr	r3, [pc, #36]	; (800a484 <_vfiprintf_r+0x258>)
 800a460:	a904      	add	r1, sp, #16
 800a462:	4630      	mov	r0, r6
 800a464:	f7fc fe92 	bl	800718c <_printf_i>
 800a468:	e7e4      	b.n	800a434 <_vfiprintf_r+0x208>
 800a46a:	bf00      	nop
 800a46c:	0800ad78 	.word	0x0800ad78
 800a470:	0800ad98 	.word	0x0800ad98
 800a474:	0800ad58 	.word	0x0800ad58
 800a478:	0800af8c 	.word	0x0800af8c
 800a47c:	0800af96 	.word	0x0800af96
 800a480:	08006c45 	.word	0x08006c45
 800a484:	0800a207 	.word	0x0800a207
 800a488:	0800af92 	.word	0x0800af92
 800a48c:	00000000 	.word	0x00000000

0800a490 <nan>:
 800a490:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a498 <nan+0x8>
 800a494:	4770      	bx	lr
 800a496:	bf00      	nop
 800a498:	00000000 	.word	0x00000000
 800a49c:	7ff80000 	.word	0x7ff80000

0800a4a0 <_sbrk_r>:
 800a4a0:	b538      	push	{r3, r4, r5, lr}
 800a4a2:	4d06      	ldr	r5, [pc, #24]	; (800a4bc <_sbrk_r+0x1c>)
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	4604      	mov	r4, r0
 800a4a8:	4608      	mov	r0, r1
 800a4aa:	602b      	str	r3, [r5, #0]
 800a4ac:	f7f7 f9ea 	bl	8001884 <_sbrk>
 800a4b0:	1c43      	adds	r3, r0, #1
 800a4b2:	d102      	bne.n	800a4ba <_sbrk_r+0x1a>
 800a4b4:	682b      	ldr	r3, [r5, #0]
 800a4b6:	b103      	cbz	r3, 800a4ba <_sbrk_r+0x1a>
 800a4b8:	6023      	str	r3, [r4, #0]
 800a4ba:	bd38      	pop	{r3, r4, r5, pc}
 800a4bc:	20005eb4 	.word	0x20005eb4

0800a4c0 <__sread>:
 800a4c0:	b510      	push	{r4, lr}
 800a4c2:	460c      	mov	r4, r1
 800a4c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4c8:	f000 fab8 	bl	800aa3c <_read_r>
 800a4cc:	2800      	cmp	r0, #0
 800a4ce:	bfab      	itete	ge
 800a4d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a4d2:	89a3      	ldrhlt	r3, [r4, #12]
 800a4d4:	181b      	addge	r3, r3, r0
 800a4d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a4da:	bfac      	ite	ge
 800a4dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a4de:	81a3      	strhlt	r3, [r4, #12]
 800a4e0:	bd10      	pop	{r4, pc}

0800a4e2 <__swrite>:
 800a4e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4e6:	461f      	mov	r7, r3
 800a4e8:	898b      	ldrh	r3, [r1, #12]
 800a4ea:	05db      	lsls	r3, r3, #23
 800a4ec:	4605      	mov	r5, r0
 800a4ee:	460c      	mov	r4, r1
 800a4f0:	4616      	mov	r6, r2
 800a4f2:	d505      	bpl.n	800a500 <__swrite+0x1e>
 800a4f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4f8:	2302      	movs	r3, #2
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	f000 fa1a 	bl	800a934 <_lseek_r>
 800a500:	89a3      	ldrh	r3, [r4, #12]
 800a502:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a506:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a50a:	81a3      	strh	r3, [r4, #12]
 800a50c:	4632      	mov	r2, r6
 800a50e:	463b      	mov	r3, r7
 800a510:	4628      	mov	r0, r5
 800a512:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a516:	f000 b88b 	b.w	800a630 <_write_r>

0800a51a <__sseek>:
 800a51a:	b510      	push	{r4, lr}
 800a51c:	460c      	mov	r4, r1
 800a51e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a522:	f000 fa07 	bl	800a934 <_lseek_r>
 800a526:	1c43      	adds	r3, r0, #1
 800a528:	89a3      	ldrh	r3, [r4, #12]
 800a52a:	bf15      	itete	ne
 800a52c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a52e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a532:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a536:	81a3      	strheq	r3, [r4, #12]
 800a538:	bf18      	it	ne
 800a53a:	81a3      	strhne	r3, [r4, #12]
 800a53c:	bd10      	pop	{r4, pc}

0800a53e <__sclose>:
 800a53e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a542:	f000 b913 	b.w	800a76c <_close_r>

0800a546 <strncmp>:
 800a546:	b510      	push	{r4, lr}
 800a548:	b17a      	cbz	r2, 800a56a <strncmp+0x24>
 800a54a:	4603      	mov	r3, r0
 800a54c:	3901      	subs	r1, #1
 800a54e:	1884      	adds	r4, r0, r2
 800a550:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a554:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a558:	4290      	cmp	r0, r2
 800a55a:	d101      	bne.n	800a560 <strncmp+0x1a>
 800a55c:	42a3      	cmp	r3, r4
 800a55e:	d101      	bne.n	800a564 <strncmp+0x1e>
 800a560:	1a80      	subs	r0, r0, r2
 800a562:	bd10      	pop	{r4, pc}
 800a564:	2800      	cmp	r0, #0
 800a566:	d1f3      	bne.n	800a550 <strncmp+0xa>
 800a568:	e7fa      	b.n	800a560 <strncmp+0x1a>
 800a56a:	4610      	mov	r0, r2
 800a56c:	e7f9      	b.n	800a562 <strncmp+0x1c>
	...

0800a570 <__swbuf_r>:
 800a570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a572:	460e      	mov	r6, r1
 800a574:	4614      	mov	r4, r2
 800a576:	4605      	mov	r5, r0
 800a578:	b118      	cbz	r0, 800a582 <__swbuf_r+0x12>
 800a57a:	6983      	ldr	r3, [r0, #24]
 800a57c:	b90b      	cbnz	r3, 800a582 <__swbuf_r+0x12>
 800a57e:	f7fe fc45 	bl	8008e0c <__sinit>
 800a582:	4b21      	ldr	r3, [pc, #132]	; (800a608 <__swbuf_r+0x98>)
 800a584:	429c      	cmp	r4, r3
 800a586:	d12b      	bne.n	800a5e0 <__swbuf_r+0x70>
 800a588:	686c      	ldr	r4, [r5, #4]
 800a58a:	69a3      	ldr	r3, [r4, #24]
 800a58c:	60a3      	str	r3, [r4, #8]
 800a58e:	89a3      	ldrh	r3, [r4, #12]
 800a590:	071a      	lsls	r2, r3, #28
 800a592:	d52f      	bpl.n	800a5f4 <__swbuf_r+0x84>
 800a594:	6923      	ldr	r3, [r4, #16]
 800a596:	b36b      	cbz	r3, 800a5f4 <__swbuf_r+0x84>
 800a598:	6923      	ldr	r3, [r4, #16]
 800a59a:	6820      	ldr	r0, [r4, #0]
 800a59c:	1ac0      	subs	r0, r0, r3
 800a59e:	6963      	ldr	r3, [r4, #20]
 800a5a0:	b2f6      	uxtb	r6, r6
 800a5a2:	4283      	cmp	r3, r0
 800a5a4:	4637      	mov	r7, r6
 800a5a6:	dc04      	bgt.n	800a5b2 <__swbuf_r+0x42>
 800a5a8:	4621      	mov	r1, r4
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	f000 f974 	bl	800a898 <_fflush_r>
 800a5b0:	bb30      	cbnz	r0, 800a600 <__swbuf_r+0x90>
 800a5b2:	68a3      	ldr	r3, [r4, #8]
 800a5b4:	3b01      	subs	r3, #1
 800a5b6:	60a3      	str	r3, [r4, #8]
 800a5b8:	6823      	ldr	r3, [r4, #0]
 800a5ba:	1c5a      	adds	r2, r3, #1
 800a5bc:	6022      	str	r2, [r4, #0]
 800a5be:	701e      	strb	r6, [r3, #0]
 800a5c0:	6963      	ldr	r3, [r4, #20]
 800a5c2:	3001      	adds	r0, #1
 800a5c4:	4283      	cmp	r3, r0
 800a5c6:	d004      	beq.n	800a5d2 <__swbuf_r+0x62>
 800a5c8:	89a3      	ldrh	r3, [r4, #12]
 800a5ca:	07db      	lsls	r3, r3, #31
 800a5cc:	d506      	bpl.n	800a5dc <__swbuf_r+0x6c>
 800a5ce:	2e0a      	cmp	r6, #10
 800a5d0:	d104      	bne.n	800a5dc <__swbuf_r+0x6c>
 800a5d2:	4621      	mov	r1, r4
 800a5d4:	4628      	mov	r0, r5
 800a5d6:	f000 f95f 	bl	800a898 <_fflush_r>
 800a5da:	b988      	cbnz	r0, 800a600 <__swbuf_r+0x90>
 800a5dc:	4638      	mov	r0, r7
 800a5de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5e0:	4b0a      	ldr	r3, [pc, #40]	; (800a60c <__swbuf_r+0x9c>)
 800a5e2:	429c      	cmp	r4, r3
 800a5e4:	d101      	bne.n	800a5ea <__swbuf_r+0x7a>
 800a5e6:	68ac      	ldr	r4, [r5, #8]
 800a5e8:	e7cf      	b.n	800a58a <__swbuf_r+0x1a>
 800a5ea:	4b09      	ldr	r3, [pc, #36]	; (800a610 <__swbuf_r+0xa0>)
 800a5ec:	429c      	cmp	r4, r3
 800a5ee:	bf08      	it	eq
 800a5f0:	68ec      	ldreq	r4, [r5, #12]
 800a5f2:	e7ca      	b.n	800a58a <__swbuf_r+0x1a>
 800a5f4:	4621      	mov	r1, r4
 800a5f6:	4628      	mov	r0, r5
 800a5f8:	f000 f82c 	bl	800a654 <__swsetup_r>
 800a5fc:	2800      	cmp	r0, #0
 800a5fe:	d0cb      	beq.n	800a598 <__swbuf_r+0x28>
 800a600:	f04f 37ff 	mov.w	r7, #4294967295
 800a604:	e7ea      	b.n	800a5dc <__swbuf_r+0x6c>
 800a606:	bf00      	nop
 800a608:	0800ad78 	.word	0x0800ad78
 800a60c:	0800ad98 	.word	0x0800ad98
 800a610:	0800ad58 	.word	0x0800ad58

0800a614 <__ascii_wctomb>:
 800a614:	b149      	cbz	r1, 800a62a <__ascii_wctomb+0x16>
 800a616:	2aff      	cmp	r2, #255	; 0xff
 800a618:	bf85      	ittet	hi
 800a61a:	238a      	movhi	r3, #138	; 0x8a
 800a61c:	6003      	strhi	r3, [r0, #0]
 800a61e:	700a      	strbls	r2, [r1, #0]
 800a620:	f04f 30ff 	movhi.w	r0, #4294967295
 800a624:	bf98      	it	ls
 800a626:	2001      	movls	r0, #1
 800a628:	4770      	bx	lr
 800a62a:	4608      	mov	r0, r1
 800a62c:	4770      	bx	lr
	...

0800a630 <_write_r>:
 800a630:	b538      	push	{r3, r4, r5, lr}
 800a632:	4d07      	ldr	r5, [pc, #28]	; (800a650 <_write_r+0x20>)
 800a634:	4604      	mov	r4, r0
 800a636:	4608      	mov	r0, r1
 800a638:	4611      	mov	r1, r2
 800a63a:	2200      	movs	r2, #0
 800a63c:	602a      	str	r2, [r5, #0]
 800a63e:	461a      	mov	r2, r3
 800a640:	f7f7 f8cf 	bl	80017e2 <_write>
 800a644:	1c43      	adds	r3, r0, #1
 800a646:	d102      	bne.n	800a64e <_write_r+0x1e>
 800a648:	682b      	ldr	r3, [r5, #0]
 800a64a:	b103      	cbz	r3, 800a64e <_write_r+0x1e>
 800a64c:	6023      	str	r3, [r4, #0]
 800a64e:	bd38      	pop	{r3, r4, r5, pc}
 800a650:	20005eb4 	.word	0x20005eb4

0800a654 <__swsetup_r>:
 800a654:	4b32      	ldr	r3, [pc, #200]	; (800a720 <__swsetup_r+0xcc>)
 800a656:	b570      	push	{r4, r5, r6, lr}
 800a658:	681d      	ldr	r5, [r3, #0]
 800a65a:	4606      	mov	r6, r0
 800a65c:	460c      	mov	r4, r1
 800a65e:	b125      	cbz	r5, 800a66a <__swsetup_r+0x16>
 800a660:	69ab      	ldr	r3, [r5, #24]
 800a662:	b913      	cbnz	r3, 800a66a <__swsetup_r+0x16>
 800a664:	4628      	mov	r0, r5
 800a666:	f7fe fbd1 	bl	8008e0c <__sinit>
 800a66a:	4b2e      	ldr	r3, [pc, #184]	; (800a724 <__swsetup_r+0xd0>)
 800a66c:	429c      	cmp	r4, r3
 800a66e:	d10f      	bne.n	800a690 <__swsetup_r+0x3c>
 800a670:	686c      	ldr	r4, [r5, #4]
 800a672:	89a3      	ldrh	r3, [r4, #12]
 800a674:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a678:	0719      	lsls	r1, r3, #28
 800a67a:	d42c      	bmi.n	800a6d6 <__swsetup_r+0x82>
 800a67c:	06dd      	lsls	r5, r3, #27
 800a67e:	d411      	bmi.n	800a6a4 <__swsetup_r+0x50>
 800a680:	2309      	movs	r3, #9
 800a682:	6033      	str	r3, [r6, #0]
 800a684:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a688:	81a3      	strh	r3, [r4, #12]
 800a68a:	f04f 30ff 	mov.w	r0, #4294967295
 800a68e:	e03e      	b.n	800a70e <__swsetup_r+0xba>
 800a690:	4b25      	ldr	r3, [pc, #148]	; (800a728 <__swsetup_r+0xd4>)
 800a692:	429c      	cmp	r4, r3
 800a694:	d101      	bne.n	800a69a <__swsetup_r+0x46>
 800a696:	68ac      	ldr	r4, [r5, #8]
 800a698:	e7eb      	b.n	800a672 <__swsetup_r+0x1e>
 800a69a:	4b24      	ldr	r3, [pc, #144]	; (800a72c <__swsetup_r+0xd8>)
 800a69c:	429c      	cmp	r4, r3
 800a69e:	bf08      	it	eq
 800a6a0:	68ec      	ldreq	r4, [r5, #12]
 800a6a2:	e7e6      	b.n	800a672 <__swsetup_r+0x1e>
 800a6a4:	0758      	lsls	r0, r3, #29
 800a6a6:	d512      	bpl.n	800a6ce <__swsetup_r+0x7a>
 800a6a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6aa:	b141      	cbz	r1, 800a6be <__swsetup_r+0x6a>
 800a6ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6b0:	4299      	cmp	r1, r3
 800a6b2:	d002      	beq.n	800a6ba <__swsetup_r+0x66>
 800a6b4:	4630      	mov	r0, r6
 800a6b6:	f7ff fcaf 	bl	800a018 <_free_r>
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	6363      	str	r3, [r4, #52]	; 0x34
 800a6be:	89a3      	ldrh	r3, [r4, #12]
 800a6c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a6c4:	81a3      	strh	r3, [r4, #12]
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	6063      	str	r3, [r4, #4]
 800a6ca:	6923      	ldr	r3, [r4, #16]
 800a6cc:	6023      	str	r3, [r4, #0]
 800a6ce:	89a3      	ldrh	r3, [r4, #12]
 800a6d0:	f043 0308 	orr.w	r3, r3, #8
 800a6d4:	81a3      	strh	r3, [r4, #12]
 800a6d6:	6923      	ldr	r3, [r4, #16]
 800a6d8:	b94b      	cbnz	r3, 800a6ee <__swsetup_r+0x9a>
 800a6da:	89a3      	ldrh	r3, [r4, #12]
 800a6dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a6e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6e4:	d003      	beq.n	800a6ee <__swsetup_r+0x9a>
 800a6e6:	4621      	mov	r1, r4
 800a6e8:	4630      	mov	r0, r6
 800a6ea:	f000 f95b 	bl	800a9a4 <__smakebuf_r>
 800a6ee:	89a0      	ldrh	r0, [r4, #12]
 800a6f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a6f4:	f010 0301 	ands.w	r3, r0, #1
 800a6f8:	d00a      	beq.n	800a710 <__swsetup_r+0xbc>
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	60a3      	str	r3, [r4, #8]
 800a6fe:	6963      	ldr	r3, [r4, #20]
 800a700:	425b      	negs	r3, r3
 800a702:	61a3      	str	r3, [r4, #24]
 800a704:	6923      	ldr	r3, [r4, #16]
 800a706:	b943      	cbnz	r3, 800a71a <__swsetup_r+0xc6>
 800a708:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a70c:	d1ba      	bne.n	800a684 <__swsetup_r+0x30>
 800a70e:	bd70      	pop	{r4, r5, r6, pc}
 800a710:	0781      	lsls	r1, r0, #30
 800a712:	bf58      	it	pl
 800a714:	6963      	ldrpl	r3, [r4, #20]
 800a716:	60a3      	str	r3, [r4, #8]
 800a718:	e7f4      	b.n	800a704 <__swsetup_r+0xb0>
 800a71a:	2000      	movs	r0, #0
 800a71c:	e7f7      	b.n	800a70e <__swsetup_r+0xba>
 800a71e:	bf00      	nop
 800a720:	20000020 	.word	0x20000020
 800a724:	0800ad78 	.word	0x0800ad78
 800a728:	0800ad98 	.word	0x0800ad98
 800a72c:	0800ad58 	.word	0x0800ad58

0800a730 <__assert_func>:
 800a730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a732:	4614      	mov	r4, r2
 800a734:	461a      	mov	r2, r3
 800a736:	4b09      	ldr	r3, [pc, #36]	; (800a75c <__assert_func+0x2c>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4605      	mov	r5, r0
 800a73c:	68d8      	ldr	r0, [r3, #12]
 800a73e:	b14c      	cbz	r4, 800a754 <__assert_func+0x24>
 800a740:	4b07      	ldr	r3, [pc, #28]	; (800a760 <__assert_func+0x30>)
 800a742:	9100      	str	r1, [sp, #0]
 800a744:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a748:	4906      	ldr	r1, [pc, #24]	; (800a764 <__assert_func+0x34>)
 800a74a:	462b      	mov	r3, r5
 800a74c:	f000 f8e0 	bl	800a910 <fiprintf>
 800a750:	f000 f986 	bl	800aa60 <abort>
 800a754:	4b04      	ldr	r3, [pc, #16]	; (800a768 <__assert_func+0x38>)
 800a756:	461c      	mov	r4, r3
 800a758:	e7f3      	b.n	800a742 <__assert_func+0x12>
 800a75a:	bf00      	nop
 800a75c:	20000020 	.word	0x20000020
 800a760:	0800af9d 	.word	0x0800af9d
 800a764:	0800afaa 	.word	0x0800afaa
 800a768:	0800afd8 	.word	0x0800afd8

0800a76c <_close_r>:
 800a76c:	b538      	push	{r3, r4, r5, lr}
 800a76e:	4d06      	ldr	r5, [pc, #24]	; (800a788 <_close_r+0x1c>)
 800a770:	2300      	movs	r3, #0
 800a772:	4604      	mov	r4, r0
 800a774:	4608      	mov	r0, r1
 800a776:	602b      	str	r3, [r5, #0]
 800a778:	f7f7 f84f 	bl	800181a <_close>
 800a77c:	1c43      	adds	r3, r0, #1
 800a77e:	d102      	bne.n	800a786 <_close_r+0x1a>
 800a780:	682b      	ldr	r3, [r5, #0]
 800a782:	b103      	cbz	r3, 800a786 <_close_r+0x1a>
 800a784:	6023      	str	r3, [r4, #0]
 800a786:	bd38      	pop	{r3, r4, r5, pc}
 800a788:	20005eb4 	.word	0x20005eb4

0800a78c <__sflush_r>:
 800a78c:	898a      	ldrh	r2, [r1, #12]
 800a78e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a792:	4605      	mov	r5, r0
 800a794:	0710      	lsls	r0, r2, #28
 800a796:	460c      	mov	r4, r1
 800a798:	d458      	bmi.n	800a84c <__sflush_r+0xc0>
 800a79a:	684b      	ldr	r3, [r1, #4]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	dc05      	bgt.n	800a7ac <__sflush_r+0x20>
 800a7a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	dc02      	bgt.n	800a7ac <__sflush_r+0x20>
 800a7a6:	2000      	movs	r0, #0
 800a7a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a7ae:	2e00      	cmp	r6, #0
 800a7b0:	d0f9      	beq.n	800a7a6 <__sflush_r+0x1a>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a7b8:	682f      	ldr	r7, [r5, #0]
 800a7ba:	602b      	str	r3, [r5, #0]
 800a7bc:	d032      	beq.n	800a824 <__sflush_r+0x98>
 800a7be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a7c0:	89a3      	ldrh	r3, [r4, #12]
 800a7c2:	075a      	lsls	r2, r3, #29
 800a7c4:	d505      	bpl.n	800a7d2 <__sflush_r+0x46>
 800a7c6:	6863      	ldr	r3, [r4, #4]
 800a7c8:	1ac0      	subs	r0, r0, r3
 800a7ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a7cc:	b10b      	cbz	r3, 800a7d2 <__sflush_r+0x46>
 800a7ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a7d0:	1ac0      	subs	r0, r0, r3
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a7d8:	6a21      	ldr	r1, [r4, #32]
 800a7da:	4628      	mov	r0, r5
 800a7dc:	47b0      	blx	r6
 800a7de:	1c43      	adds	r3, r0, #1
 800a7e0:	89a3      	ldrh	r3, [r4, #12]
 800a7e2:	d106      	bne.n	800a7f2 <__sflush_r+0x66>
 800a7e4:	6829      	ldr	r1, [r5, #0]
 800a7e6:	291d      	cmp	r1, #29
 800a7e8:	d82c      	bhi.n	800a844 <__sflush_r+0xb8>
 800a7ea:	4a2a      	ldr	r2, [pc, #168]	; (800a894 <__sflush_r+0x108>)
 800a7ec:	40ca      	lsrs	r2, r1
 800a7ee:	07d6      	lsls	r6, r2, #31
 800a7f0:	d528      	bpl.n	800a844 <__sflush_r+0xb8>
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	6062      	str	r2, [r4, #4]
 800a7f6:	04d9      	lsls	r1, r3, #19
 800a7f8:	6922      	ldr	r2, [r4, #16]
 800a7fa:	6022      	str	r2, [r4, #0]
 800a7fc:	d504      	bpl.n	800a808 <__sflush_r+0x7c>
 800a7fe:	1c42      	adds	r2, r0, #1
 800a800:	d101      	bne.n	800a806 <__sflush_r+0x7a>
 800a802:	682b      	ldr	r3, [r5, #0]
 800a804:	b903      	cbnz	r3, 800a808 <__sflush_r+0x7c>
 800a806:	6560      	str	r0, [r4, #84]	; 0x54
 800a808:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a80a:	602f      	str	r7, [r5, #0]
 800a80c:	2900      	cmp	r1, #0
 800a80e:	d0ca      	beq.n	800a7a6 <__sflush_r+0x1a>
 800a810:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a814:	4299      	cmp	r1, r3
 800a816:	d002      	beq.n	800a81e <__sflush_r+0x92>
 800a818:	4628      	mov	r0, r5
 800a81a:	f7ff fbfd 	bl	800a018 <_free_r>
 800a81e:	2000      	movs	r0, #0
 800a820:	6360      	str	r0, [r4, #52]	; 0x34
 800a822:	e7c1      	b.n	800a7a8 <__sflush_r+0x1c>
 800a824:	6a21      	ldr	r1, [r4, #32]
 800a826:	2301      	movs	r3, #1
 800a828:	4628      	mov	r0, r5
 800a82a:	47b0      	blx	r6
 800a82c:	1c41      	adds	r1, r0, #1
 800a82e:	d1c7      	bne.n	800a7c0 <__sflush_r+0x34>
 800a830:	682b      	ldr	r3, [r5, #0]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d0c4      	beq.n	800a7c0 <__sflush_r+0x34>
 800a836:	2b1d      	cmp	r3, #29
 800a838:	d001      	beq.n	800a83e <__sflush_r+0xb2>
 800a83a:	2b16      	cmp	r3, #22
 800a83c:	d101      	bne.n	800a842 <__sflush_r+0xb6>
 800a83e:	602f      	str	r7, [r5, #0]
 800a840:	e7b1      	b.n	800a7a6 <__sflush_r+0x1a>
 800a842:	89a3      	ldrh	r3, [r4, #12]
 800a844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a848:	81a3      	strh	r3, [r4, #12]
 800a84a:	e7ad      	b.n	800a7a8 <__sflush_r+0x1c>
 800a84c:	690f      	ldr	r7, [r1, #16]
 800a84e:	2f00      	cmp	r7, #0
 800a850:	d0a9      	beq.n	800a7a6 <__sflush_r+0x1a>
 800a852:	0793      	lsls	r3, r2, #30
 800a854:	680e      	ldr	r6, [r1, #0]
 800a856:	bf08      	it	eq
 800a858:	694b      	ldreq	r3, [r1, #20]
 800a85a:	600f      	str	r7, [r1, #0]
 800a85c:	bf18      	it	ne
 800a85e:	2300      	movne	r3, #0
 800a860:	eba6 0807 	sub.w	r8, r6, r7
 800a864:	608b      	str	r3, [r1, #8]
 800a866:	f1b8 0f00 	cmp.w	r8, #0
 800a86a:	dd9c      	ble.n	800a7a6 <__sflush_r+0x1a>
 800a86c:	6a21      	ldr	r1, [r4, #32]
 800a86e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a870:	4643      	mov	r3, r8
 800a872:	463a      	mov	r2, r7
 800a874:	4628      	mov	r0, r5
 800a876:	47b0      	blx	r6
 800a878:	2800      	cmp	r0, #0
 800a87a:	dc06      	bgt.n	800a88a <__sflush_r+0xfe>
 800a87c:	89a3      	ldrh	r3, [r4, #12]
 800a87e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a882:	81a3      	strh	r3, [r4, #12]
 800a884:	f04f 30ff 	mov.w	r0, #4294967295
 800a888:	e78e      	b.n	800a7a8 <__sflush_r+0x1c>
 800a88a:	4407      	add	r7, r0
 800a88c:	eba8 0800 	sub.w	r8, r8, r0
 800a890:	e7e9      	b.n	800a866 <__sflush_r+0xda>
 800a892:	bf00      	nop
 800a894:	20400001 	.word	0x20400001

0800a898 <_fflush_r>:
 800a898:	b538      	push	{r3, r4, r5, lr}
 800a89a:	690b      	ldr	r3, [r1, #16]
 800a89c:	4605      	mov	r5, r0
 800a89e:	460c      	mov	r4, r1
 800a8a0:	b913      	cbnz	r3, 800a8a8 <_fflush_r+0x10>
 800a8a2:	2500      	movs	r5, #0
 800a8a4:	4628      	mov	r0, r5
 800a8a6:	bd38      	pop	{r3, r4, r5, pc}
 800a8a8:	b118      	cbz	r0, 800a8b2 <_fflush_r+0x1a>
 800a8aa:	6983      	ldr	r3, [r0, #24]
 800a8ac:	b90b      	cbnz	r3, 800a8b2 <_fflush_r+0x1a>
 800a8ae:	f7fe faad 	bl	8008e0c <__sinit>
 800a8b2:	4b14      	ldr	r3, [pc, #80]	; (800a904 <_fflush_r+0x6c>)
 800a8b4:	429c      	cmp	r4, r3
 800a8b6:	d11b      	bne.n	800a8f0 <_fflush_r+0x58>
 800a8b8:	686c      	ldr	r4, [r5, #4]
 800a8ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d0ef      	beq.n	800a8a2 <_fflush_r+0xa>
 800a8c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a8c4:	07d0      	lsls	r0, r2, #31
 800a8c6:	d404      	bmi.n	800a8d2 <_fflush_r+0x3a>
 800a8c8:	0599      	lsls	r1, r3, #22
 800a8ca:	d402      	bmi.n	800a8d2 <_fflush_r+0x3a>
 800a8cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8ce:	f7fe feae 	bl	800962e <__retarget_lock_acquire_recursive>
 800a8d2:	4628      	mov	r0, r5
 800a8d4:	4621      	mov	r1, r4
 800a8d6:	f7ff ff59 	bl	800a78c <__sflush_r>
 800a8da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a8dc:	07da      	lsls	r2, r3, #31
 800a8de:	4605      	mov	r5, r0
 800a8e0:	d4e0      	bmi.n	800a8a4 <_fflush_r+0xc>
 800a8e2:	89a3      	ldrh	r3, [r4, #12]
 800a8e4:	059b      	lsls	r3, r3, #22
 800a8e6:	d4dd      	bmi.n	800a8a4 <_fflush_r+0xc>
 800a8e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8ea:	f7fe fea1 	bl	8009630 <__retarget_lock_release_recursive>
 800a8ee:	e7d9      	b.n	800a8a4 <_fflush_r+0xc>
 800a8f0:	4b05      	ldr	r3, [pc, #20]	; (800a908 <_fflush_r+0x70>)
 800a8f2:	429c      	cmp	r4, r3
 800a8f4:	d101      	bne.n	800a8fa <_fflush_r+0x62>
 800a8f6:	68ac      	ldr	r4, [r5, #8]
 800a8f8:	e7df      	b.n	800a8ba <_fflush_r+0x22>
 800a8fa:	4b04      	ldr	r3, [pc, #16]	; (800a90c <_fflush_r+0x74>)
 800a8fc:	429c      	cmp	r4, r3
 800a8fe:	bf08      	it	eq
 800a900:	68ec      	ldreq	r4, [r5, #12]
 800a902:	e7da      	b.n	800a8ba <_fflush_r+0x22>
 800a904:	0800ad78 	.word	0x0800ad78
 800a908:	0800ad98 	.word	0x0800ad98
 800a90c:	0800ad58 	.word	0x0800ad58

0800a910 <fiprintf>:
 800a910:	b40e      	push	{r1, r2, r3}
 800a912:	b503      	push	{r0, r1, lr}
 800a914:	4601      	mov	r1, r0
 800a916:	ab03      	add	r3, sp, #12
 800a918:	4805      	ldr	r0, [pc, #20]	; (800a930 <fiprintf+0x20>)
 800a91a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a91e:	6800      	ldr	r0, [r0, #0]
 800a920:	9301      	str	r3, [sp, #4]
 800a922:	f7ff fc83 	bl	800a22c <_vfiprintf_r>
 800a926:	b002      	add	sp, #8
 800a928:	f85d eb04 	ldr.w	lr, [sp], #4
 800a92c:	b003      	add	sp, #12
 800a92e:	4770      	bx	lr
 800a930:	20000020 	.word	0x20000020

0800a934 <_lseek_r>:
 800a934:	b538      	push	{r3, r4, r5, lr}
 800a936:	4d07      	ldr	r5, [pc, #28]	; (800a954 <_lseek_r+0x20>)
 800a938:	4604      	mov	r4, r0
 800a93a:	4608      	mov	r0, r1
 800a93c:	4611      	mov	r1, r2
 800a93e:	2200      	movs	r2, #0
 800a940:	602a      	str	r2, [r5, #0]
 800a942:	461a      	mov	r2, r3
 800a944:	f7f6 ff90 	bl	8001868 <_lseek>
 800a948:	1c43      	adds	r3, r0, #1
 800a94a:	d102      	bne.n	800a952 <_lseek_r+0x1e>
 800a94c:	682b      	ldr	r3, [r5, #0]
 800a94e:	b103      	cbz	r3, 800a952 <_lseek_r+0x1e>
 800a950:	6023      	str	r3, [r4, #0]
 800a952:	bd38      	pop	{r3, r4, r5, pc}
 800a954:	20005eb4 	.word	0x20005eb4

0800a958 <__swhatbuf_r>:
 800a958:	b570      	push	{r4, r5, r6, lr}
 800a95a:	460e      	mov	r6, r1
 800a95c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a960:	2900      	cmp	r1, #0
 800a962:	b096      	sub	sp, #88	; 0x58
 800a964:	4614      	mov	r4, r2
 800a966:	461d      	mov	r5, r3
 800a968:	da08      	bge.n	800a97c <__swhatbuf_r+0x24>
 800a96a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a96e:	2200      	movs	r2, #0
 800a970:	602a      	str	r2, [r5, #0]
 800a972:	061a      	lsls	r2, r3, #24
 800a974:	d410      	bmi.n	800a998 <__swhatbuf_r+0x40>
 800a976:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a97a:	e00e      	b.n	800a99a <__swhatbuf_r+0x42>
 800a97c:	466a      	mov	r2, sp
 800a97e:	f000 f877 	bl	800aa70 <_fstat_r>
 800a982:	2800      	cmp	r0, #0
 800a984:	dbf1      	blt.n	800a96a <__swhatbuf_r+0x12>
 800a986:	9a01      	ldr	r2, [sp, #4]
 800a988:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a98c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a990:	425a      	negs	r2, r3
 800a992:	415a      	adcs	r2, r3
 800a994:	602a      	str	r2, [r5, #0]
 800a996:	e7ee      	b.n	800a976 <__swhatbuf_r+0x1e>
 800a998:	2340      	movs	r3, #64	; 0x40
 800a99a:	2000      	movs	r0, #0
 800a99c:	6023      	str	r3, [r4, #0]
 800a99e:	b016      	add	sp, #88	; 0x58
 800a9a0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a9a4 <__smakebuf_r>:
 800a9a4:	898b      	ldrh	r3, [r1, #12]
 800a9a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a9a8:	079d      	lsls	r5, r3, #30
 800a9aa:	4606      	mov	r6, r0
 800a9ac:	460c      	mov	r4, r1
 800a9ae:	d507      	bpl.n	800a9c0 <__smakebuf_r+0x1c>
 800a9b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a9b4:	6023      	str	r3, [r4, #0]
 800a9b6:	6123      	str	r3, [r4, #16]
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	6163      	str	r3, [r4, #20]
 800a9bc:	b002      	add	sp, #8
 800a9be:	bd70      	pop	{r4, r5, r6, pc}
 800a9c0:	ab01      	add	r3, sp, #4
 800a9c2:	466a      	mov	r2, sp
 800a9c4:	f7ff ffc8 	bl	800a958 <__swhatbuf_r>
 800a9c8:	9900      	ldr	r1, [sp, #0]
 800a9ca:	4605      	mov	r5, r0
 800a9cc:	4630      	mov	r0, r6
 800a9ce:	f7ff fb8f 	bl	800a0f0 <_malloc_r>
 800a9d2:	b948      	cbnz	r0, 800a9e8 <__smakebuf_r+0x44>
 800a9d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9d8:	059a      	lsls	r2, r3, #22
 800a9da:	d4ef      	bmi.n	800a9bc <__smakebuf_r+0x18>
 800a9dc:	f023 0303 	bic.w	r3, r3, #3
 800a9e0:	f043 0302 	orr.w	r3, r3, #2
 800a9e4:	81a3      	strh	r3, [r4, #12]
 800a9e6:	e7e3      	b.n	800a9b0 <__smakebuf_r+0xc>
 800a9e8:	4b0d      	ldr	r3, [pc, #52]	; (800aa20 <__smakebuf_r+0x7c>)
 800a9ea:	62b3      	str	r3, [r6, #40]	; 0x28
 800a9ec:	89a3      	ldrh	r3, [r4, #12]
 800a9ee:	6020      	str	r0, [r4, #0]
 800a9f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9f4:	81a3      	strh	r3, [r4, #12]
 800a9f6:	9b00      	ldr	r3, [sp, #0]
 800a9f8:	6163      	str	r3, [r4, #20]
 800a9fa:	9b01      	ldr	r3, [sp, #4]
 800a9fc:	6120      	str	r0, [r4, #16]
 800a9fe:	b15b      	cbz	r3, 800aa18 <__smakebuf_r+0x74>
 800aa00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa04:	4630      	mov	r0, r6
 800aa06:	f000 f845 	bl	800aa94 <_isatty_r>
 800aa0a:	b128      	cbz	r0, 800aa18 <__smakebuf_r+0x74>
 800aa0c:	89a3      	ldrh	r3, [r4, #12]
 800aa0e:	f023 0303 	bic.w	r3, r3, #3
 800aa12:	f043 0301 	orr.w	r3, r3, #1
 800aa16:	81a3      	strh	r3, [r4, #12]
 800aa18:	89a0      	ldrh	r0, [r4, #12]
 800aa1a:	4305      	orrs	r5, r0
 800aa1c:	81a5      	strh	r5, [r4, #12]
 800aa1e:	e7cd      	b.n	800a9bc <__smakebuf_r+0x18>
 800aa20:	08008da5 	.word	0x08008da5

0800aa24 <__malloc_lock>:
 800aa24:	4801      	ldr	r0, [pc, #4]	; (800aa2c <__malloc_lock+0x8>)
 800aa26:	f7fe be02 	b.w	800962e <__retarget_lock_acquire_recursive>
 800aa2a:	bf00      	nop
 800aa2c:	20005ea8 	.word	0x20005ea8

0800aa30 <__malloc_unlock>:
 800aa30:	4801      	ldr	r0, [pc, #4]	; (800aa38 <__malloc_unlock+0x8>)
 800aa32:	f7fe bdfd 	b.w	8009630 <__retarget_lock_release_recursive>
 800aa36:	bf00      	nop
 800aa38:	20005ea8 	.word	0x20005ea8

0800aa3c <_read_r>:
 800aa3c:	b538      	push	{r3, r4, r5, lr}
 800aa3e:	4d07      	ldr	r5, [pc, #28]	; (800aa5c <_read_r+0x20>)
 800aa40:	4604      	mov	r4, r0
 800aa42:	4608      	mov	r0, r1
 800aa44:	4611      	mov	r1, r2
 800aa46:	2200      	movs	r2, #0
 800aa48:	602a      	str	r2, [r5, #0]
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	f7f6 feac 	bl	80017a8 <_read>
 800aa50:	1c43      	adds	r3, r0, #1
 800aa52:	d102      	bne.n	800aa5a <_read_r+0x1e>
 800aa54:	682b      	ldr	r3, [r5, #0]
 800aa56:	b103      	cbz	r3, 800aa5a <_read_r+0x1e>
 800aa58:	6023      	str	r3, [r4, #0]
 800aa5a:	bd38      	pop	{r3, r4, r5, pc}
 800aa5c:	20005eb4 	.word	0x20005eb4

0800aa60 <abort>:
 800aa60:	b508      	push	{r3, lr}
 800aa62:	2006      	movs	r0, #6
 800aa64:	f000 f84e 	bl	800ab04 <raise>
 800aa68:	2001      	movs	r0, #1
 800aa6a:	f7f6 fe93 	bl	8001794 <_exit>
	...

0800aa70 <_fstat_r>:
 800aa70:	b538      	push	{r3, r4, r5, lr}
 800aa72:	4d07      	ldr	r5, [pc, #28]	; (800aa90 <_fstat_r+0x20>)
 800aa74:	2300      	movs	r3, #0
 800aa76:	4604      	mov	r4, r0
 800aa78:	4608      	mov	r0, r1
 800aa7a:	4611      	mov	r1, r2
 800aa7c:	602b      	str	r3, [r5, #0]
 800aa7e:	f7f6 fed8 	bl	8001832 <_fstat>
 800aa82:	1c43      	adds	r3, r0, #1
 800aa84:	d102      	bne.n	800aa8c <_fstat_r+0x1c>
 800aa86:	682b      	ldr	r3, [r5, #0]
 800aa88:	b103      	cbz	r3, 800aa8c <_fstat_r+0x1c>
 800aa8a:	6023      	str	r3, [r4, #0]
 800aa8c:	bd38      	pop	{r3, r4, r5, pc}
 800aa8e:	bf00      	nop
 800aa90:	20005eb4 	.word	0x20005eb4

0800aa94 <_isatty_r>:
 800aa94:	b538      	push	{r3, r4, r5, lr}
 800aa96:	4d06      	ldr	r5, [pc, #24]	; (800aab0 <_isatty_r+0x1c>)
 800aa98:	2300      	movs	r3, #0
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	4608      	mov	r0, r1
 800aa9e:	602b      	str	r3, [r5, #0]
 800aaa0:	f7f6 fed7 	bl	8001852 <_isatty>
 800aaa4:	1c43      	adds	r3, r0, #1
 800aaa6:	d102      	bne.n	800aaae <_isatty_r+0x1a>
 800aaa8:	682b      	ldr	r3, [r5, #0]
 800aaaa:	b103      	cbz	r3, 800aaae <_isatty_r+0x1a>
 800aaac:	6023      	str	r3, [r4, #0]
 800aaae:	bd38      	pop	{r3, r4, r5, pc}
 800aab0:	20005eb4 	.word	0x20005eb4

0800aab4 <_raise_r>:
 800aab4:	291f      	cmp	r1, #31
 800aab6:	b538      	push	{r3, r4, r5, lr}
 800aab8:	4604      	mov	r4, r0
 800aaba:	460d      	mov	r5, r1
 800aabc:	d904      	bls.n	800aac8 <_raise_r+0x14>
 800aabe:	2316      	movs	r3, #22
 800aac0:	6003      	str	r3, [r0, #0]
 800aac2:	f04f 30ff 	mov.w	r0, #4294967295
 800aac6:	bd38      	pop	{r3, r4, r5, pc}
 800aac8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aaca:	b112      	cbz	r2, 800aad2 <_raise_r+0x1e>
 800aacc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aad0:	b94b      	cbnz	r3, 800aae6 <_raise_r+0x32>
 800aad2:	4620      	mov	r0, r4
 800aad4:	f000 f830 	bl	800ab38 <_getpid_r>
 800aad8:	462a      	mov	r2, r5
 800aada:	4601      	mov	r1, r0
 800aadc:	4620      	mov	r0, r4
 800aade:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aae2:	f000 b817 	b.w	800ab14 <_kill_r>
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d00a      	beq.n	800ab00 <_raise_r+0x4c>
 800aaea:	1c59      	adds	r1, r3, #1
 800aaec:	d103      	bne.n	800aaf6 <_raise_r+0x42>
 800aaee:	2316      	movs	r3, #22
 800aaf0:	6003      	str	r3, [r0, #0]
 800aaf2:	2001      	movs	r0, #1
 800aaf4:	e7e7      	b.n	800aac6 <_raise_r+0x12>
 800aaf6:	2400      	movs	r4, #0
 800aaf8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aafc:	4628      	mov	r0, r5
 800aafe:	4798      	blx	r3
 800ab00:	2000      	movs	r0, #0
 800ab02:	e7e0      	b.n	800aac6 <_raise_r+0x12>

0800ab04 <raise>:
 800ab04:	4b02      	ldr	r3, [pc, #8]	; (800ab10 <raise+0xc>)
 800ab06:	4601      	mov	r1, r0
 800ab08:	6818      	ldr	r0, [r3, #0]
 800ab0a:	f7ff bfd3 	b.w	800aab4 <_raise_r>
 800ab0e:	bf00      	nop
 800ab10:	20000020 	.word	0x20000020

0800ab14 <_kill_r>:
 800ab14:	b538      	push	{r3, r4, r5, lr}
 800ab16:	4d07      	ldr	r5, [pc, #28]	; (800ab34 <_kill_r+0x20>)
 800ab18:	2300      	movs	r3, #0
 800ab1a:	4604      	mov	r4, r0
 800ab1c:	4608      	mov	r0, r1
 800ab1e:	4611      	mov	r1, r2
 800ab20:	602b      	str	r3, [r5, #0]
 800ab22:	f7f6 fe27 	bl	8001774 <_kill>
 800ab26:	1c43      	adds	r3, r0, #1
 800ab28:	d102      	bne.n	800ab30 <_kill_r+0x1c>
 800ab2a:	682b      	ldr	r3, [r5, #0]
 800ab2c:	b103      	cbz	r3, 800ab30 <_kill_r+0x1c>
 800ab2e:	6023      	str	r3, [r4, #0]
 800ab30:	bd38      	pop	{r3, r4, r5, pc}
 800ab32:	bf00      	nop
 800ab34:	20005eb4 	.word	0x20005eb4

0800ab38 <_getpid_r>:
 800ab38:	f7f6 be14 	b.w	8001764 <_getpid>

0800ab3c <_init>:
 800ab3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab3e:	bf00      	nop
 800ab40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab42:	bc08      	pop	{r3}
 800ab44:	469e      	mov	lr, r3
 800ab46:	4770      	bx	lr

0800ab48 <_fini>:
 800ab48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab4a:	bf00      	nop
 800ab4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab4e:	bc08      	pop	{r3}
 800ab50:	469e      	mov	lr, r3
 800ab52:	4770      	bx	lr
