#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Aug 20 05:35:06 2025
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name led_diaplay_top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name led_diaplay_top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|clk successfully.
Start pre-mapping.
I: Constant propagation done on hc595_ctrl_inst/N87 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N88 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N89 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N90 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N91 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N92 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N93 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N94 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N95 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N96 (bmsWIDEINV).
I: Removed bmsDECODER inst ND6 that is redundant to ND5
I: Removed bmsPMUX inst N40_1 that is redundant to N34_1
Executing : pre-mapping successfully. Time elapsed: 0.248s wall, 0.141s user + 0.047s system = 0.188s CPU (75.5%)

Start mod-gen.
W: Removed bmsWIDEDFFCPE inst led_display_seg_ctrl_inst/seg[7] that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hc595_ctrl_inst/data[7] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst led_display_seg_ctrl_inst/cnt[31:0] at 14 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.206s wall, 0.188s user + 0.000s system = 0.188s CPU (90.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.054s wall, 0.047s user + 0.016s system = 0.062s CPU (116.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[0] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[1] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[2] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[3] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[4] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[5] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[6] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[8] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[9] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[10] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[11] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[12] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[1] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[2] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[0] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[6] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[3] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[4] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[5] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.126s wall, 0.094s user + 0.031s system = 0.125s CPU (99.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (75.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    20 uses
GTP_DFF_CE                   48 uses
GTP_DLATCH_C                 19 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                     13 uses
GTP_LUT3                     13 uses
GTP_LUT4                     16 uses
GTP_LUT5                     12 uses
GTP_LUT6                     26 uses
GTP_LUT6CARRY                13 uses
GTP_LUT6D                     6 uses
GTP_MUX2LUT7                  2 uses

I/O ports: 5
GTP_INBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 100 of 66600 (0.15%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 100
Total Registers: 68 of 133200 (0.05%)
Total Latches: 19

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 5 of 300 (1.67%)


Overview of Control Sets:

Number of unique control sets : 61

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 58       | 0                 58
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 2        | 0                 2
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 20
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                20
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                48
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             19
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_diaplay_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_diaplay_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_1/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_2/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_3/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_4/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_5/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_6/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_7/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_8/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_9/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_10/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_11/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_1/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_2/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_3/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_4/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_5/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_6/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'rck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ser' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Aug 20 05:35:14 2025
Action synthesize: Peak memory pool usage is 334 MB
