Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 10 13:36:53 2020
| Host         : DESKTOP-SLCE3IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -40.629     -931.848                     30                 2477        0.064        0.000                      0                 2477        4.020        0.000                       0                  1163  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -25.871     -488.403                     19                 2456        0.064        0.000                      0                 2456        4.020        0.000                       0                  1151  
clk_fpga_1        981.924        0.000                      0                   11        0.203        0.000                      0                   11      499.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1        -40.629     -443.445                     11                   11        0.339        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           19  Failing Endpoints,  Worst Slack      -25.871ns,  Total Violation     -488.403ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.871ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.083ns  (logic 0.642ns (1.779%)  route 35.441ns (98.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.755ns = ( 13.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.892    39.064    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X16Y50         FDRE                                         r  design_1_i/adc_0/inst/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.569    13.755    design_1_i/adc_0/inst/clock
    SLICE_X16Y50         FDRE                                         r  design_1_i/adc_0/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.116    13.871    
                         clock uncertainty           -0.154    13.717    
    SLICE_X16Y50         FDRE (Setup_fdre_C_R)       -0.524    13.193    design_1_i/adc_0/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -39.064    
  -------------------------------------------------------------------
                         slack                                -25.871    

Slack (VIOLATED) :        -25.871ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/FSM_sequential_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.083ns  (logic 0.642ns (1.779%)  route 35.441ns (98.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.755ns = ( 13.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.892    39.064    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X16Y50         FDRE                                         r  design_1_i/adc_0/inst/FSM_sequential_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.569    13.755    design_1_i/adc_0/inst/clock
    SLICE_X16Y50         FDRE                                         r  design_1_i/adc_0/inst/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.116    13.871    
                         clock uncertainty           -0.154    13.717    
    SLICE_X16Y50         FDRE (Setup_fdre_C_R)       -0.524    13.193    design_1_i/adc_0/inst/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -39.064    
  -------------------------------------------------------------------
                         slack                                -25.871    

Slack (VIOLATED) :        -25.871ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/cs_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.083ns  (logic 0.642ns (1.779%)  route 35.441ns (98.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.755ns = ( 13.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.892    39.064    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X16Y50         FDSE                                         r  design_1_i/adc_0/inst/cs_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.569    13.755    design_1_i/adc_0/inst/clock
    SLICE_X16Y50         FDSE                                         r  design_1_i/adc_0/inst/cs_reg/C
                         clock pessimism              0.116    13.871    
                         clock uncertainty           -0.154    13.717    
    SLICE_X16Y50         FDSE (Setup_fdse_C_S)       -0.524    13.193    design_1_i/adc_0/inst/cs_reg
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -39.064    
  -------------------------------------------------------------------
                         slack                                -25.871    

Slack (VIOLATED) :        -25.838ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.946ns  (logic 0.642ns (1.786%)  route 35.304ns (98.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 13.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.756    38.927    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X16Y48         FDRE                                         r  design_1_i/adc_0/inst/data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.465    13.652    design_1_i/adc_0/inst/clock
    SLICE_X16Y48         FDRE                                         r  design_1_i/adc_0/inst/data_reg[3]/C
                         clock pessimism              0.116    13.768    
                         clock uncertainty           -0.154    13.613    
    SLICE_X16Y48         FDRE (Setup_fdre_C_R)       -0.524    13.089    design_1_i/adc_0/inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -38.927    
  -------------------------------------------------------------------
                         slack                                -25.838    

Slack (VIOLATED) :        -25.838ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.946ns  (logic 0.642ns (1.786%)  route 35.304ns (98.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 13.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.756    38.927    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X16Y48         FDRE                                         r  design_1_i/adc_0/inst/data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.465    13.652    design_1_i/adc_0/inst/clock
    SLICE_X16Y48         FDRE                                         r  design_1_i/adc_0/inst/data_reg[8]/C
                         clock pessimism              0.116    13.768    
                         clock uncertainty           -0.154    13.613    
    SLICE_X16Y48         FDRE (Setup_fdre_C_R)       -0.524    13.089    design_1_i/adc_0/inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -38.927    
  -------------------------------------------------------------------
                         slack                                -25.838    

Slack (VIOLATED) :        -25.743ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.946ns  (logic 0.642ns (1.786%)  route 35.304ns (98.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 13.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.756    38.927    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X17Y48         FDRE                                         r  design_1_i/adc_0/inst/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.465    13.652    design_1_i/adc_0/inst/clock
    SLICE_X17Y48         FDRE                                         r  design_1_i/adc_0/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.116    13.768    
                         clock uncertainty           -0.154    13.613    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.429    13.184    design_1_i/adc_0/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                         -38.927    
  -------------------------------------------------------------------
                         slack                                -25.743    

Slack (VIOLATED) :        -25.743ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.946ns  (logic 0.642ns (1.786%)  route 35.304ns (98.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 13.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.756    38.927    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X17Y48         FDRE                                         r  design_1_i/adc_0/inst/data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.465    13.652    design_1_i/adc_0/inst/clock
    SLICE_X17Y48         FDRE                                         r  design_1_i/adc_0/inst/data_reg[11]/C
                         clock pessimism              0.116    13.768    
                         clock uncertainty           -0.154    13.613    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.429    13.184    design_1_i/adc_0/inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                         -38.927    
  -------------------------------------------------------------------
                         slack                                -25.743    

Slack (VIOLATED) :        -25.743ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.946ns  (logic 0.642ns (1.786%)  route 35.304ns (98.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 13.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.756    38.927    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X17Y48         FDRE                                         r  design_1_i/adc_0/inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.465    13.652    design_1_i/adc_0/inst/clock
    SLICE_X17Y48         FDRE                                         r  design_1_i/adc_0/inst/data_reg[7]/C
                         clock pessimism              0.116    13.768    
                         clock uncertainty           -0.154    13.613    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.429    13.184    design_1_i/adc_0/inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                         -38.927    
  -------------------------------------------------------------------
                         slack                                -25.743    

Slack (VIOLATED) :        -25.702ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.664ns  (logic 0.642ns (1.800%)  route 35.022ns (98.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 13.505 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.474    38.645    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X16Y47         FDRE                                         r  design_1_i/adc_0/inst/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.319    13.505    design_1_i/adc_0/inst/clock
    SLICE_X16Y47         FDRE                                         r  design_1_i/adc_0/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.116    13.621    
                         clock uncertainty           -0.154    13.467    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.524    12.943    design_1_i/adc_0/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                         -38.645    
  -------------------------------------------------------------------
                         slack                                -25.702    

Slack (VIOLATED) :        -25.702ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.664ns  (logic 0.642ns (1.800%)  route 35.022ns (98.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 13.505 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673     2.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549    37.048    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    37.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          1.474    38.645    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X16Y47         FDRE                                         r  design_1_i/adc_0/inst/data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.894    13.086    design_1_i/adc_0/inst/h_clock
    SLICE_X19Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.186 r  design_1_i/adc_0/inst/data_ready_i_3/O
                         net (fo=19, routed)          0.319    13.505    design_1_i/adc_0/inst/clock
    SLICE_X16Y47         FDRE                                         r  design_1_i/adc_0/inst/data_reg[1]/C
                         clock pessimism              0.116    13.621    
                         clock uncertainty           -0.154    13.467    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.524    12.943    design_1_i/adc_0/inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                         -38.645    
  -------------------------------------------------------------------
                         slack                                -25.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_lite_slave_0/inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.226ns (53.873%)  route 0.194ns (46.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.567     0.908    design_1_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X13Y49         FDRE                                         r  design_1_i/axi_lite_slave_0/inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/axi_lite_slave_0/inst/slv_reg1_reg[31]/Q
                         net (fo=1, routed)           0.194     1.229    design_1_i/axi_lite_slave_0/inst/slv_reg1[31]
    SLICE_X15Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.327 r  design_1_i/axi_lite_slave_0/inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/axi_lite_slave_0/inst/reg_data_out[31]
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.831     1.201    design_1_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.246    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_lite_slave_0/inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.815%)  route 0.202ns (47.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.562     0.903    design_1_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X14Y50         FDRE                                         r  design_1_i/axi_lite_slave_0/inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/axi_lite_slave_0/inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.202     1.233    design_1_i/axi_lite_slave_0/inst/slv_reg3[30]
    SLICE_X14Y49         LUT6 (Prop_lut6_I4_O)        0.098     1.331 r  design_1_i/axi_lite_slave_0/inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/axi_lite_slave_0/inst/reg_data_out[30]
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.832     1.202    design_1_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_lite_slave_0/inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.246ns (55.144%)  route 0.200ns (44.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.565     0.906    design_1_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X6Y51          FDRE                                         r  design_1_i/axi_lite_slave_0/inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/axi_lite_slave_0/inst/slv_reg2_reg[22]/Q
                         net (fo=1, routed)           0.200     1.254    design_1_i/axi_lite_slave_0/inst/slv_reg2[22]
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.098     1.352 r  design_1_i/axi_lite_slave_0/inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/axi_lite_slave_0/inst/reg_data_out[22]
    SLICE_X7Y49          FDRE                                         r  design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.835     1.205    design_1_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X7Y49          FDRE                                         r  design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.438%)  route 0.214ns (62.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.214     1.266    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.255     1.320    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/axi_lite_slave_0/inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.395%)  route 0.263ns (58.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.564     0.905    design_1_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_lite_slave_0/inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_lite_slave_0/inst/slv_reg2_reg[24]/Q
                         net (fo=1, routed)           0.263     1.309    design_1_i/axi_lite_slave_0/inst/slv_reg2[24]
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.354 r  design_1_i/axi_lite_slave_0/inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/axi_lite_slave_0/inst/reg_data_out[24]
    SLICE_X13Y50         FDRE                                         r  design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.834     1.204    design_1_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X13Y50         FDRE                                         r  design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/axi_lite_slave_0/inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.208ns (42.222%)  route 0.285ns (57.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.285     1.371    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X0Y48          LUT3 (Prop_lut3_I2_O)        0.044     1.415 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.415    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0_n_0
    SLICE_X0Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.131     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.675%)  route 0.266ns (65.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.266     1.331    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.476%)  route 0.274ns (59.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.274     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.384 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.384    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y48   design_1_i/adc_0/inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y47   design_1_i/adc_0/inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y50   design_1_i/adc_0/inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y49   design_1_i/adc_0/inst/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y50   design_1_i/adc_0/inst/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y36   design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y36   design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y36   design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y36   design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      981.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             981.924ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.842ns (27.937%)  route 2.172ns (72.063%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/adc_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          1.058     4.459    design_1_i/adc_0/inst/counter[2]
    SLICE_X18Y45         LUT4 (Prop_lut4_I2_O)        0.299     4.758 r  design_1_i/adc_0/inst/counter[9]_i_3/O
                         net (fo=2, routed)           0.791     5.549    design_1_i/adc_0/inst/counter[9]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I3_O)        0.124     5.673 r  design_1_i/adc_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.323     5.996    design_1_i/adc_0/inst/counter_0[9]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[9]/C
                         clock pessimism              0.290  1002.982    
                         clock uncertainty          -15.000   987.982    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)       -0.062   987.920    design_1_i/adc_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        987.920    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                981.924    

Slack (MET) :             982.080ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.704ns (23.875%)  route 2.245ns (76.125%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/adc_0/inst/counter_reg[0]/Q
                         net (fo=11, routed)          1.222     4.660    design_1_i/adc_0/inst/counter[0]
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  design_1_i/adc_0/inst/counter[7]_i_2/O
                         net (fo=3, routed)           1.023     5.807    design_1_i/adc_0/inst/counter[7]_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.931 r  design_1_i/adc_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     5.931    design_1_i/adc_0/inst/counter_0[5]
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/C
                         clock pessimism              0.290  1002.982    
                         clock uncertainty          -15.000   987.982    
    SLICE_X18Y46         FDRE (Setup_fdre_C_D)        0.029   988.011    design_1_i/adc_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        988.011    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                982.080    

Slack (MET) :             982.427ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.746ns (32.098%)  route 1.578ns (67.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/adc_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          1.055     4.456    design_1_i/adc_0/inst/counter[2]
    SLICE_X18Y45         LUT3 (Prop_lut3_I2_O)        0.327     4.783 r  design_1_i/adc_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.523     5.306    design_1_i/adc_0/inst/counter_0[2]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
                         clock pessimism              0.290  1002.982    
                         clock uncertainty          -15.000   987.982    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)       -0.249   987.733    design_1_i/adc_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        987.733    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                982.427    

Slack (MET) :             982.434ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.842ns (32.699%)  route 1.733ns (67.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/adc_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          1.055     4.456    design_1_i/adc_0/inst/counter[2]
    SLICE_X18Y45         LUT4 (Prop_lut4_I3_O)        0.299     4.755 r  design_1_i/adc_0/inst/counter[9]_i_2/O
                         net (fo=5, routed)           0.678     5.433    design_1_i/adc_0/inst/counter[9]_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.557 r  design_1_i/adc_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     5.557    design_1_i/adc_0/inst/counter_0[8]
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[8]/C
                         clock pessimism              0.268  1002.960    
                         clock uncertainty          -15.000   987.960    
    SLICE_X18Y46         FDRE (Setup_fdre_C_D)        0.031   987.991    design_1_i/adc_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        987.991    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                982.434    

Slack (MET) :             982.451ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/clock_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.704ns (27.926%)  route 1.817ns (72.074%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/adc_0/inst/counter_reg[5]/Q
                         net (fo=5, routed)           0.828     4.266    design_1_i/adc_0/inst/counter[5]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.390 r  design_1_i/adc_0/inst/clock_reg_i_3/O
                         net (fo=4, routed)           0.989     5.379    design_1_i/adc_0/inst/clock_reg_i_3_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  design_1_i/adc_0/inst/clock_reg_i_1/O
                         net (fo=1, routed)           0.000     5.503    design_1_i/adc_0/inst/clock_reg_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  design_1_i/adc_0/inst/clock_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X21Y47         FDRE                                         r  design_1_i/adc_0/inst/clock_reg_reg/C
                         clock pessimism              0.230  1002.923    
                         clock uncertainty          -15.000   987.923    
    SLICE_X21Y47         FDRE (Setup_fdre_C_D)        0.031   987.954    design_1_i/adc_0/inst/clock_reg_reg
  -------------------------------------------------------------------
                         required time                        987.954    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                982.451    

Slack (MET) :             982.459ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.842ns (32.762%)  route 1.728ns (67.238%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/adc_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          1.055     4.456    design_1_i/adc_0/inst/counter[2]
    SLICE_X18Y45         LUT4 (Prop_lut4_I3_O)        0.299     4.755 r  design_1_i/adc_0/inst/counter[9]_i_2/O
                         net (fo=5, routed)           0.673     5.428    design_1_i/adc_0/inst/counter[9]_i_2_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  design_1_i/adc_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     5.552    design_1_i/adc_0/inst/counter_0[7]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[7]/C
                         clock pessimism              0.290  1002.982    
                         clock uncertainty          -15.000   987.982    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.029   988.011    design_1_i/adc_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        988.011    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                982.459    

Slack (MET) :             982.470ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.074ns (42.286%)  route 1.466ns (57.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/adc_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          0.887     4.288    design_1_i/adc_0/inst/counter[2]
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.328     4.616 r  design_1_i/adc_0/inst/counter[3]_i_2/O
                         net (fo=1, routed)           0.579     5.195    design_1_i/adc_0/inst/counter[3]_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.327     5.522 r  design_1_i/adc_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.522    design_1_i/adc_0/inst/counter_0[3]
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[3]/C
                         clock pessimism              0.268  1002.960    
                         clock uncertainty          -15.000   987.960    
    SLICE_X18Y46         FDRE (Setup_fdre_C_D)        0.032   987.992    design_1_i/adc_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        987.992    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                982.470    

Slack (MET) :             982.551ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.040ns (42.310%)  route 1.418ns (57.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 f  design_1_i/adc_0/inst/counter_reg[9]/Q
                         net (fo=6, routed)           0.781     4.182    design_1_i/adc_0/inst/counter[9]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.289     4.471 r  design_1_i/adc_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.637     5.108    design_1_i/adc_0/inst/counter[0]_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.332     5.440 r  design_1_i/adc_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.440    design_1_i/adc_0/inst/counter_0[0]
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[0]/C
                         clock pessimism              0.268  1002.960    
                         clock uncertainty          -15.000   987.960    
    SLICE_X18Y46         FDRE (Setup_fdre_C_D)        0.031   987.991    design_1_i/adc_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        987.991    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                982.551    

Slack (MET) :             982.588ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.746ns (34.807%)  route 1.397ns (65.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/adc_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          1.058     4.459    design_1_i/adc_0/inst/counter[2]
    SLICE_X18Y45         LUT5 (Prop_lut5_I1_O)        0.327     4.786 r  design_1_i/adc_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.339     5.125    design_1_i/adc_0/inst/counter_0[4]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[4]/C
                         clock pessimism              0.290  1002.982    
                         clock uncertainty          -15.000   987.982    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)       -0.269   987.713    design_1_i/adc_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        987.713    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                982.588    

Slack (MET) :             982.678ns  (required time - arrival time)
  Source:                 design_1_i/adc_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.934ns (40.071%)  route 1.397ns (59.929%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.674     2.982    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/adc_0/inst/counter_reg[5]/Q
                         net (fo=5, routed)           0.828     4.266    design_1_i/adc_0/inst/counter[5]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.152     4.418 r  design_1_i/adc_0/inst/counter[6]_i_2/O
                         net (fo=1, routed)           0.569     4.987    design_1_i/adc_0/inst/counter[6]_i_2_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.326     5.313 r  design_1_i/adc_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     5.313    design_1_i/adc_0/inst/counter_0[6]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[6]/C
                         clock pessimism              0.268  1002.960    
                         clock uncertainty          -15.000   987.960    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.031   987.991    design_1_i/adc_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        987.991    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                982.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.563     0.904    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/adc_0/inst/counter_reg[5]/Q
                         net (fo=5, routed)           0.121     1.166    design_1_i/adc_0/inst/counter[5]
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.211 r  design_1_i/adc_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.211    design_1_i/adc_0/inst/counter_0[7]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[7]/C
                         clock pessimism             -0.284     0.917    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.091     1.008    design_1_i/adc_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.783%)  route 0.142ns (43.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.563     0.904    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/adc_0/inst/counter_reg[1]/Q
                         net (fo=13, routed)          0.142     1.186    design_1_i/adc_0/inst/counter[1]
    SLICE_X18Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.231 r  design_1_i/adc_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.231    design_1_i/adc_0/inst/counter_0[3]
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[3]/C
                         clock pessimism             -0.284     0.917    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.092     1.009    design_1_i/adc_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.151%)  route 0.145ns (43.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.563     0.904    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/adc_0/inst/counter_reg[1]/Q
                         net (fo=13, routed)          0.145     1.190    design_1_i/adc_0/inst/counter[1]
    SLICE_X18Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.235 r  design_1_i/adc_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/adc_0/inst/counter_0[0]
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[0]/C
                         clock pessimism             -0.284     0.917    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.092     1.009    design_1_i/adc_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (59.889%)  route 0.151ns (40.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.563     0.904    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  design_1_i/adc_0/inst/counter_reg[9]/Q
                         net (fo=6, routed)           0.151     1.183    design_1_i/adc_0/inst/counter[9]
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.098     1.281 r  design_1_i/adc_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.281    design_1_i/adc_0/inst/counter_0[8]
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[8]/C
                         clock pessimism             -0.284     0.917    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.092     1.009    design_1_i/adc_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.563     0.904    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  design_1_i/adc_0/inst/counter_reg[7]/Q
                         net (fo=5, routed)           0.182     1.227    design_1_i/adc_0/inst/counter[7]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.272 r  design_1_i/adc_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/adc_0/inst/counter_0[6]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[6]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.092     0.996    design_1_i/adc_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.563     0.904    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/adc_0/inst/counter_reg[5]/Q
                         net (fo=5, routed)           0.208     1.252    design_1_i/adc_0/inst/counter[5]
    SLICE_X18Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.297 r  design_1_i/adc_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/adc_0/inst/counter_0[5]
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.091     0.995    design_1_i/adc_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/clock_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/clock_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.561     0.902    design_1_i/adc_0/inst/adc_clock
    SLICE_X21Y47         FDRE                                         r  design_1_i/adc_0/inst/clock_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/adc_0/inst/clock_reg_reg/Q
                         net (fo=3, routed)           0.232     1.275    design_1_i/adc_0/inst/adc_clock_out
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.320 r  design_1_i/adc_0/inst/clock_reg_i_1/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/adc_0/inst/clock_reg_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  design_1_i/adc_0/inst/clock_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X21Y47         FDRE                                         r  design_1_i/adc_0/inst/clock_reg_reg/C
                         clock pessimism             -0.299     0.902    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.092     0.994    design_1_i/adc_0/inst/clock_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.568%)  route 0.403ns (68.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.563     0.904    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/adc_0/inst/counter_reg[8]/Q
                         net (fo=6, routed)           0.302     1.347    design_1_i/adc_0/inst/counter[8]
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.392 r  design_1_i/adc_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.101     1.493    design_1_i/adc_0/inst/counter_0[9]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[9]/C
                         clock pessimism             -0.284     0.917    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.071     0.988    design_1_i/adc_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.189ns (32.894%)  route 0.386ns (67.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.563     0.904    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/adc_0/inst/counter_reg[1]/Q
                         net (fo=13, routed)          0.212     1.256    design_1_i/adc_0/inst/counter[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I0_O)        0.048     1.304 r  design_1_i/adc_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.174     1.478    design_1_i/adc_0/inst/counter_0[2]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.013     0.917    design_1_i/adc_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 design_1_i/adc_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.990%)  route 0.479ns (72.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.563     0.904    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/adc_0/inst/counter_reg[1]/Q
                         net (fo=13, routed)          0.255     1.299    design_1_i/adc_0/inst/counter[1]
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.344 r  design_1_i/adc_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.224     1.568    design_1_i/adc_0/inst/counter_0[1]
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.072     0.976    design_1_i/adc_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.593    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X21Y47   design_1_i/adc_0/inst/clock_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X21Y47   design_1_i/adc_0/inst/clock_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X21Y47   design_1_i/adc_0/inst/clock_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X21Y47   design_1_i/adc_0/inst/clock_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X19Y46   design_1_i/adc_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X18Y46   design_1_i/adc_0/inst/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           11  Failing Endpoints,  Worst Slack      -40.629ns,  Total Violation     -443.445ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -40.629ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/clock_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        35.370ns  (logic 0.642ns (1.815%)  route 34.728ns (98.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         34.728  1028.227    design_1_i/adc_0/inst/resetn
    SLICE_X21Y47         LUT6 (Prop_lut6_I2_O)        0.124  1028.351 r  design_1_i/adc_0/inst/clock_reg_i_1/O
                         net (fo=1, routed)           0.000  1028.351    design_1_i/adc_0/inst/clock_reg_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  design_1_i/adc_0/inst/clock_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X21Y47         FDRE                                         r  design_1_i/adc_0/inst/clock_reg_reg/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X21Y47         FDRE (Setup_fdre_C_D)        0.031   987.723    design_1_i/adc_0/inst/clock_reg_reg
  -------------------------------------------------------------------
                         required time                        987.723    
                         arrival time                       -1028.351    
  -------------------------------------------------------------------
                         slack                                -40.629    

Slack (VIOLATED) :        -40.284ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        34.566ns  (logic 0.642ns (1.857%)  route 33.924ns (98.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549  1027.047    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124  1027.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.375  1027.547    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[0]/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.429   987.263    design_1_i/adc_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        987.263    
                         arrival time                       -1027.547    
  -------------------------------------------------------------------
                         slack                                -40.284    

Slack (VIOLATED) :        -40.284ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        34.566ns  (logic 0.642ns (1.857%)  route 33.924ns (98.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549  1027.047    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124  1027.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.375  1027.547    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[3]/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.429   987.263    design_1_i/adc_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        987.263    
                         arrival time                       -1027.547    
  -------------------------------------------------------------------
                         slack                                -40.284    

Slack (VIOLATED) :        -40.284ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        34.566ns  (logic 0.642ns (1.857%)  route 33.924ns (98.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549  1027.047    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124  1027.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.375  1027.547    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.429   987.263    design_1_i/adc_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        987.263    
                         arrival time                       -1027.547    
  -------------------------------------------------------------------
                         slack                                -40.284    

Slack (VIOLATED) :        -40.284ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        34.566ns  (logic 0.642ns (1.857%)  route 33.924ns (98.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549  1027.047    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124  1027.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.375  1027.547    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[8]/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.429   987.263    design_1_i/adc_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        987.263    
                         arrival time                       -1027.547    
  -------------------------------------------------------------------
                         slack                                -40.284    

Slack (VIOLATED) :        -40.280ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        34.562ns  (logic 0.642ns (1.858%)  route 33.920ns (98.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549  1027.047    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124  1027.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.371  1027.543    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X19Y46         FDRE (Setup_fdre_C_R)       -0.429   987.263    design_1_i/adc_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        987.263    
                         arrival time                       -1027.543    
  -------------------------------------------------------------------
                         slack                                -40.280    

Slack (VIOLATED) :        -40.280ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        34.562ns  (logic 0.642ns (1.858%)  route 33.920ns (98.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549  1027.047    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124  1027.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.371  1027.543    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X19Y46         FDRE (Setup_fdre_C_R)       -0.429   987.263    design_1_i/adc_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        987.263    
                         arrival time                       -1027.543    
  -------------------------------------------------------------------
                         slack                                -40.280    

Slack (VIOLATED) :        -40.280ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        34.562ns  (logic 0.642ns (1.858%)  route 33.920ns (98.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549  1027.047    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124  1027.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.371  1027.543    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[4]/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X19Y46         FDRE (Setup_fdre_C_R)       -0.429   987.263    design_1_i/adc_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        987.263    
                         arrival time                       -1027.543    
  -------------------------------------------------------------------
                         slack                                -40.280    

Slack (VIOLATED) :        -40.280ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        34.562ns  (logic 0.642ns (1.858%)  route 33.920ns (98.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549  1027.047    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124  1027.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.371  1027.543    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[6]/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X19Y46         FDRE (Setup_fdre_C_R)       -0.429   987.263    design_1_i/adc_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        987.263    
                         arrival time                       -1027.543    
  -------------------------------------------------------------------
                         slack                                -40.280    

Slack (VIOLATED) :        -40.280ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_0 rise@990.000ns)
  Data Path Delay:        34.562ns  (logic 0.642ns (1.858%)  route 33.920ns (98.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 1002.693 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 992.981 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    990.000   990.000 r  
    PS7_X0Y0             PS7                          0.000   990.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   991.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   991.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        1.673   992.981    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518   993.499 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         33.549  1027.047    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124  1027.172 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.371  1027.543    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  1001.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1001.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.500  1002.693    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[7]/C
                         clock pessimism              0.000  1002.693    
                         clock uncertainty          -15.001   987.692    
    SLICE_X19Y46         FDRE (Setup_fdre_C_R)       -0.429   987.263    design_1_i/adc_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        987.263    
                         arrival time                       -1027.543    
  -------------------------------------------------------------------
                         slack                                -40.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 0.209ns (1.338%)  route 15.414ns (98.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.144    16.523    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X19Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.523    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 0.209ns (1.338%)  route 15.414ns (98.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.144    16.523    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[2]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X19Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.523    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 0.209ns (1.338%)  route 15.414ns (98.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.144    16.523    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X19Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.523    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 0.209ns (1.338%)  route 15.414ns (98.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.144    16.523    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[6]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X19Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.523    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 0.209ns (1.338%)  route 15.414ns (98.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.144    16.523    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[7]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X19Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.523    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 0.209ns (1.338%)  route 15.414ns (98.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.144    16.523    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X19Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[9]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X19Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.523    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.627ns  (logic 0.209ns (1.337%)  route 15.418ns (98.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.148    16.527    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X18Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.527    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.627ns  (logic 0.209ns (1.337%)  route 15.418ns (98.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.148    16.527    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X18Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.527    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.627ns  (logic 0.209ns (1.337%)  route 15.418ns (98.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.148    16.527    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[5]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X18Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.527    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_0/inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.627ns  (logic 0.209ns (1.337%)  route 15.418ns (98.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.001ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.001ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1133, routed)        0.560     0.901    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y46         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)         15.270    16.334    design_1_i/adc_0/inst/resetn
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    16.379 r  design_1_i/adc_0/inst/data_ready_i_1/O
                         net (fo=29, routed)          0.148    16.527    design_1_i/adc_0/inst/data_ready_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.831     1.201    design_1_i/adc_0/inst/adc_clock
    SLICE_X18Y46         FDRE                                         r  design_1_i/adc_0/inst/counter_reg[8]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty           15.001    16.202    
    SLICE_X18Y46         FDRE (Hold_fdre_C_R)        -0.018    16.184    design_1_i/adc_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.527    
  -------------------------------------------------------------------
                         slack                                  0.344    





