{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/pll.v " "Source file: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656255119464 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v " "Source file: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656255119464 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1656255119464 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/pll.v " "Source file: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656255119593 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v " "Source file: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656255119593 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1656255119593 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/pll.v " "Source file: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656255119729 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v " "Source file: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656255119729 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1656255119729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656255120943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656255120943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 26 16:52:00 2022 " "Processing started: Sun Jun 26 16:52:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656255120943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255120943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255120943 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1656255121978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_1mhz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_1mhz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_1MHz_st " "Found entity 1: NCO_1MHz_st" {  } { { "NCO_1MHz_st.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/NCO_1MHz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255128980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255128980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_1MHz " "Found entity 1: NCO_1MHz" {  } { { "NCO_1MHz.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/NCO_1MHz.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255128982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255128982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_10mhz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_10mhz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_10MHz_st " "Found entity 1: NCO_10MHz_st" {  } { { "NCO_10MHz_st.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/NCO_10MHz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255128983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255128983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_10mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_10mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_10MHz " "Found entity 1: NCO_10MHz" {  } { { "NCO_10MHz.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/NCO_10MHz.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255128985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255128985 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting an identifier (\"endmodule\" is a reserved keyword ) pll.v(73) " "Verilog HDL syntax error at pll.v(73) near text: \"endmodule\";  expecting an identifier (\"endmodule\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/pll.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1656255128986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 0 0 " "Found 0 design units, including 0 entities, in source file pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255128987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/add.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255128988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255128988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_110 " "Found design unit 1: auk_dspip_lib_pkg_fir_110" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_110 " "Found design unit 1: auk_dspip_math_pkg_fir_110" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129512 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_110-body " "Found design unit 2: auk_dspip_math_pkg_fir_110-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_3mhz_low_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_3mhz_low_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHz_low_st " "Found entity 1: FIR_3MHz_low_st" {  } { { "fir_3mhz_low_st.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/fir_3mhz_low_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_3mhz_low_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_3mhz_low_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_3MHz_low_ast-struct " "Found design unit 1: FIR_3MHz_low_ast-struct" {  } { { "fir_3mhz_low_ast.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/fir_3mhz_low_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129522 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHz_low_ast " "Found entity 1: FIR_3MHz_low_ast" {  } { { "fir_3mhz_low_ast.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/fir_3mhz_low_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_3mhz_low.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_3mhz_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHz_low " "Found entity 1: FIR_3MHz_low" {  } { { "fir_3mhz_low.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/fir_3mhz_low.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_1 " "Found entity 1: sine_1" {  } { { "sine_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sine_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_10.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_10 " "Found entity 1: sine_10" {  } { { "sine_10.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sine_10.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_out " "Found entity 1: fir_out" {  } { { "fir_out.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/fir_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file p_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_sine " "Found entity 1: p_sine" {  } { { "p_sine.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/p_sine.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_a " "Found entity 1: a2d_data_a" {  } { { "a2d_data_a.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/a2d_data_a.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_b.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_b " "Found entity 1: a2d_data_b" {  } { { "a2d_data_b.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/a2d_data_b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129532 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_sd_card_audio_player.v(519) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(519): extended using \"x\" or \"z\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 519 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656255129534 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_sd_card_audio_player.v(667) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(667): extended using \"x\" or \"z\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 667 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656255129534 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_sd_card_audio_player.v(668) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(668): extended using \"x\" or \"z\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 668 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656255129534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_audio_player.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_audio_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_Card_Audio_Player " "Found entity 1: DE2_115_SD_Card_Audio_Player" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_audio/synthesis/sram_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_audio/synthesis/sram_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_audio " "Found entity 1: sram_audio" {  } { { "sram_audio/synthesis/sram_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sram_audio/synthesis/sram_audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_audio/synthesis/submodules/sram_audio_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_audio/synthesis/submodules/sram_audio_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_audio_sram_0 " "Found entity 1: sram_audio_sram_0" {  } { { "sram_audio/synthesis/submodules/sram_audio_sram_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sram_audio/synthesis/submodules/sram_audio_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/terasic_irm.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/terasic_irm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_IRM " "Found entity 1: TERASIC_IRM" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb.v 1 1 " "Found 1 design units, including 1 entities, in source file usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb " "Found entity 1: usb" {  } { { "usb.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/usb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/seg7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_irda_0.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_irda_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Terasic_IrDA_0 " "Found entity 1: Terasic_IrDA_0" {  } { { "Terasic_IrDA_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/irda_receive_terasic.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/irda_receive_terasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRDA_RECEIVE_Terasic " "Found entity 1: IRDA_RECEIVE_Terasic" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/irda_receive_terasic.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129546 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.v " "Entity \"altpll\" obtained from \"altpll.v\" instead of from Quartus Prime megafunction library" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 225 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1656255129548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dffpipe_l2c " "Found entity 1: altpll_dffpipe_l2c" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129548 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_stdsync_sv6 " "Found entity 2: altpll_stdsync_sv6" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129548 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_altpll_ktn2 " "Found entity 3: altpll_altpll_ktn2" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129548 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll " "Found entity 4: altpll" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129548 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656255129555 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656255129555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_audio/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file ip/terasic_audio/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129556 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129556 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129556 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_audio.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_audio_dffpipe_l2c " "Found entity 1: altpll_audio_dffpipe_l2c" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129559 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_audio_stdsync_sv6 " "Found entity 2: altpll_audio_stdsync_sv6" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129559 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_audio_altpll_lo32 " "Found entity 3: altpll_audio_altpll_lo32" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129559 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll_audio " "Found entity 4: altpll_audio" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_seg7/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_seg7/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_isp1362/isp1362_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_isp1362/isp1362_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Found entity 1: ISP1362_IF" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656255129563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg " "Generated suppressed messages file C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129664 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656255129773 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 26 16:52:09 2022 " "Processing ended: Sun Jun 26 16:52:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656255129773 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656255129773 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656255129773 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255129773 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656255130393 ""}
