
*** Running vivado
    with args -log led_ctrl_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source led_ctrl_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source led_ctrl_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top led_ctrl_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_0_0/led_ctrl_axi_gpio_0_0.dcp' for cell 'led_ctrl_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_1_0/led_ctrl_axi_gpio_1_0.dcp' for cell 'led_ctrl_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_processing_system7_0_0/led_ctrl_processing_system7_0_0.dcp' for cell 'led_ctrl_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_rst_ps7_0_100M_0/led_ctrl_rst_ps7_0_100M_0.dcp' for cell 'led_ctrl_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_xbar_0/led_ctrl_xbar_0.dcp' for cell 'led_ctrl_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_auto_pc_0/led_ctrl_auto_pc_0.dcp' for cell 'led_ctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_processing_system7_0_0/led_ctrl_processing_system7_0_0.xdc] for cell 'led_ctrl_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_processing_system7_0_0/led_ctrl_processing_system7_0_0.xdc] for cell 'led_ctrl_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_0_0/led_ctrl_axi_gpio_0_0_board.xdc] for cell 'led_ctrl_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_0_0/led_ctrl_axi_gpio_0_0_board.xdc] for cell 'led_ctrl_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_0_0/led_ctrl_axi_gpio_0_0.xdc] for cell 'led_ctrl_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_0_0/led_ctrl_axi_gpio_0_0.xdc] for cell 'led_ctrl_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_1_0/led_ctrl_axi_gpio_1_0_board.xdc] for cell 'led_ctrl_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_1_0/led_ctrl_axi_gpio_1_0_board.xdc] for cell 'led_ctrl_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_1_0/led_ctrl_axi_gpio_1_0.xdc] for cell 'led_ctrl_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_axi_gpio_1_0/led_ctrl_axi_gpio_1_0.xdc] for cell 'led_ctrl_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_rst_ps7_0_100M_0/led_ctrl_rst_ps7_0_100M_0_board.xdc] for cell 'led_ctrl_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_rst_ps7_0_100M_0/led_ctrl_rst_ps7_0_100M_0_board.xdc] for cell 'led_ctrl_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_rst_ps7_0_100M_0/led_ctrl_rst_ps7_0_100M_0.xdc] for cell 'led_ctrl_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.srcs/sources_1/bd/led_ctrl/ip/led_ctrl_rst_ps7_0_100M_0/led_ctrl_rst_ps7_0_100M_0.xdc] for cell 'led_ctrl_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/xdc/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/xdc/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 675.266 ; gain = 373.574
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.576 . Memory (MB): peak = 683.988 ; gain = 8.723

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ffa01b12

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1228.469 ; gain = 544.480

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a739d6a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1228.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a739d6a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1228.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14a759a1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1228.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 196 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14a759a1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 1228.469 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d8530780

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.766 . Memory (MB): peak = 1228.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d215b9c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.805 . Memory (MB): peak = 1228.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1228.469 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d215b9c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.821 . Memory (MB): peak = 1228.469 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d215b9c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1228.469 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d215b9c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1228.469 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1228.469 ; gain = 553.203
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1228.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.runs/impl_1/led_ctrl_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_ctrl_wrapper_drc_opted.rpt -pb led_ctrl_wrapper_drc_opted.pb -rpx led_ctrl_wrapper_drc_opted.rpx
Command: report_drc -file led_ctrl_wrapper_drc_opted.rpt -pb led_ctrl_wrapper_drc_opted.pb -rpx led_ctrl_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.runs/impl_1/led_ctrl_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1228.469 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9b24f843

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1228.469 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff9e6e8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19ebf0600

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19ebf0600

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1228.469 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19ebf0600

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12bcd873e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1228.469 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1afca36c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.469 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d418438e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d418438e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1777fcb80

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2063242fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2063242fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f44092fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ca3fcbe2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ca3fcbe2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.469 ; gain = 0.000
Phase 3 Detail Placement | Checksum: ca3fcbe2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.469 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c96a4462

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: c96a4462

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.500 ; gain = 16.031
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.173. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a3da2301

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.500 ; gain = 16.031
Phase 4.1 Post Commit Optimization | Checksum: 1a3da2301

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.500 ; gain = 16.031

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a3da2301

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.500 ; gain = 16.031

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a3da2301

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.500 ; gain = 16.031

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b62b4cbc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.500 ; gain = 16.031
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b62b4cbc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.500 ; gain = 16.031
Ending Placer Task | Checksum: d3e3dfe5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.500 ; gain = 16.031
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1244.500 ; gain = 16.031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1252.070 ; gain = 7.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.runs/impl_1/led_ctrl_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file led_ctrl_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1252.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file led_ctrl_wrapper_utilization_placed.rpt -pb led_ctrl_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1252.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file led_ctrl_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1252.070 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 45ae3483 ConstDB: 0 ShapeSum: 8e35ab62 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15a23ed5c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1367.688 ; gain = 115.617
Post Restoration Checksum: NetGraph: b1ebf3cf NumContArr: a837f98d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15a23ed5c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1367.688 ; gain = 115.617

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15a23ed5c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1373.578 ; gain = 121.508

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15a23ed5c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1373.578 ; gain = 121.508
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 236b2790d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1395.641 ; gain = 143.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.075  | TNS=0.000  | WHS=-0.192 | THS=-19.040|

Phase 2 Router Initialization | Checksum: 1e4fb9239

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c4aa6937

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.995  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b69a8f84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.995  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1395b7bf1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570
Phase 4 Rip-up And Reroute | Checksum: 1395b7bf1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1395b7bf1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1395b7bf1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570
Phase 5 Delay and Skew Optimization | Checksum: 1395b7bf1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae5cc259

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.110  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13af7d948

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570
Phase 6 Post Hold Fix | Checksum: 13af7d948

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.166667 %
  Global Horizontal Routing Utilization  = 0.228955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 142f6877b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 142f6877b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7dcb65e5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.110  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 7dcb65e5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1395.641 ; gain = 143.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1395.641 ; gain = 143.570
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1395.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.runs/impl_1/led_ctrl_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_ctrl_wrapper_drc_routed.rpt -pb led_ctrl_wrapper_drc_routed.pb -rpx led_ctrl_wrapper_drc_routed.rpx
Command: report_drc -file led_ctrl_wrapper_drc_routed.rpt -pb led_ctrl_wrapper_drc_routed.pb -rpx led_ctrl_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.runs/impl_1/led_ctrl_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file led_ctrl_wrapper_methodology_drc_routed.rpt -pb led_ctrl_wrapper_methodology_drc_routed.pb -rpx led_ctrl_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file led_ctrl_wrapper_methodology_drc_routed.rpt -pb led_ctrl_wrapper_methodology_drc_routed.pb -rpx led_ctrl_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.runs/impl_1/led_ctrl_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file led_ctrl_wrapper_power_routed.rpt -pb led_ctrl_wrapper_power_summary_routed.pb -rpx led_ctrl_wrapper_power_routed.rpx
Command: report_power -file led_ctrl_wrapper_power_routed.rpt -pb led_ctrl_wrapper_power_summary_routed.pb -rpx led_ctrl_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file led_ctrl_wrapper_route_status.rpt -pb led_ctrl_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file led_ctrl_wrapper_timing_summary_routed.rpt -pb led_ctrl_wrapper_timing_summary_routed.pb -rpx led_ctrl_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file led_ctrl_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file led_ctrl_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file led_ctrl_wrapper_bus_skew_routed.rpt -pb led_ctrl_wrapper_bus_skew_routed.pb -rpx led_ctrl_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Aug 23 20:53:31 2018...

*** Running vivado
    with args -log led_ctrl_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source led_ctrl_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source led_ctrl_wrapper.tcl -notrace
Command: open_checkpoint led_ctrl_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 232.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1122.832 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1122.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1122.832 ; gain = 898.246
Command: write_bitstream -force led_ctrl_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_ctrl_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Aug 23 20:55:24 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1605.867 ; gain = 483.035
INFO: [Common 17-206] Exiting Vivado at Thu Aug 23 20:55:25 2018...
