EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# MK20DX256VLH7
#
DEF MK20DX256VLH7 U 0 10 Y Y 1 L N
F0 "U" 7300 400 60 H V C CNN
F1 "MK20DX256VLH7" 7300 300 60 H V C CNN
F2 "98ASS23234W_NXP" 7300 240 60 H I C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 98ASS23234W_NXP
 98ASS23234W_NXP-M
 98ASS23234W_NXP-L
$ENDFPLIST
DRAW
P 2 0 1 0 300 200 8850 200 N
P 2 0 1 0 8850 -3300 300 -3300 N
P 2 1 1 5 300 200 300 -3300 N
P 2 1 1 5 8850 -3300 8850 200 N
X PTE0/ADC1_SE4A/SPI1_PCS1/UART1_TX/I2C1_SDA/RTC_CLKOUT 1 0 0 300 R 59 59 1 1 B
X PGA0_DM/ADC0_DM0/ADC1_DM3 10 0 -900 300 R 59 59 1 1 B
X PGA1_DP/ADC1_DP0/ADC0_DP3 11 0 -1000 300 R 59 59 1 1 B
X PGA1_DM/ADC1_DM0/ADC0_DM3 12 0 -1100 300 R 59 59 1 1 B
X VDDA 13 0 -1200 300 R 59 59 1 1 W
X VREFH 14 0 -1300 300 R 59 59 1 1 W
X VREFL 15 0 -1400 300 R 59 59 1 1 W
X VSSA 16 0 -1500 300 R 59 59 1 1 W
X VREF_OUT/CMP1_IN5/CMP0_IN5/ADC1_SE18 17 0 -1600 300 R 59 59 1 1 B
X DAC0_OUT/CMP1_IN3/ADC0_SE23 18 0 -1700 300 R 59 59 1 1 B
X XTAL32 19 0 -1800 300 R 59 59 1 1 U
X PTE1/LLWU_P0/ADC1_SE5A/SPI1_SOUT/UART1_RX/I2C1_SCL/SPI1_SIN 2 0 -100 300 R 59 59 1 1 B
X EXTAL32 20 0 -1900 300 R 59 59 1 1 U
X VBAT 21 0 -2000 300 R 59 59 1 1 W
X PTA0/JTAG_TCLK/SWD_CLK/EZP_CLK/TSI0_CH1/*UART0_CTS/*UART0_COL/FTM0_CH5 22 0 -2100 300 R 59 59 1 1 B
X PTA1/JTAG_TDI/EZP_DI/TSI0_CH2/UART0_RX/FTM0_CH6 23 0 -2200 300 R 59 59 1 1 B
X PTA2/JTAG_TDO/TRACE_SWO/EZP_DO/TSI0_CH3/UART0_TX/FTM0_CH7 24 0 -2300 300 R 59 59 1 1 B
X PTA3/JTAG_TMS/SWD_DIO/TSI0_CH4/*UART0_RTS/FTM0_CH0 25 0 -2400 300 R 59 59 1 1 B
X PTA4/LLWU_P3/*NMI/*EZP_CS/TSI0_CH5/FTM0_CH1 26 0 -2500 300 R 59 59 1 1 B
X PTA5/USB_CLKIN/FTM0_CH2/CMP2_OUT/I2S0_TX_BCLK/*JTAG_TRST 27 0 -2600 300 R 59 59 1 1 B
X PTA12/CMP2_IN0/CAN0_TX/FTM1_CH0/I2S0_TXD0/FTM1_QD_PHA 28 0 -2700 300 R 59 59 1 1 B
X PTA13/LLWU_P4/CMP2_IN1/CAN0_RX/FTM1_CH1/I2S0_TX_FS/FTM1_QD_PHB 29 0 -2800 300 R 59 59 1 1 B
X VDD1 3 0 -200 300 R 59 59 1 1 W
X VDD2 30 0 -2900 300 R 59 59 1 1 W
X VSS2 31 0 -3000 300 R 59 59 1 1 W
X PTA18/EXTAL0/FTM0_FLT2/FTM_CLKIN0 32 0 -3100 300 R 59 59 1 1 B
X PTA19/XTAL0/FTM1_FLT0/FTM_CLKIN1/LPTMR0_ALT1 33 9150 -3100 300 L 59 59 1 1 B
X *RESET 34 9150 -3000 300 L 59 59 1 1 U
X PTB0/LLWU_P5/ADC0_SE8/ADC1_SE8/TSI0_CH0/I2C0_SCL/FTM1_CH0/FTM1_QD_PHA 35 9150 -2900 300 L 59 59 1 1 B
X PTB1/ADC0_SE9/ADC1_SE9/TSI0_CH6/I2C0_SDA/FTM1_CH1/FTM1_QD_PHB 36 9150 -2800 300 L 59 59 1 1 B
X PTB2/ADC0_SE12/TSI0_CH7/I2C0_SCL/*UART0_RTS/FTM0_FLT3 37 9150 -2700 300 L 59 59 1 1 B
X PTB3/ADC0_SE13/TSI0_CH8/I2C0_SDA/*UART0_CTS/*UART0_COL/FTM0_FLT0 38 9150 -2600 300 L 59 59 1 1 B
X PTB16/TSI0_CH9/SPI1_SOUT/UART0_RX/FB_AD17/EWM_IN 39 9150 -2500 300 L 59 59 1 1 B
X VSS1 4 0 -300 300 R 59 59 1 1 W
X PTB17/TSI0_CH10/SPI1_SIN/UART0_TX/FB_AD16/*EWM_OUT 40 9150 -2400 300 L 59 59 1 1 B
X PTB18/TSI0_CH11/CAN0_TX/FTM2_CH0/I2S0_TX_BCLK/FB_AD15/FTM2_QD_PHA 41 9150 -2300 300 L 59 59 1 1 B
X PTB19/TSI0_CH12/CAN0_RX/FTM2_CH1/I2S0_TX_FS/*FB_OE/FTM2_QD_PHB 42 9150 -2200 300 L 59 59 1 1 B
X PTC0/ADC0_SE14/TSI0_CH13/SPI0_PCS4/PDB0_EXTRG/FB_AD14/I2S0_TXD1 43 9150 -2100 300 L 59 59 1 1 B
X PTC1/LLWU_P6/ADC0_SE15/TSI0_CH14/SPI0_PCS3/*UART1_RTS/FTM0_CH0/FB_AD13/I2S0_TXD0 44 9150 -2000 300 L 59 59 1 1 B
X PTC2/ADC0_SE4B/CMP1_IN0/TSI0_CH15/SPI0_PCS2/*UART1_CTS/FTM0_CH1/FB_AD12/I2S0_TX_FS 45 9150 -1900 300 L 59 59 1 1 B
X PTC3/LLWU_P7/CMP1_IN1/SPI0_PCS1/UART1_RX/FTM0_CH2/CLKOUT/I2S0_TX_BCLK 46 9150 -1800 300 L 59 59 1 1 B
X VSS3 47 9150 -1700 300 L 59 59 1 1 W
X VDD3 48 9150 -1600 300 L 59 59 1 1 W
X PTC4/LLWU_P8/SPI0_PCS0/UART1_TX/FTM0_CH3/FB_AD11/CMP1_OUT 49 9150 -1500 300 L 59 59 1 1 B
X USB0_DP 5 0 -400 300 R 59 59 1 1 U
X PTC5/LLWU_P9/SPI0_SCK/LPTMR0_ALT2/I2S0_RXD0/FB_AD10/CMP0_OUT 50 9150 -1400 300 L 59 59 1 1 B
X PTC6/LLWU_P10/CMP0_IN0/SPI0_SOUT/PDB0_EXTRG/I2S0_RX_BCLK/FB_AD9/I2S0_MCLK 51 9150 -1300 300 L 59 59 1 1 B
X PTC7/CMP0_IN1/SPI0_SIN/USB_SOF_OUT/I2S0_RX_FS/FB_AD8 52 9150 -1200 300 L 59 59 1 1 B
X PTC8/ADC1_SE4B/CMP0_IN2/I2S0_MCLK/FB_AD7 53 9150 -1100 300 L 59 59 1 1 B
X PTC9/ADC1_SE5B/CMP0_IN3/I2S0_RX_BCLK/FB_AD6/FTM2_FLT0 54 9150 -1000 300 L 59 59 1 1 B
X PTC10/ADC1_SE6B/I2C1_SCL/I2S0_RX_FS/FB_AD5 55 9150 -900 300 L 59 59 1 1 B
X PTC11/LLWU_P11/ADC1_SE7B/I2C1_SDA/I2S0_RXD1/*FB_RW 56 9150 -800 300 L 59 59 1 1 B
X PTD0/LLWU_P12/SPI0_PCS0/*UART2_RTS/FB_ALE/*FB_CS1/*FB_TS 57 9150 -700 300 L 59 59 1 1 B
X PTD1/ADC0_SE5B/SPI0_SCK/*UART2_CTS/*FB_CS0 58 9150 -600 300 L 59 59 1 1 B
X PTD2/LLWU_P13/SPI0_SOUT/UART2_RX/FB_AD4 59 9150 -500 300 L 59 59 1 1 B
X USB0_DM 6 0 -500 300 R 59 59 1 1 U
X PTD3/SPI0_SIN/UART2_TX/FB_AD3 60 9150 -400 300 L 59 59 1 1 B
X PTD4/LLWU_P14/SPI0_PCS1/*UART0_RTS/FTM0_CH4/FB_AD2/EWM_IN 61 9150 -300 300 L 59 59 1 1 B
X PTD5/ADC0_SE6B/SPI0_PCS2/*UART0_CTS/*UART0_COL/FTM0_CH5/FB_AD1/*EWM_OUT 62 9150 -200 300 L 59 59 1 1 B
X PTD6/LLWU_P15/ADC0_SE7B/SPI0_PCS3/UART0_RX/FTM0_CH6/FB_AD0/FTM0_FLT0 63 9150 -100 300 L 59 59 1 1 B
X PTD7/CMT_IRO/UART0_TX/FTM0_CH7/FTM0_FLT1 64 9150 0 300 L 59 59 1 1 B
X VOUT33 7 0 -600 300 R 59 59 1 1 O
X VREGIN 8 0 -700 300 R 59 59 1 1 I
X PGA0_DP/ADC0_DP0/ADC1_DP3 9 0 -800 300 R 59 59 1 1 B
ENDDRAW
ENDDEF
#
#End Library
