INFO-FLOW: Workspace /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline opened at Fri Oct 17 22:18:35 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.15 sec.
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /data/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.87 sec.
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.08 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 8.67 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 20.11 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.88 seconds. CPU system time: 1.26 seconds. Elapsed time: 20.11 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 748.215 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_accelerator.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang activation_accelerator.cpp -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.err.log 
Command         ap_eval done; 0.41 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top activation_accelerator -name=activation_accelerator 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.err.log 
Command         ap_eval done; 5.15 sec.
WARNING: [HLS 207-5555] unexpected pragma argument 'fexp', expects function/operation (activation_accelerator.cpp:1344:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'fdiv', expects function/operation (activation_accelerator.cpp:1345:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'fadd', expects function/operation (activation_accelerator.cpp:1346:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'fsub', expects function/operation (activation_accelerator.cpp:1347:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'faddfsub', expects function/operation (activation_accelerator.cpp:1348:34)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.93 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.86 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 10.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 9.28 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 9.93 sec.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.67 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command         ap_part_info done; 0.13 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.err.log 
Command         ap_eval done; 4.08 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 37.07 seconds. CPU system time: 2.49 seconds. Elapsed time: 39.59 seconds; current allocated memory: 755.668 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -args  "/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc"  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.26 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.27 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.65 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.65 sec.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.32 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.32 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.23 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.24 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=activation_accelerator -mllvm -hls-db-dir -mllvm /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 6.15 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float row_exp_bucket_sum<32, 32>(float const*, int, float, float*)' (activation_accelerator.cpp:1171:39)
INFO: [HLS 214-131] Inlining function 'float row_max_hls<32, 32>(float const*, int)' into 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1257:33)
INFO: [HLS 214-131] Inlining function 'float row_exp_bucket_sum<32, 32>(float const*, int, float, float*)' into 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1261:29)
INFO: [HLS 214-131] Inlining function 'void row_norm_store_hls<32>(float const*, float, unsigned short*, int)' into 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1264:17)
INFO: [HLS 214-291] Loop 'load_blk_max' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1113:9)
INFO: [HLS 214-291] Loop 'reduce_blk_max' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1121:9)
INFO: [HLS 214-291] Loop 'exp_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1168:9)
INFO: [HLS 214-291] Loop 'bucket_add' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1178:9)
INFO: [HLS 214-291] Loop 'normalize_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1208:9)
WARNING: [HLS 214-327] Dependence pragma in loop 'row_unroll_loop' (activation_accelerator.cpp:1246:13) is removed because the loop is unrolled completely (activation_accelerator.cpp:1096:9)
INFO: [HLS 214-186] Unrolling loop 'row_unroll_loop' (activation_accelerator.cpp:1246:13) in function 'float_safe_softmax3' completely with a factor of 1 (activation_accelerator.cpp:1220:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner' (activation_accelerator.cpp:1208:9) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1220:0)
INFO: [HLS 214-186] Unrolling loop 'exp_inner' (activation_accelerator.cpp:1168:9) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1220:0)
INFO: [HLS 214-186] Unrolling loop 'bucket_add' (activation_accelerator.cpp:1178:9) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1220:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial' (activation_accelerator.cpp:1154:5) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1220:0)
INFO: [HLS 214-186] Unrolling loop 'final_reduce_max' (activation_accelerator.cpp:1133:5) in function 'float_safe_softmax3' completely with a factor of 31 (activation_accelerator.cpp:1220:0)
INFO: [HLS 214-186] Unrolling loop 'load_blk_max' (activation_accelerator.cpp:1113:9) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1220:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_blk_max' (activation_accelerator.cpp:1121:9) in function 'float_safe_softmax3' completely with a factor of 31 (activation_accelerator.cpp:1220:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_max' (activation_accelerator.cpp:1100:5) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1220:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bf16_to_float(unsigned short const*, float*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:1448:0)
INFO: [HLS 214-248] Applying array_partition to 'partial.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:1149:8)
INFO: [HLS 214-248] Applying array_partition to 'partial_max.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:1094:8)
INFO: [HLS 214-248] Applying array_partition to 'exp_x': Complete partitioning on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (activation_accelerator.cpp:1228:11)
INFO: [HLS 214-364] Automatically inlining function 'hls::fmaxf(float, float)' to improve effectiveness of pipeline pragma in function 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1127:26)
INFO: [HLS 214-364] Automatically inlining function 'float generic_fmax<float>(float, float)' to improve effectiveness of pipeline pragma in function 'float_safe_softmax3(float const*, unsigned short*, int, int)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)::buf2' due to pipeline pragma (activation_accelerator.cpp:1206:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'x' due to pipeline pragma (activation_accelerator.cpp:1162:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf2': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:1458:0)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:1459:11)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load0'(activation_accelerator.cpp:1463:9) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1463:9)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 16 in loop 'stage_2_store'(activation_accelerator.cpp:1519:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1519:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.08 seconds. CPU system time: 1.23 seconds. Elapsed time: 12.29 seconds; current allocated memory: 755.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.961 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top activation_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.0.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.13 seconds; current allocated memory: 823.703 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
Command           transform done; 0.84 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.47 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.23 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.31 seconds; current allocated memory: 905.371 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc to /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'reduce_partial' (activation_accelerator.cpp:1186) in function 'float_safe_softmax3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_0_load0' (activation_accelerator.cpp:1463) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_2_store' (activation_accelerator.cpp:1519) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
Command           transform done; 1.87 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:19:43) to (activation_accelerator.cpp:70:1) in function 'round_float32_to_bf16_ieee'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:21) to (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:11:5) in function 'hls::fmaxf'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:1108:9) to (activation_accelerator.cpp:1127:24) in function 'float_safe_softmax3'... converting 7 basic blocks.
Command           transform done; 0.68 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.46 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 999.074 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'tile_inner_loop' (activation_accelerator.cpp:1242:18) in function 'float_safe_softmax3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_loop' (activation_accelerator.cpp:1235:14) in function 'float_safe_softmax3'.
INFO: [HLS 200-472] Inferring partial write operation for 'exp_x' (activation_accelerator.cpp:1173:53)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:1213:29)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0' (activation_accelerator.cpp:1464:21)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (activation_accelerator.cpp:397:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.255' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.254' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.253' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.252' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.251' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.250' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.249' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.248' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.247' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.246' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.245' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.244' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.243' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.242' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.241' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.240' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.239' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.238' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.237' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.236' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.235' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.234' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.233' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.232' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.231' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.230' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.229' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.228' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.227' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.226' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.225' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.224' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.223' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.222' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.221' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.220' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.219' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.218' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.217' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.216' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.215' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.214' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.213' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.212' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.211' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.210' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.209' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.208' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.207' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.206' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.205' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.204' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.203' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.202' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.201' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.200' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.199' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.198' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.197' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.196' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.195' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.194' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.193' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.192' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.191' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.190' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.189' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.188' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.187' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.186' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.185' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.184' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.183' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.182' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.181' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.180' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.179' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.178' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.177' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.176' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.175' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.174' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.173' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.172' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.171' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.170' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.169' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.168' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.167' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.166' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.165' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.164' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.163' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.162' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.161' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.160' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.159' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.158' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.157' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.156' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.155' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.154' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.153' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.152' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.151' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.150' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.149' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.148' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.147' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.146' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.145' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.144' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.143' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.142' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.141' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.140' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.139' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.138' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.137' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.136' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.135' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.134' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.133' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.132' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.131' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.130' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.129' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.128' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.127' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.126' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.125' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.124' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.123' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.122' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.121' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.120' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.119' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.118' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.117' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.116' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.115' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.114' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.113' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.112' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.111' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.110' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.109' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.108' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.107' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.106' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.105' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.104' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.103' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.102' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.101' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.100' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.99' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.98' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.97' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.96' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.95' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.94' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.93' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.92' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.91' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.90' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.89' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.88' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.87' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.86' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.85' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.84' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.83' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.82' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.81' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.80' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.79' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.78' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.77' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.76' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.75' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.74' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.73' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.72' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.71' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.70' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.69' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.68' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.67' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.66' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.65' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.64' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.63' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.62' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.61' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.60' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.59' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.58' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.57' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.56' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.55' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.54' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.53' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.52' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.51' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.50' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.49' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.48' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.47' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.46' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.45' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.44' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.43' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.42' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.41' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.40' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.39' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.38' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.37' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.36' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.35' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.34' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.33' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.32' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.255' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.254' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.253' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.252' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.251' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.250' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.249' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.248' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.247' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.246' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.245' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.244' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.243' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.242' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.241' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.240' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.239' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.238' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.237' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.236' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.235' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.234' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.233' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.232' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.231' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.230' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.229' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.228' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.227' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.226' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.225' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.224' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.223' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.222' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.221' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.220' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.219' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.218' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.217' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.216' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.215' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.214' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.213' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.212' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.211' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.210' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.209' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.208' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.207' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.206' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.205' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.204' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.203' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.202' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.201' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.200' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.199' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.198' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.197' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.196' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.195' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.194' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.193' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.192' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.191' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.190' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.189' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.188' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.187' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.186' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.185' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.184' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.183' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.182' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.181' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.180' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.179' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.178' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.177' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.176' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.175' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.174' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.173' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.172' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.171' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.170' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.169' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.168' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.167' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.166' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.165' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.164' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.163' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.162' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.161' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.160' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.159' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.158' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.157' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.156' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.155' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.154' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.153' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.152' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.151' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.150' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.149' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.148' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.147' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.146' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.145' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.144' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.143' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.142' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.141' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.140' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.139' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.138' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.137' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.136' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.135' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.134' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.133' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.132' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.131' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.130' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.129' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.128' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.127' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.126' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.125' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.124' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.123' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.122' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.121' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.120' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.119' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.118' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.117' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.116' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.115' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.114' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.113' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.112' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.111' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.110' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.109' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.108' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.107' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.106' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.105' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.104' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.103' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.102' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.101' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.100' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.99' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.98' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.97' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.96' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.95' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.94' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.93' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.92' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.91' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.90' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.89' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.88' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.87' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.86' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.85' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.84' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.83' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.82' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.81' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.80' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.79' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.78' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.77' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.76' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.75' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.74' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.73' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.72' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.71' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.70' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.69' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.68' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.67' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.66' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.65' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.64' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.63' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.62' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.61' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.60' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.59' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.58' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.57' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.56' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.55' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.54' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.53' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.52' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.51' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.50' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.49' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.48' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.47' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.46' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.45' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.44' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.43' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.42' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.41' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.40' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.39' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.38' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.37' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.36' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.35' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.34' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.33' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.32' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:1228).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:1228).
Command           transform done; 4.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.87 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.092 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9.23 sec.
Command       elaborate done; 61.12 sec.
Execute       ap_eval exec zip -j /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.19 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
Execute         ap_set_top_model activation_accelerator 
Execute         get_model_list activation_accelerator -filter all-wo-channel -topdown 
Execute         preproc_iomode -model activation_accelerator 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_0_load0 
Execute         preproc_iomode -model float_safe_softmax3 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         preproc_iomode -model round_float32_to_bf16_ieee 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_reduce_partial 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         preproc_iomode -model fmaxf 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_2_store 
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket float_safe_softmax3_Pipeline_reduce_partial round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop 
INFO-FLOW: Configuring Module : fmaxf ...
Execute         set_default_model fmaxf 
Execute         apply_spec_resource_limit fmaxf 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_find_max_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_find_max_blocks 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_exp_and_bucket ...
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_exp_and_bucket 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_reduce_partial ...
Execute         set_default_model float_safe_softmax3_Pipeline_reduce_partial 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_reduce_partial 
INFO-FLOW: Configuring Module : round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         apply_spec_resource_limit round_float32_to_bf16_ieee 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_normalize_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_normalize_blocks 
INFO-FLOW: Configuring Module : float_safe_softmax3 ...
Execute         set_default_model float_safe_softmax3 
Execute         apply_spec_resource_limit float_safe_softmax3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Configuring Module : activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         apply_spec_resource_limit activation_accelerator 
INFO-FLOW: Model list for preprocess: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket float_safe_softmax3_Pipeline_reduce_partial round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop 
INFO-FLOW: Preprocessing Module: fmaxf ...
Execute         set_default_model fmaxf 
Execute         cdfg_preprocess -model fmaxf 
Execute         rtl_gen_preprocess fmaxf 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_find_max_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_find_max_blocks 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_exp_and_bucket ...
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_exp_and_bucket 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_reduce_partial ...
Execute         set_default_model float_safe_softmax3_Pipeline_reduce_partial 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_reduce_partial 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_reduce_partial 
INFO-FLOW: Preprocessing Module: round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         cdfg_preprocess -model round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_normalize_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_normalize_blocks 
INFO-FLOW: Preprocessing Module: float_safe_softmax3 ...
Execute         set_default_model float_safe_softmax3 
Execute         cdfg_preprocess -model float_safe_softmax3 
Execute         rtl_gen_preprocess float_safe_softmax3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Preprocessing Module: activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         cdfg_preprocess -model activation_accelerator 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for synthesis: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket float_safe_softmax3_Pipeline_reduce_partial round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         schedule -model activation_accelerator_Pipeline_stage_2_store 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_2_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_2_store'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.096 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_2_store.
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         bind -model activation_accelerator_Pipeline_stage_2_store 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.096 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_2_store.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.097 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.097 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fmaxf 
Execute         schedule -model fmaxf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fmaxf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'fmaxf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.097 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.sched.adb -f 
INFO-FLOW: Finish scheduling fmaxf.
Execute         set_default_model fmaxf 
Execute         bind -model fmaxf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.098 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.bind.adb -f 
INFO-FLOW: Finish binding fmaxf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_find_max_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         schedule -model float_safe_softmax3_Pipeline_find_max_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'find_max_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'find_max_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.100 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_find_max_blocks.
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         bind -model float_safe_softmax3_Pipeline_find_max_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.92 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.100 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.59 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_find_max_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         schedule -model float_safe_softmax3_Pipeline_exp_and_bucket 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'exp_and_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 18, loop 'exp_and_bucket'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.98 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.62 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.28 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_exp_and_bucket.
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         bind -model float_safe_softmax3_Pipeline_exp_and_bucket 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.81 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.7 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_exp_and_bucket.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_reduce_partial' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_reduce_partial 
Execute         schedule -model float_safe_softmax3_Pipeline_reduce_partial 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reduce_partial'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax3_Pipeline_reduce_partial' (loop 'reduce_partial'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln1188', activation_accelerator.cpp:1188) of variable 'sum', activation_accelerator.cpp:1189 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:1189) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax3_Pipeline_reduce_partial' (loop 'reduce_partial'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln1188', activation_accelerator.cpp:1188) of variable 'sum', activation_accelerator.cpp:1189 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:1189) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'reduce_partial'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.97 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_reduce_partial.
Execute         set_default_model float_safe_softmax3_Pipeline_reduce_partial 
Execute         bind -model float_safe_softmax3_Pipeline_reduce_partial 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_reduce_partial.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         schedule -model round_float32_to_bf16_ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'round_float32_to_bf16_ieee'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.sched.adb -f 
INFO-FLOW: Finish scheduling round_float32_to_bf16_ieee.
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         bind -model round_float32_to_bf16_ieee 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.bind.adb -f 
INFO-FLOW: Finish binding round_float32_to_bf16_ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         schedule -model float_safe_softmax3_Pipeline_normalize_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'normalize_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.53 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_normalize_blocks.
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         bind -model float_safe_softmax3_Pipeline_normalize_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.64 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.99 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_normalize_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3 
Execute         schedule -model float_safe_softmax3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.41 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3.
Execute         set_default_model float_safe_softmax3 
Execute         bind -model float_safe_softmax3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.71 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.92 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         schedule -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_0_load0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_0_load0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.05 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_0_load0.
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         bind -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_0_load0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator 
Execute         schedule -model activation_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator.
Execute         set_default_model activation_accelerator 
Execute         bind -model activation_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.94 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator.
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         rtl_gen_preprocess fmaxf 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_find_max_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_reduce_partial 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for RTL generation: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket float_safe_softmax3_Pipeline_reduce_partial round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_2_store -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_2_store' pipeline 'stage_2_store' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_2_store'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.1 seconds; current allocated memory: 1.136 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_2_store -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.136 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fmaxf -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmaxf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.136 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl fmaxf -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_fmaxf 
Execute         gen_rtl fmaxf -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_fmaxf 
Execute         syn_report -csynth -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.xml 
Execute         syn_report -verbosereport -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model fmaxf -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.adb 
Execute         db_write -model fmaxf -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fmaxf -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_find_max_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_find_max_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_find_max_blocks' pipeline 'find_max_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_safe_softmax3_Pipeline_find_max_blocks' is 7584 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_find_max_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.139 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_find_max_blocks -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks 
Execute         gen_rtl float_safe_softmax3_Pipeline_find_max_blocks -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_find_max_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_find_max_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_find_max_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_find_max_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_find_max_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.64 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_find_max_blocks -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_find_max_blocks -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_find_max_blocks -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_exp_and_bucket -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_exp_and_bucket' pipeline 'exp_and_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_safe_softmax3_Pipeline_exp_and_bucket' is 9472 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_exp_and_bucket'.
Command         create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.58 seconds; current allocated memory: 1.154 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_exp_and_bucket -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         gen_rtl float_safe_softmax3_Pipeline_exp_and_bucket -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_exp_and_bucket -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_exp_and_bucket_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.4 sec.
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_exp_and_bucket -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_exp_and_bucket_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_exp_and_bucket -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.28 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_exp_and_bucket -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.adb 
Command         db_write done; 0.37 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_exp_and_bucket -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.46 sec.
Execute         gen_tb_info float_safe_softmax3_Pipeline_exp_and_bucket -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_reduce_partial' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_reduce_partial -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_reduce_partial' pipeline 'reduce_partial' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_reduce_partial'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.27 seconds; current allocated memory: 1.187 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_reduce_partial -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_reduce_partial 
Execute         gen_rtl float_safe_softmax3_Pipeline_reduce_partial -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_reduce_partial 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_reduce_partial -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_reduce_partial_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_reduce_partial -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_reduce_partial_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_reduce_partial -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_safe_softmax3_Pipeline_reduce_partial -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_reduce_partial -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_reduce_partial -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model round_float32_to_bf16_ieee -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.187 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_round_float32_to_bf16_ieee 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_round_float32_to_bf16_ieee 
Execute         syn_report -csynth -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.xml 
Execute         syn_report -verbosereport -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model round_float32_to_bf16_ieee -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.adb 
Execute         db_write -model round_float32_to_bf16_ieee -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info round_float32_to_bf16_ieee -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_normalize_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_normalize_blocks' pipeline 'normalize_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_normalize_blocks'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.189 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_normalize_blocks -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks 
Execute         gen_rtl float_safe_softmax3_Pipeline_normalize_blocks -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_normalize_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_normalize_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_normalize_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_normalize_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_normalize_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.57 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_normalize_blocks -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_normalize_blocks -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_normalize_blocks -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.219 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3 
Execute         gen_rtl float_safe_softmax3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3 
Execute         syn_report -csynth -model float_safe_softmax3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model float_safe_softmax3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.57 sec.
Execute         db_write -model float_safe_softmax3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model float_safe_softmax3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_0_load0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_0_load0' pipeline 'stage_0_load0' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_0_load0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.46 seconds; current allocated memory: 1.230 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_0_load0 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator -top_prefix  -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_Rcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ReOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_Rg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_Rhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_Ribs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAMkbM' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_buf0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_x_RAM_1WNR_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 1.07 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.235 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator 
Execute         syn_report -csynth -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.74 sec.
Execute         db_write -model activation_accelerator -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.adb 
Execute         db_write -model activation_accelerator -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator 
Execute         export_constraint_db -f -tool general -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         syn_report -designview -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.design.xml 
Command         syn_report done; 0.88 sec.
Execute         syn_report -csynthDesign -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.protoinst 
Execute         sc_get_clocks activation_accelerator 
Execute         sc_get_portdomain activation_accelerator 
INFO-FLOW: Model list for RTL component generation: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket float_safe_softmax3_Pipeline_reduce_partial round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_2_store] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_164_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_164_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fmaxf] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_find_max_blocks] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_245_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_245_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_exp_and_bucket] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_reduce_partial] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_325_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_325_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [round_float32_to_bf16_ieee] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_normalize_blocks] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_mux_83_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_83_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_0_load0] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_buf0_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb.
INFO-FLOW: Append model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: Found component activation_accelerator_x_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_x_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_gmem0_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem0_m_axi
INFO-FLOW: Found component activation_accelerator_gmem2_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem2_m_axi
INFO-FLOW: Found component activation_accelerator_control_s_axi.
INFO-FLOW: Append model activation_accelerator_control_s_axi
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop
INFO-FLOW: Append model fmaxf
INFO-FLOW: Append model float_safe_softmax3_Pipeline_find_max_blocks
INFO-FLOW: Append model float_safe_softmax3_Pipeline_exp_and_bucket
INFO-FLOW: Append model float_safe_softmax3_Pipeline_reduce_partial
INFO-FLOW: Append model round_float32_to_bf16_ieee
INFO-FLOW: Append model float_safe_softmax3_Pipeline_normalize_blocks
INFO-FLOW: Append model float_safe_softmax3
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: Append model activation_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: activation_accelerator_mux_164_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_245_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_325_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_mux_83_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_buf0_RAM_AUTO_1R1W activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb activation_accelerator_x_RAM_1WNR_AUTO_1R1W activation_accelerator_gmem0_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket float_safe_softmax3_Pipeline_reduce_partial round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model activation_accelerator_mux_164_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_245_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_325_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_mux_83_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: To file: write model activation_accelerator_x_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_gmem0_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem2_m_axi
INFO-FLOW: To file: write model activation_accelerator_control_s_axi
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop
INFO-FLOW: To file: write model fmaxf
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_find_max_blocks
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_exp_and_bucket
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_reduce_partial
INFO-FLOW: To file: write model round_float32_to_bf16_ieee
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_normalize_blocks
INFO-FLOW: To file: write model float_safe_softmax3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: To file: write model activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vhdl' dstVlogDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vlog' tclDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db' modelList='activation_accelerator_mux_164_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_245_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_mux_83_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_x_RAM_1WNR_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
activation_accelerator_Pipeline_bf16_to_float_loop
fmaxf
float_safe_softmax3_Pipeline_find_max_blocks
float_safe_softmax3_Pipeline_exp_and_bucket
float_safe_softmax3_Pipeline_reduce_partial
round_float32_to_bf16_ieee
float_safe_softmax3_Pipeline_normalize_blocks
float_safe_softmax3
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator
' expOnly='0'
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.24 seconds; current allocated memory: 1.238 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='activation_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fmaxf
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='activation_accelerator_mux_164_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_245_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_mux_83_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_x_RAM_1WNR_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
activation_accelerator_Pipeline_bf16_to_float_loop
fmaxf
float_safe_softmax3_Pipeline_find_max_blocks
float_safe_softmax3_Pipeline_exp_and_bucket
float_safe_softmax3_Pipeline_reduce_partial
round_float32_to_bf16_ieee
float_safe_softmax3_Pipeline_normalize_blocks
float_safe_softmax3
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_reduce_partial.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         sc_get_clocks activation_accelerator 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST activation_accelerator MODULE2INSTS {activation_accelerator activation_accelerator activation_accelerator_Pipeline_bf16_to_float_loop grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_231 activation_accelerator_Pipeline_stage_2_store grp_activation_accelerator_Pipeline_stage_2_store_fu_269 float_safe_softmax3 grp_float_safe_softmax3_fu_308 float_safe_softmax3_Pipeline_find_max_blocks grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1404 fmaxf {local_max_1_fmaxf_fu_872 local_max_2_fmaxf_fu_880 local_max_3_fmaxf_fu_888 local_max_4_fmaxf_fu_894 local_max_5_fmaxf_fu_901 local_max_6_fmaxf_fu_907 local_max_7_fmaxf_fu_914 local_max_8_fmaxf_fu_920 local_max_9_fmaxf_fu_927 local_max_10_fmaxf_fu_933 local_max_11_fmaxf_fu_940 local_max_12_fmaxf_fu_946 local_max_13_fmaxf_fu_953 local_max_14_fmaxf_fu_959 local_max_15_fmaxf_fu_966 local_max_16_fmaxf_fu_972 local_max_17_fmaxf_fu_979 local_max_18_fmaxf_fu_985 local_max_19_fmaxf_fu_992 local_max_20_fmaxf_fu_998 local_max_21_fmaxf_fu_1005 local_max_22_fmaxf_fu_1011 local_max_23_fmaxf_fu_1018 local_max_24_fmaxf_fu_1024 local_max_25_fmaxf_fu_1031 local_max_26_fmaxf_fu_1037 local_max_27_fmaxf_fu_1044 local_max_28_fmaxf_fu_1050 local_max_29_fmaxf_fu_1057 local_max_30_fmaxf_fu_1063 local_max_32_fmaxf_fu_1070 grp_fmaxf_fu_1465 grp_fmaxf_fu_1471} float_safe_softmax3_Pipeline_exp_and_bucket grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1480 float_safe_softmax3_Pipeline_reduce_partial grp_float_safe_softmax3_Pipeline_reduce_partial_fu_1808 float_safe_softmax3_Pipeline_normalize_blocks grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1845 round_float32_to_bf16_ieee {tmp_1_round_float32_to_bf16_ieee_fu_4354 tmp_3_round_float32_to_bf16_ieee_fu_4360 tmp_5_round_float32_to_bf16_ieee_fu_4366 tmp_7_round_float32_to_bf16_ieee_fu_4372 tmp_9_round_float32_to_bf16_ieee_fu_4378 tmp_11_round_float32_to_bf16_ieee_fu_4384 tmp_13_round_float32_to_bf16_ieee_fu_4390 tmp_15_round_float32_to_bf16_ieee_fu_4396 tmp_17_round_float32_to_bf16_ieee_fu_4402 tmp_19_round_float32_to_bf16_ieee_fu_4408 tmp_21_round_float32_to_bf16_ieee_fu_4414 tmp_23_round_float32_to_bf16_ieee_fu_4420 tmp_25_round_float32_to_bf16_ieee_fu_4426 tmp_27_round_float32_to_bf16_ieee_fu_4432 tmp_29_round_float32_to_bf16_ieee_fu_4438 tmp_31_round_float32_to_bf16_ieee_fu_4444 tmp_33_round_float32_to_bf16_ieee_fu_4450 tmp_35_round_float32_to_bf16_ieee_fu_4456 tmp_37_round_float32_to_bf16_ieee_fu_4462 tmp_39_round_float32_to_bf16_ieee_fu_4468 tmp_41_round_float32_to_bf16_ieee_fu_4474 tmp_43_round_float32_to_bf16_ieee_fu_4480 tmp_45_round_float32_to_bf16_ieee_fu_4486 tmp_47_round_float32_to_bf16_ieee_fu_4492 tmp_49_round_float32_to_bf16_ieee_fu_4498 tmp_51_round_float32_to_bf16_ieee_fu_4504 tmp_53_round_float32_to_bf16_ieee_fu_4510 tmp_55_round_float32_to_bf16_ieee_fu_4516 tmp_57_round_float32_to_bf16_ieee_fu_4522 tmp_59_round_float32_to_bf16_ieee_fu_4528 tmp_61_round_float32_to_bf16_ieee_fu_4534 tmp_63_round_float32_to_bf16_ieee_fu_4540} activation_accelerator_Pipeline_stage_0_load0 grp_activation_accelerator_Pipeline_stage_0_load0_fu_360} INST2MODULE {activation_accelerator activation_accelerator grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_231 activation_accelerator_Pipeline_bf16_to_float_loop grp_activation_accelerator_Pipeline_stage_2_store_fu_269 activation_accelerator_Pipeline_stage_2_store grp_float_safe_softmax3_fu_308 float_safe_softmax3 grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1404 float_safe_softmax3_Pipeline_find_max_blocks local_max_1_fmaxf_fu_872 fmaxf local_max_2_fmaxf_fu_880 fmaxf local_max_3_fmaxf_fu_888 fmaxf local_max_4_fmaxf_fu_894 fmaxf local_max_5_fmaxf_fu_901 fmaxf local_max_6_fmaxf_fu_907 fmaxf local_max_7_fmaxf_fu_914 fmaxf local_max_8_fmaxf_fu_920 fmaxf local_max_9_fmaxf_fu_927 fmaxf local_max_10_fmaxf_fu_933 fmaxf local_max_11_fmaxf_fu_940 fmaxf local_max_12_fmaxf_fu_946 fmaxf local_max_13_fmaxf_fu_953 fmaxf local_max_14_fmaxf_fu_959 fmaxf local_max_15_fmaxf_fu_966 fmaxf local_max_16_fmaxf_fu_972 fmaxf local_max_17_fmaxf_fu_979 fmaxf local_max_18_fmaxf_fu_985 fmaxf local_max_19_fmaxf_fu_992 fmaxf local_max_20_fmaxf_fu_998 fmaxf local_max_21_fmaxf_fu_1005 fmaxf local_max_22_fmaxf_fu_1011 fmaxf local_max_23_fmaxf_fu_1018 fmaxf local_max_24_fmaxf_fu_1024 fmaxf local_max_25_fmaxf_fu_1031 fmaxf local_max_26_fmaxf_fu_1037 fmaxf local_max_27_fmaxf_fu_1044 fmaxf local_max_28_fmaxf_fu_1050 fmaxf local_max_29_fmaxf_fu_1057 fmaxf local_max_30_fmaxf_fu_1063 fmaxf local_max_32_fmaxf_fu_1070 fmaxf grp_fmaxf_fu_1465 fmaxf grp_fmaxf_fu_1471 fmaxf grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1480 float_safe_softmax3_Pipeline_exp_and_bucket grp_float_safe_softmax3_Pipeline_reduce_partial_fu_1808 float_safe_softmax3_Pipeline_reduce_partial grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1845 float_safe_softmax3_Pipeline_normalize_blocks tmp_1_round_float32_to_bf16_ieee_fu_4354 round_float32_to_bf16_ieee tmp_3_round_float32_to_bf16_ieee_fu_4360 round_float32_to_bf16_ieee tmp_5_round_float32_to_bf16_ieee_fu_4366 round_float32_to_bf16_ieee tmp_7_round_float32_to_bf16_ieee_fu_4372 round_float32_to_bf16_ieee tmp_9_round_float32_to_bf16_ieee_fu_4378 round_float32_to_bf16_ieee tmp_11_round_float32_to_bf16_ieee_fu_4384 round_float32_to_bf16_ieee tmp_13_round_float32_to_bf16_ieee_fu_4390 round_float32_to_bf16_ieee tmp_15_round_float32_to_bf16_ieee_fu_4396 round_float32_to_bf16_ieee tmp_17_round_float32_to_bf16_ieee_fu_4402 round_float32_to_bf16_ieee tmp_19_round_float32_to_bf16_ieee_fu_4408 round_float32_to_bf16_ieee tmp_21_round_float32_to_bf16_ieee_fu_4414 round_float32_to_bf16_ieee tmp_23_round_float32_to_bf16_ieee_fu_4420 round_float32_to_bf16_ieee tmp_25_round_float32_to_bf16_ieee_fu_4426 round_float32_to_bf16_ieee tmp_27_round_float32_to_bf16_ieee_fu_4432 round_float32_to_bf16_ieee tmp_29_round_float32_to_bf16_ieee_fu_4438 round_float32_to_bf16_ieee tmp_31_round_float32_to_bf16_ieee_fu_4444 round_float32_to_bf16_ieee tmp_33_round_float32_to_bf16_ieee_fu_4450 round_float32_to_bf16_ieee tmp_35_round_float32_to_bf16_ieee_fu_4456 round_float32_to_bf16_ieee tmp_37_round_float32_to_bf16_ieee_fu_4462 round_float32_to_bf16_ieee tmp_39_round_float32_to_bf16_ieee_fu_4468 round_float32_to_bf16_ieee tmp_41_round_float32_to_bf16_ieee_fu_4474 round_float32_to_bf16_ieee tmp_43_round_float32_to_bf16_ieee_fu_4480 round_float32_to_bf16_ieee tmp_45_round_float32_to_bf16_ieee_fu_4486 round_float32_to_bf16_ieee tmp_47_round_float32_to_bf16_ieee_fu_4492 round_float32_to_bf16_ieee tmp_49_round_float32_to_bf16_ieee_fu_4498 round_float32_to_bf16_ieee tmp_51_round_float32_to_bf16_ieee_fu_4504 round_float32_to_bf16_ieee tmp_53_round_float32_to_bf16_ieee_fu_4510 round_float32_to_bf16_ieee tmp_55_round_float32_to_bf16_ieee_fu_4516 round_float32_to_bf16_ieee tmp_57_round_float32_to_bf16_ieee_fu_4522 round_float32_to_bf16_ieee tmp_59_round_float32_to_bf16_ieee_fu_4528 round_float32_to_bf16_ieee tmp_61_round_float32_to_bf16_ieee_fu_4534 round_float32_to_bf16_ieee tmp_63_round_float32_to_bf16_ieee_fu_4540 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_stage_0_load0_fu_360 activation_accelerator_Pipeline_stage_0_load0} INSTDATA {activation_accelerator {DEPTH 1 CHILDREN {grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_231 grp_activation_accelerator_Pipeline_stage_2_store_fu_269 grp_float_safe_softmax3_fu_308 grp_activation_accelerator_Pipeline_stage_0_load0_fu_360}} grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_231 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_2_store_fu_269 {DEPTH 2 CHILDREN {}} grp_float_safe_softmax3_fu_308 {DEPTH 2 CHILDREN {grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1404 grp_fmaxf_fu_1465 grp_fmaxf_fu_1471 grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1480 grp_float_safe_softmax3_Pipeline_reduce_partial_fu_1808 grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1845}} grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1404 {DEPTH 3 CHILDREN {local_max_1_fmaxf_fu_872 local_max_2_fmaxf_fu_880 local_max_3_fmaxf_fu_888 local_max_4_fmaxf_fu_894 local_max_5_fmaxf_fu_901 local_max_6_fmaxf_fu_907 local_max_7_fmaxf_fu_914 local_max_8_fmaxf_fu_920 local_max_9_fmaxf_fu_927 local_max_10_fmaxf_fu_933 local_max_11_fmaxf_fu_940 local_max_12_fmaxf_fu_946 local_max_13_fmaxf_fu_953 local_max_14_fmaxf_fu_959 local_max_15_fmaxf_fu_966 local_max_16_fmaxf_fu_972 local_max_17_fmaxf_fu_979 local_max_18_fmaxf_fu_985 local_max_19_fmaxf_fu_992 local_max_20_fmaxf_fu_998 local_max_21_fmaxf_fu_1005 local_max_22_fmaxf_fu_1011 local_max_23_fmaxf_fu_1018 local_max_24_fmaxf_fu_1024 local_max_25_fmaxf_fu_1031 local_max_26_fmaxf_fu_1037 local_max_27_fmaxf_fu_1044 local_max_28_fmaxf_fu_1050 local_max_29_fmaxf_fu_1057 local_max_30_fmaxf_fu_1063 local_max_32_fmaxf_fu_1070}} local_max_1_fmaxf_fu_872 {DEPTH 4 CHILDREN {}} local_max_2_fmaxf_fu_880 {DEPTH 4 CHILDREN {}} local_max_3_fmaxf_fu_888 {DEPTH 4 CHILDREN {}} local_max_4_fmaxf_fu_894 {DEPTH 4 CHILDREN {}} local_max_5_fmaxf_fu_901 {DEPTH 4 CHILDREN {}} local_max_6_fmaxf_fu_907 {DEPTH 4 CHILDREN {}} local_max_7_fmaxf_fu_914 {DEPTH 4 CHILDREN {}} local_max_8_fmaxf_fu_920 {DEPTH 4 CHILDREN {}} local_max_9_fmaxf_fu_927 {DEPTH 4 CHILDREN {}} local_max_10_fmaxf_fu_933 {DEPTH 4 CHILDREN {}} local_max_11_fmaxf_fu_940 {DEPTH 4 CHILDREN {}} local_max_12_fmaxf_fu_946 {DEPTH 4 CHILDREN {}} local_max_13_fmaxf_fu_953 {DEPTH 4 CHILDREN {}} local_max_14_fmaxf_fu_959 {DEPTH 4 CHILDREN {}} local_max_15_fmaxf_fu_966 {DEPTH 4 CHILDREN {}} local_max_16_fmaxf_fu_972 {DEPTH 4 CHILDREN {}} local_max_17_fmaxf_fu_979 {DEPTH 4 CHILDREN {}} local_max_18_fmaxf_fu_985 {DEPTH 4 CHILDREN {}} local_max_19_fmaxf_fu_992 {DEPTH 4 CHILDREN {}} local_max_20_fmaxf_fu_998 {DEPTH 4 CHILDREN {}} local_max_21_fmaxf_fu_1005 {DEPTH 4 CHILDREN {}} local_max_22_fmaxf_fu_1011 {DEPTH 4 CHILDREN {}} local_max_23_fmaxf_fu_1018 {DEPTH 4 CHILDREN {}} local_max_24_fmaxf_fu_1024 {DEPTH 4 CHILDREN {}} local_max_25_fmaxf_fu_1031 {DEPTH 4 CHILDREN {}} local_max_26_fmaxf_fu_1037 {DEPTH 4 CHILDREN {}} local_max_27_fmaxf_fu_1044 {DEPTH 4 CHILDREN {}} local_max_28_fmaxf_fu_1050 {DEPTH 4 CHILDREN {}} local_max_29_fmaxf_fu_1057 {DEPTH 4 CHILDREN {}} local_max_30_fmaxf_fu_1063 {DEPTH 4 CHILDREN {}} local_max_32_fmaxf_fu_1070 {DEPTH 4 CHILDREN {}} grp_fmaxf_fu_1465 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1471 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1480 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax3_Pipeline_reduce_partial_fu_1808 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1845 {DEPTH 3 CHILDREN {tmp_1_round_float32_to_bf16_ieee_fu_4354 tmp_3_round_float32_to_bf16_ieee_fu_4360 tmp_5_round_float32_to_bf16_ieee_fu_4366 tmp_7_round_float32_to_bf16_ieee_fu_4372 tmp_9_round_float32_to_bf16_ieee_fu_4378 tmp_11_round_float32_to_bf16_ieee_fu_4384 tmp_13_round_float32_to_bf16_ieee_fu_4390 tmp_15_round_float32_to_bf16_ieee_fu_4396 tmp_17_round_float32_to_bf16_ieee_fu_4402 tmp_19_round_float32_to_bf16_ieee_fu_4408 tmp_21_round_float32_to_bf16_ieee_fu_4414 tmp_23_round_float32_to_bf16_ieee_fu_4420 tmp_25_round_float32_to_bf16_ieee_fu_4426 tmp_27_round_float32_to_bf16_ieee_fu_4432 tmp_29_round_float32_to_bf16_ieee_fu_4438 tmp_31_round_float32_to_bf16_ieee_fu_4444 tmp_33_round_float32_to_bf16_ieee_fu_4450 tmp_35_round_float32_to_bf16_ieee_fu_4456 tmp_37_round_float32_to_bf16_ieee_fu_4462 tmp_39_round_float32_to_bf16_ieee_fu_4468 tmp_41_round_float32_to_bf16_ieee_fu_4474 tmp_43_round_float32_to_bf16_ieee_fu_4480 tmp_45_round_float32_to_bf16_ieee_fu_4486 tmp_47_round_float32_to_bf16_ieee_fu_4492 tmp_49_round_float32_to_bf16_ieee_fu_4498 tmp_51_round_float32_to_bf16_ieee_fu_4504 tmp_53_round_float32_to_bf16_ieee_fu_4510 tmp_55_round_float32_to_bf16_ieee_fu_4516 tmp_57_round_float32_to_bf16_ieee_fu_4522 tmp_59_round_float32_to_bf16_ieee_fu_4528 tmp_61_round_float32_to_bf16_ieee_fu_4534 tmp_63_round_float32_to_bf16_ieee_fu_4540}} tmp_1_round_float32_to_bf16_ieee_fu_4354 {DEPTH 4 CHILDREN {}} tmp_3_round_float32_to_bf16_ieee_fu_4360 {DEPTH 4 CHILDREN {}} tmp_5_round_float32_to_bf16_ieee_fu_4366 {DEPTH 4 CHILDREN {}} tmp_7_round_float32_to_bf16_ieee_fu_4372 {DEPTH 4 CHILDREN {}} tmp_9_round_float32_to_bf16_ieee_fu_4378 {DEPTH 4 CHILDREN {}} tmp_11_round_float32_to_bf16_ieee_fu_4384 {DEPTH 4 CHILDREN {}} tmp_13_round_float32_to_bf16_ieee_fu_4390 {DEPTH 4 CHILDREN {}} tmp_15_round_float32_to_bf16_ieee_fu_4396 {DEPTH 4 CHILDREN {}} tmp_17_round_float32_to_bf16_ieee_fu_4402 {DEPTH 4 CHILDREN {}} tmp_19_round_float32_to_bf16_ieee_fu_4408 {DEPTH 4 CHILDREN {}} tmp_21_round_float32_to_bf16_ieee_fu_4414 {DEPTH 4 CHILDREN {}} tmp_23_round_float32_to_bf16_ieee_fu_4420 {DEPTH 4 CHILDREN {}} tmp_25_round_float32_to_bf16_ieee_fu_4426 {DEPTH 4 CHILDREN {}} tmp_27_round_float32_to_bf16_ieee_fu_4432 {DEPTH 4 CHILDREN {}} tmp_29_round_float32_to_bf16_ieee_fu_4438 {DEPTH 4 CHILDREN {}} tmp_31_round_float32_to_bf16_ieee_fu_4444 {DEPTH 4 CHILDREN {}} tmp_33_round_float32_to_bf16_ieee_fu_4450 {DEPTH 4 CHILDREN {}} tmp_35_round_float32_to_bf16_ieee_fu_4456 {DEPTH 4 CHILDREN {}} tmp_37_round_float32_to_bf16_ieee_fu_4462 {DEPTH 4 CHILDREN {}} tmp_39_round_float32_to_bf16_ieee_fu_4468 {DEPTH 4 CHILDREN {}} tmp_41_round_float32_to_bf16_ieee_fu_4474 {DEPTH 4 CHILDREN {}} tmp_43_round_float32_to_bf16_ieee_fu_4480 {DEPTH 4 CHILDREN {}} tmp_45_round_float32_to_bf16_ieee_fu_4486 {DEPTH 4 CHILDREN {}} tmp_47_round_float32_to_bf16_ieee_fu_4492 {DEPTH 4 CHILDREN {}} tmp_49_round_float32_to_bf16_ieee_fu_4498 {DEPTH 4 CHILDREN {}} tmp_51_round_float32_to_bf16_ieee_fu_4504 {DEPTH 4 CHILDREN {}} tmp_53_round_float32_to_bf16_ieee_fu_4510 {DEPTH 4 CHILDREN {}} tmp_55_round_float32_to_bf16_ieee_fu_4516 {DEPTH 4 CHILDREN {}} tmp_57_round_float32_to_bf16_ieee_fu_4522 {DEPTH 4 CHILDREN {}} tmp_59_round_float32_to_bf16_ieee_fu_4528 {DEPTH 4 CHILDREN {}} tmp_61_round_float32_to_bf16_ieee_fu_4534 {DEPTH 4 CHILDREN {}} tmp_63_round_float32_to_bf16_ieee_fu_4540 {DEPTH 4 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_0_load0_fu_360 {DEPTH 2 CHILDREN {}}} MODULEDATA {activation_accelerator_Pipeline_stage_2_store {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1519_fu_346_p2 SOURCE activation_accelerator.cpp:1519 VARIABLE add_ln1519 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_find_max_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1116_fu_1224_p2 SOURCE activation_accelerator.cpp:1116 VARIABLE add_ln1116 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1116_1_fu_1260_p2 SOURCE activation_accelerator.cpp:1116 VARIABLE add_ln1116_1 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1107_fu_1296_p2 SOURCE activation_accelerator.cpp:1107 VARIABLE add_ln1107 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_exp_and_bucket {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1171_fu_7043_p2 SOURCE activation_accelerator.cpp:1171 VARIABLE add_ln1171 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U147 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1171_1_fu_7089_p2 SOURCE activation_accelerator.cpp:1171 VARIABLE add_ln1171_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_2 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U149 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_2 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_3 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U150 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_3 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_4 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U151 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_4 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_5 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U152 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_5 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_6 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U153 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_6 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_7 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U154 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_7 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_8 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U155 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_8 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_9 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U156 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_9 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_s LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U157 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_32 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_10 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U158 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_33 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_11 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U159 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_34 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_12 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U160 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_35 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_13 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U161 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_36 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_14 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U162 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_37 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_15 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U163 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_38 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_16 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U164 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_39 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_17 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U165 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_40 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U102 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_18 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_41 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U103 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_19 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U167 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_42 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U104 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_20 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_43 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U105 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_21 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U169 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_44 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_22 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U170 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_45 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U107 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_23 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U171 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_46 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U108 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_24 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U172 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_47 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U109 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_25 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U173 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_48 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U110 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_26 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U174 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_49 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U111 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_27 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U175 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_50 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U112 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_28 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U176 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_51 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U113 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_29 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U177 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_52 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U114 SOURCE activation_accelerator.cpp:1171 VARIABLE x_assign_30 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U178 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_53 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_186 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_185 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_187 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U149 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_186 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_188 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U150 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_187 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_189 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U151 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_188 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_190 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U152 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_189 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_191 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U153 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_190 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_192 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U154 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_191 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_193 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U155 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_192 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_194 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U156 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_193 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_195 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U157 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_194 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_196 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U158 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_195 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_197 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U159 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_196 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_198 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U160 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_197 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_199 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U161 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_198 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_200 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U162 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_199 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_201 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U163 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_200 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_202 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U164 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_201 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_203 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U165 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_202 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U102 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_204 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_203 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U103 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_205 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U167 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_204 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U104 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_206 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_205 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U105 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_207 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U169 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_206 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_208 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U170 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_207 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U107 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_209 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U171 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_208 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U108 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_210 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U172 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_209 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U109 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_211 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U173 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_210 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U110 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_212 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U174 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_211 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U111 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_213 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U175 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_212 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U112 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_214 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U176 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_213 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U113 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_215 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U177 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_214 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U114 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_216 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U178 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_215 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_155 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_154 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_156 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U149 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_155 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_157 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U150 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_156 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_158 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U151 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_157 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_159 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U152 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_158 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_160 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U153 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_159 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_161 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U154 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_160 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_162 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U155 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_161 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_163 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U156 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_162 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_164 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U157 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_163 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_165 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U158 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_164 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_166 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U159 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_165 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_167 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U160 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_166 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_168 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U161 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_167 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_169 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U162 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_168 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_170 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U163 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_169 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_171 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U164 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_170 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_172 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U165 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_171 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U102 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_173 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_172 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U103 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_174 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U167 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_173 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U104 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_175 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_174 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U105 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_176 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U169 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_175 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_177 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U170 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_176 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U107 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_178 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U171 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_177 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U108 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_179 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U172 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_178 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U109 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_180 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U173 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_179 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U110 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_181 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U174 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_180 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U111 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_182 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U175 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_181 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U112 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_183 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U176 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_182 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U113 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_184 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U177 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_183 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U114 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_185 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U178 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_184 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_124 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_123 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_125 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U149 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_124 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_126 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U150 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_125 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_127 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U151 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_126 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_128 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U152 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_127 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_129 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U153 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_128 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_130 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U154 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_129 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_131 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U155 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_130 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_132 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U156 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_131 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_133 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U157 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_132 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_134 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U158 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_133 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_135 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U159 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_134 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_136 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U160 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_135 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_137 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U161 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_136 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_138 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U162 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_137 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_139 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U163 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_138 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_140 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U164 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_139 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_141 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U165 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_140 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U102 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_142 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_141 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U103 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_143 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U167 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_142 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U104 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_144 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_143 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U105 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_145 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U169 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_144 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_146 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U170 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_145 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U107 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_147 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U171 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_146 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U108 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_148 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U172 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_147 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U109 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_149 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U173 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_148 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U110 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_150 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U174 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_149 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U111 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_151 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U175 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_150 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U112 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_152 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U176 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_151 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U113 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_153 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U177 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_152 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U114 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_154 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U178 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_153 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_93 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_92 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_94 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U149 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_93 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_95 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U150 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_94 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_96 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U151 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_95 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_97 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U152 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_96 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_98 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U153 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_97 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_99 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U154 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_98 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_100 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U155 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_99 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_101 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U156 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_100 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_102 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U157 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_101 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_103 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U158 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_102 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_104 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U159 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_103 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_105 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U160 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_104 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_106 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U161 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_105 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_107 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U162 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_106 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_108 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U163 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_107 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_109 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U164 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_108 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_110 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U165 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_109 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U102 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_111 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_110 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U103 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_112 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U167 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_111 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U104 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_113 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_112 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U105 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_114 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U169 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_113 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_115 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U170 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_114 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U107 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_116 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U171 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_115 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U108 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_117 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U172 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_116 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U109 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_118 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U173 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_117 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U110 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_119 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U174 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_118 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U111 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_120 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U175 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_119 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U112 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_121 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U176 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_120 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U113 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_122 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U177 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_121 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U114 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_123 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U178 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_122 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_62 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_61 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_63 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U149 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_62 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_64 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U150 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_63 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_65 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U151 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_64 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_66 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U152 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_65 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_67 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U153 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_66 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_68 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U154 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_67 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_69 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U155 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_68 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_70 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U156 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_69 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_71 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U157 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_70 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_72 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U158 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_71 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_73 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U159 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_72 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_74 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U160 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_73 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_75 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U161 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_74 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_76 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U162 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_75 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_77 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U163 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_76 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_78 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U164 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_77 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_79 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U165 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_78 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U102 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_80 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_79 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U103 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_81 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U167 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_80 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U104 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_82 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_81 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U105 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_83 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U169 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_82 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_84 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U170 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_83 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U107 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_85 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U171 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_84 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U108 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_86 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U172 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_85 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U109 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_87 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U173 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_86 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U110 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_88 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U174 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_87 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U111 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_89 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U175 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_88 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U112 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_90 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U176 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_89 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U113 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_91 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U177 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_90 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U114 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_92 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U178 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_91 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_31 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_30 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_32 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U149 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_31 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_33 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U150 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_32 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_34 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U151 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_33 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_35 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U152 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_34 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_36 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U153 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_35 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_37 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U154 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_36 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_38 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U155 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_37 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_39 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U156 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_38 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_40 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U157 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_39 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_41 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U158 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_40 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_42 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U159 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_41 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_43 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U160 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_42 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_44 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U161 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_43 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_45 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U162 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_44 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_46 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U163 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_45 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_47 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U164 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_46 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_48 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U165 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_47 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U102 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_49 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_48 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U103 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_50 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U167 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_49 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U104 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_51 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_50 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U105 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_52 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U169 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_51 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_53 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U170 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_52 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U107 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_54 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U171 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_53 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U108 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_55 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U172 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_54 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U109 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_56 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U173 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_55 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U110 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_57 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U174 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_56 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U111 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_58 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U175 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_57 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U112 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_59 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U176 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_58 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U113 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_60 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U177 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_59 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U114 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_61 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U178 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_60 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_s LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U149 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_2 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U150 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_2 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_3 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U151 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_3 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_4 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U152 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_4 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_5 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U153 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_5 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_6 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U154 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_6 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_7 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U155 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_7 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_8 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U156 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_8 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_9 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U157 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_9 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_10 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U158 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_s LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_11 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U159 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_10 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_12 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U160 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_11 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_13 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U161 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_12 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_14 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U162 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_13 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_15 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U163 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_14 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_16 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U164 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_15 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_17 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U165 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_16 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U102 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_18 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_17 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U103 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_19 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U167 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_18 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U104 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_20 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_19 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U105 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_21 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U169 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_20 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_22 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U170 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_21 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U107 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_23 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U171 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_22 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U108 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_24 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U172 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_23 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U109 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_25 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U173 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_24 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U110 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_26 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U174 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_25 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U111 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_27 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U175 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_26 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U112 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_28 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U176 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_27 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U113 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_29 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U177 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_28 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U114 SOURCE activation_accelerator.cpp:1171 VARIABLE sub_i24_30 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U178 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_29 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U115 SOURCE activation_accelerator.cpp:1181 VARIABLE partial LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U116 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U117 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_2 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U118 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_3 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U119 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_4 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U120 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_5 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U121 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_6 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U122 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_7 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U123 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_8 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U124 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_9 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U125 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_64 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U126 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_65 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U127 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_66 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U128 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_67 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U129 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_68 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U130 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_69 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U131 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_70 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U132 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_71 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U133 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_72 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U134 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_73 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U135 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_74 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U136 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_75 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U137 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_76 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U138 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_77 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U139 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_78 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U140 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_79 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U141 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_80 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U142 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_81 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U143 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_82 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U144 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_83 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U145 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_84 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U146 SOURCE activation_accelerator.cpp:1181 VARIABLE partial_85 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1161_fu_7115_p2 SOURCE activation_accelerator.cpp:1161 VARIABLE add_ln1161 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 350 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_reduce_partial {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1188_fu_328_p2 SOURCE activation_accelerator.cpp:1188 VARIABLE add_ln1188 LOOP reduce_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} round_float32_to_bf16_ieee {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rounded_fu_202_p2 SOURCE activation_accelerator.cpp:59 VARIABLE rounded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_226_p2 SOURCE activation_accelerator.cpp:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_normalize_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U526 SOURCE activation_accelerator.cpp:1212 VARIABLE y LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1213_fu_5654_p2 SOURCE activation_accelerator.cpp:1213 VARIABLE add_ln1213 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U527 SOURCE activation_accelerator.cpp:1212 VARIABLE y_1 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U528 SOURCE activation_accelerator.cpp:1212 VARIABLE y_2 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U529 SOURCE activation_accelerator.cpp:1212 VARIABLE y_3 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U530 SOURCE activation_accelerator.cpp:1212 VARIABLE y_4 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U531 SOURCE activation_accelerator.cpp:1212 VARIABLE y_5 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U532 SOURCE activation_accelerator.cpp:1212 VARIABLE y_6 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U533 SOURCE activation_accelerator.cpp:1212 VARIABLE y_7 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U534 SOURCE activation_accelerator.cpp:1212 VARIABLE y_8 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U535 SOURCE activation_accelerator.cpp:1212 VARIABLE y_9 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U536 SOURCE activation_accelerator.cpp:1212 VARIABLE y_10 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U537 SOURCE activation_accelerator.cpp:1212 VARIABLE y_11 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U538 SOURCE activation_accelerator.cpp:1212 VARIABLE y_12 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U539 SOURCE activation_accelerator.cpp:1212 VARIABLE y_13 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U540 SOURCE activation_accelerator.cpp:1212 VARIABLE y_14 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U541 SOURCE activation_accelerator.cpp:1212 VARIABLE y_15 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U542 SOURCE activation_accelerator.cpp:1212 VARIABLE y_16 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1213_1_fu_5688_p2 SOURCE activation_accelerator.cpp:1213 VARIABLE add_ln1213_1 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U543 SOURCE activation_accelerator.cpp:1212 VARIABLE y_17 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U544 SOURCE activation_accelerator.cpp:1212 VARIABLE y_18 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U545 SOURCE activation_accelerator.cpp:1212 VARIABLE y_19 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U546 SOURCE activation_accelerator.cpp:1212 VARIABLE y_20 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U547 SOURCE activation_accelerator.cpp:1212 VARIABLE y_21 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U548 SOURCE activation_accelerator.cpp:1212 VARIABLE y_22 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U549 SOURCE activation_accelerator.cpp:1212 VARIABLE y_23 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U550 SOURCE activation_accelerator.cpp:1212 VARIABLE y_24 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U551 SOURCE activation_accelerator.cpp:1212 VARIABLE y_25 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U552 SOURCE activation_accelerator.cpp:1212 VARIABLE y_26 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U553 SOURCE activation_accelerator.cpp:1212 VARIABLE y_27 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U554 SOURCE activation_accelerator.cpp:1212 VARIABLE y_28 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U555 SOURCE activation_accelerator.cpp:1212 VARIABLE y_29 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U556 SOURCE activation_accelerator.cpp:1212 VARIABLE y_30 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U557 SOURCE activation_accelerator.cpp:1212 VARIABLE y_31 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1205_fu_4968_p2 SOURCE activation_accelerator.cpp:1205 VARIABLE add_ln1205 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_1_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_2_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_3_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_4_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_5_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_6_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_7_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_8_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_9_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_10_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_11_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_12_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_13_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_14_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_15_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_16_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_17_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_18_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_19_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_20_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_21_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_22_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_23_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_24_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_25_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_26_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_27_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_28_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_29_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_30_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_31_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_32_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_33_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_34_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_35_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_36_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_37_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_38_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_39_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_40_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_41_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_42_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_43_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_44_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_45_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_46_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_47_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_48_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_49_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_50_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_51_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_52_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_53_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_54_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_55_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_56_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_57_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_58_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_59_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_60_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_61_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_62_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_63_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_64_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_65_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_66_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_67_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_68_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_69_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_70_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_71_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_72_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_73_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_74_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_75_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_76_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_77_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_78_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_79_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_80_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_81_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_82_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_83_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_84_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_85_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_86_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_87_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_88_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_89_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_90_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_91_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_92_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_93_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_94_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_95_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_96_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_97_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_98_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_99_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_100_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_101_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_102_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_103_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_104_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_105_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_106_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_107_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_108_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_109_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_110_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_111_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_112_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_113_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_114_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_115_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_116_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_117_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_118_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_119_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_120_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_121_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_122_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_123_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_124_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_125_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_126_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_127_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_128_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_129_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_130_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_131_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_132_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_133_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_134_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_135_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_136_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_137_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_138_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_139_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_140_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_141_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_142_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_143_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_144_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_145_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_146_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_147_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_148_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_149_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_150_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_151_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_152_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_153_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_154_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_155_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_156_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_157_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_158_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_159_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_160_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_161_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_162_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_163_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_164_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_165_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_166_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_167_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_168_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_169_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_170_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_171_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_172_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_173_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_174_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_175_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_176_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_177_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_178_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_179_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_180_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_181_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_182_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_183_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_184_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_185_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_186_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_187_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_188_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_189_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_190_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_191_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_192_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_193_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_194_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_195_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_196_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_197_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_198_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_199_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_200_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_201_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_202_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_203_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_204_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_205_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_206_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_207_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_208_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_209_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_210_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_211_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_212_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_213_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_214_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_215_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_216_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_217_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_218_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_219_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_220_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_221_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_222_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_223_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_224_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_225_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_226_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_227_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_228_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_229_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_230_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_231_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_232_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_233_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_234_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_235_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_236_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_237_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_238_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_239_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_240_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_241_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_242_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_243_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_244_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_245_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_246_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_247_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_248_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_249_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_250_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_251_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_252_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_253_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_254_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_255_U SOURCE activation_accelerator.cpp:1228 VARIABLE exp_x_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1237_fu_2184_p2 SOURCE activation_accelerator.cpp:1237 VARIABLE add_ln1237 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1235_fu_2392_p2 SOURCE activation_accelerator.cpp:1235 VARIABLE add_ln1235 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1237_1_fu_2210_p2 SOURCE activation_accelerator.cpp:1237 VARIABLE add_ln1237_1 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_2228_p2 SOURCE activation_accelerator.cpp:1242 VARIABLE empty_67 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1116_fu_2258_p2 SOURCE activation_accelerator.cpp:1116 VARIABLE sub_ln1116 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1242_fu_2269_p2 SOURCE activation_accelerator.cpp:1242 VARIABLE add_ln1242 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1242_1_fu_2572_p2 SOURCE activation_accelerator.cpp:1242 VARIABLE add_ln1242_1 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1242_2_fu_2413_p2 SOURCE activation_accelerator.cpp:1242 VARIABLE add_ln1242_2 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 352 BRAM 256 URAM 0}} activation_accelerator_Pipeline_stage_0_load0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1463_fu_108_p2 SOURCE activation_accelerator.cpp:1463 VARIABLE add_ln1463 LOOP stage_0_load0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_U SOURCE activation_accelerator.cpp:1459 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_1_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_2_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_3_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_4_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_5_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_6_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_7_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_8_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_9_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_10_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_11_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_12_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_13_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_14_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_15_U SOURCE activation_accelerator.cpp:1459 VARIABLE x_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf0_U SOURCE {} VARIABLE buf0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 46 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 352 BRAM 494 URAM 0}} fmaxf {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.4 seconds; current allocated memory: 1.264 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
Execute         syn_report -model activation_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 67.16 sec.
Command     csynth_design done; 128.49 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 122.32 seconds. CPU system time: 4.82 seconds. Elapsed time: 128.49 seconds; current allocated memory: 546.824 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.18 sec.
