
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035646                       # Number of seconds simulated
sim_ticks                                 35645755059                       # Number of ticks simulated
final_tick                               565210134996                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114498                       # Simulator instruction rate (inst/s)
host_op_rate                                   147396                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 943463                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953076                       # Number of bytes of host memory used
host_seconds                                 37781.83                       # Real time elapsed on the host
sim_insts                                  4325945165                       # Number of instructions simulated
sim_ops                                    5568903835                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       764800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1344640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1517568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       241536                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3875328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1694720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1694720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5975                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10505                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11856                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1887                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30276                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13240                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13240                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21455570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37722304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     42573597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6776010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108717798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53863                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             190317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47543389                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47543389                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47543389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21455570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37722304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     42573597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6776010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              156261187                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85481428                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31035580                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25465520                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017367                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12771958                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12082214                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157260                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86928                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32004787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170310794                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31035580                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15239474                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36599879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10803357                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6558769                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15656801                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83918218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47318339     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3662662      4.36%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194785      3.81%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3435474      4.09%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3004237      3.58%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1561395      1.86%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1023174      1.22%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716088      3.24%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18002064     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83918218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363068                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.992372                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33677898                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6131933                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34805682                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       554373                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8748323                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077536                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6572                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202036068                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51115                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8748323                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35346664                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2634115                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       766264                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33656336                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2766508                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195173718                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         7318                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1751839                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       743506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           98                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271137863                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909990407                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909990407                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102878599                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33624                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17583                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7270859                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19248858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026439                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239412                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2836010                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183995679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147744162                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286879                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61176845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186915796                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1542                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83918218                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760573                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912044                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29757371     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17937195     21.37%     56.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11789780     14.05%     70.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7609847      9.07%     79.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7601704      9.06%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4416811      5.26%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3391652      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       753781      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       660077      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83918218                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085931     69.89%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205789     13.24%     83.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262046     16.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121541133     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014648      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15705378     10.63%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8466981      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147744162                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728377                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1553807                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010517                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381247224                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245207174                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143595449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149297969                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       258613                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7036729                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284766                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8748323                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1913740                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156910                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184029265                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       298914                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19248858                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026439                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17564                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        112365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1228406                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1136107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364513                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145158338                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14766382                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585820                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22981708                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579347                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8215326                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.698127                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143741006                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143595449                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93667157                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261788875                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.679844                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357797                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61610902                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041346                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75169895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628603                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173471                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29851596     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20464239     27.22%     66.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8393126     11.17%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294980      5.71%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3669380      4.88%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1797207      2.39%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1983174      2.64%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005654      1.34%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3710539      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75169895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3710539                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255492178                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376822208                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1563210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854814                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854814                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169845                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169845                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655300072                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196963398                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189428079                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85481428                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30530427                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26696397                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1931602                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15329350                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14690456                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2193710                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        60977                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36003028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169886977                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30530427                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16884166                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34981073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9480129                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4111605                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17749041                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82633283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47652210     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1735120      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3179420      3.85%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2972053      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4901201      5.93%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5096557      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1207779      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          908548      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14980395     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82633283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357159                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987414                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37130539                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3982578                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33852710                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135460                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7531995                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3315930                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5563                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190054847                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7531995                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38681420                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1422726                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       452697                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32419260                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2125184                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185063459                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        736858                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       840989                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    245640913                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842344767                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842344767                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160037623                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        85603191                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21832                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10654                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5726194                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28511447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6187776                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       100774                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1799783                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175160464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147909542                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197501                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52444520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    143968042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82633283                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.789951                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28587623     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15479204     18.73%     53.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13297244     16.09%     69.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8258014      9.99%     79.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8666366     10.49%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5091911      6.16%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2245321      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       595937      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       411663      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82633283                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         582198     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186675     21.25%     87.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109663     12.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115974791     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1164152      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10641      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25488677     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5271281      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147909542                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730312                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             878536                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005940                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379528401                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227626718                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143096763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148788078                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       359460                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8114553                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          903                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          441                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1513881                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7531995                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         838562                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56929                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175181762                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205670                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28511447                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6187776                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10654                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          220                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          441                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1030665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2166373                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145153393                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24502380                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2756146                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29641944                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21943870                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5139564                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698069                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143256848                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143096763                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87927615                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214470925                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.674010                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409975                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107554521                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122152949                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53029429                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1936708                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75101288                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34477062     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15947459     21.23%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8931969     11.89%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3019652      4.02%     83.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2886307      3.84%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1194515      1.59%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3226969      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       935861      1.25%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4481494      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75101288                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107554521                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122152949                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25070779                       # Number of memory references committed
system.switch_cpus1.commit.loads             20396887                       # Number of loads committed
system.switch_cpus1.commit.membars              10640                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19131498                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106625111                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1649148                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4481494                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245802172                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          357903267                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2848145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107554521                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122152949                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107554521                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794773                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794773                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.258221                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.258221                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671536261                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187499707                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195975348                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21280                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85481428                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30249478                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24583722                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2065822                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12815239                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11809722                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3196115                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87590                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30383380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167757800                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30249478                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15005837                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36907546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11090499                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6848257                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14881875                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       889769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83117734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46210188     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3247990      3.91%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2618094      3.15%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6372637      7.67%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1718474      2.07%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2227275      2.68%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1608081      1.93%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          898874      1.08%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18216121     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83117734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.353872                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.962506                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31784393                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6664458                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35491892                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       239012                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8937970                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5167969                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        40891                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200594885                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        78302                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8937970                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34109689                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1378417                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1862108                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33350999                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3478543                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193497370                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28219                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1444926                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1080976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          824                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270930809                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    903341548                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    903341548                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166055921                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104874781                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39886                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22578                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9534675                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18047382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9181919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       144545                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3103871                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         182995100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145351766                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285666                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63234331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193223123                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6259                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83117734                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748746                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884782                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29229445     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17750263     21.36%     56.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11693701     14.07%     70.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8614624     10.36%     80.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7392053      8.89%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3839326      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3281730      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       617729      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       698863      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83117734                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         851358     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172325     14.42%     85.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171356     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121107061     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2067783      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16085      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14438945      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7721892      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145351766                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700390                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1195048                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008222                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    375301975                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    246268507                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141649965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146546814                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       543762                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7118750                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2797                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          647                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2347129                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8937970                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         599190                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        79700                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183033533                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       400044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18047382                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9181919                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22345                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          647                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1238730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2397656                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143041841                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13540323                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2309920                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21062249                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20176949                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7521926                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.673367                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141744209                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141649965                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92309255                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        260646275                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.657085                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354155                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97281707                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119471222                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63563172                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2070999                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74179763                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.610564                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.134762                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29188804     39.35%     39.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20399621     27.50%     66.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8306052     11.20%     78.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4656034      6.28%     84.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3816170      5.14%     89.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1553021      2.09%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1847698      2.49%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       923482      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3488881      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74179763                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97281707                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119471222                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17763411                       # Number of memory references committed
system.switch_cpus2.commit.loads             10928624                       # Number of loads committed
system.switch_cpus2.commit.membars              16086                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17165756                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107647867                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2432243                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3488881                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           253725276                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          375012633                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2363694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97281707                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119471222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97281707                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.878700                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.878700                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.138045                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.138045                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643495585                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195799554                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185066071                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32172                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85481428                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31637669                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25793083                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2113861                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13369600                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12367298                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3410576                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93660                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31645238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173752064                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31637669                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15777874                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38603778                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11232024                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5143929                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15624029                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1027353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84485095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.549004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45881317     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2552877      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4776836      5.65%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4754463      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2952706      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2347275      2.78%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1470697      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1379839      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18369085     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84485095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370112                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.032629                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32999131                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5084892                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37081225                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       227948                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9091892                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5351385                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     208483820                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9091892                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35398737                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         994197                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       808355                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34863591                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3328317                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201013184                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1383628                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1019584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    282240623                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    937759969                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    937759969                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174536406                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       107704204                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35730                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17186                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          9269901                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18608539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9488970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119194                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3547155                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189517531                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34372                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150917220                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       292990                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     64117368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    196217572                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     84485095                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.786318                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895652                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28740357     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18355920     21.73%     55.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12320627     14.58%     70.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7967831      9.43%     79.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8370224      9.91%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4062319      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3194680      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       729114      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       744023      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84485095                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         939805     72.51%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        180267     13.91%     86.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       176076     13.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126256343     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2027643      1.34%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17185      0.01%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14595777      9.67%     94.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8020272      5.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150917220                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.765497                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1296148                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    387908672                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    253669612                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147475551                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152213368                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       471545                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7230417                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1869                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          341                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2281009                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9091892                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         507352                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90240                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189551906                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       378668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18608539                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9488970                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17186                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         70946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          341                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1320548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1176470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2497018                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148927528                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13930120                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1989691                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21765565                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21119466                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7835445                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.742221                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             147522099                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            147475551                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94003532                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        269772821                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.725235                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348454                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101649694                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125160579                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     64391777                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2139402                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75393203                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.660104                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149680                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28413912     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21207306     28.13%     65.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8804403     11.68%     77.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4390700      5.82%     83.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4392362      5.83%     89.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1777413      2.36%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1793434      2.38%     93.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       954134      1.27%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3659539      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75393203                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101649694                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125160579                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18586083                       # Number of memory references committed
system.switch_cpus3.commit.loads             11378122                       # Number of loads committed
system.switch_cpus3.commit.membars              17186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18065593                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112760059                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2581423                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3659539                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261286020                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          388202519                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 996333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101649694                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125160579                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101649694                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.840941                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.840941                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.189144                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.189144                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       668992914                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204877935                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191487232                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34372                       # number of misc regfile writes
system.l20.replacements                          5986                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1073095                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38754                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.689916                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11951.073233                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.996732                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3058.137890                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             3.905953                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17743.886192                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364718                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000336                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093327                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000119                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.541500                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89399                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89399                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36907                       # number of Writeback hits
system.l20.Writeback_hits::total                36907                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89399                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89399                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89399                       # number of overall hits
system.l20.overall_hits::total                  89399                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5975                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5986                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5975                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5986                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5975                       # number of overall misses
system.l20.overall_misses::total                 5986                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1024561224                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1025795987                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1024561224                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1025795987                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1024561224                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1025795987                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95374                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95385                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36907                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36907                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95374                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95385                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95374                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95385                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062648                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062756                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062648                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062756                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062648                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062756                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 171474.681841                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 171365.851487                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 171474.681841                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 171365.851487                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 171474.681841                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 171365.851487                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4313                       # number of writebacks
system.l20.writebacks::total                     4313                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5975                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5986                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5975                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5986                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5975                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5986                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    956453539                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    957563672                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    956453539                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    957563672                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    956453539                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    957563672                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062648                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062756                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062648                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062756                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062648                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062756                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 160075.906109                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159967.202138                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 160075.906109                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159967.202138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 160075.906109                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159967.202138                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10520                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          272024                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43288                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.284051                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6148.674596                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.993492                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5334.494770                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.223866                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21266.613276                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.187643                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.162796                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000098                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.649006                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42607                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42607                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15646                       # number of Writeback hits
system.l21.Writeback_hits::total                15646                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42607                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42607                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42607                       # number of overall hits
system.l21.overall_hits::total                  42607                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10505                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10520                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10505                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10520                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10505                       # number of overall misses
system.l21.overall_misses::total                10520                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2504234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1587940969                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1590445203                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2504234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1587940969                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1590445203                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2504234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1587940969                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1590445203                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53112                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53127                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15646                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15646                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53112                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53127                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53112                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53127                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197790                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.198016                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197790                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.198016                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197790                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.198016                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 151160.492051                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 151183.004087                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 151160.492051                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 151183.004087                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 151160.492051                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 151183.004087                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3271                       # number of writebacks
system.l21.writebacks::total                     3271                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10505                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10520                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10505                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10520                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10505                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10520                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1465333233                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1467662267                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1465333233                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1467662267                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1465333233                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1467662267                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197790                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.198016                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197790                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.198016                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197790                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.198016                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 139489.122608                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 139511.622338                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 139489.122608                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 139511.622338                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 139489.122608                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 139511.622338                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         11869                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          912444                       # Total number of references to valid blocks.
system.l22.sampled_refs                         44637                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.441428                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6785.300669                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.015225                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4995.604252                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            73.388424                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         20901.691430                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.207071                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000367                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.152454                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002240                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.637869                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        58945                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  58945                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           23332                       # number of Writeback hits
system.l22.Writeback_hits::total                23332                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        58945                       # number of demand (read+write) hits
system.l22.demand_hits::total                   58945                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        58945                       # number of overall hits
system.l22.overall_hits::total                  58945                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        11856                       # number of ReadReq misses
system.l22.ReadReq_misses::total                11869                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        11856                       # number of demand (read+write) misses
system.l22.demand_misses::total                 11869                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        11856                       # number of overall misses
system.l22.overall_misses::total                11869                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2168526                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1927340707                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1929509233                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2168526                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1927340707                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1929509233                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2168526                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1927340707                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1929509233                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        70801                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              70814                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        23332                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            23332                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        70801                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               70814                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        70801                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              70814                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.167455                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.167608                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.167455                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.167608                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.167455                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.167608                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 166809.692308                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162562.475287                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162567.127222                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 166809.692308                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162562.475287                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162567.127222                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 166809.692308                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162562.475287                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162567.127222                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3864                       # number of writebacks
system.l22.writebacks::total                     3864                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        11856                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           11869                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        11856                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            11869                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        11856                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           11869                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2019888                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1792207503                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1794227391                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2019888                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1792207503                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1794227391                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2019888                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1792207503                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1794227391                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.167455                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.167608                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.167455                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.167608                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.167455                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.167608                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       155376                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151164.600455                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151169.213160                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       155376                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151164.600455                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151169.213160                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       155376                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151164.600455                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151169.213160                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1901                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          469825                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34669                       # Sample count of references to valid blocks.
system.l23.avg_refs                         13.551732                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         7078.673667                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.997682                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   965.513799                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           107.106852                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         24602.708000                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.216024                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.029465                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.003269                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.750815                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        37663                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  37663                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11399                       # number of Writeback hits
system.l23.Writeback_hits::total                11399                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        37663                       # number of demand (read+write) hits
system.l23.demand_hits::total                   37663                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        37663                       # number of overall hits
system.l23.overall_hits::total                  37663                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1887                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1901                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1887                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1901                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1887                       # number of overall misses
system.l23.overall_misses::total                 1901                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2286162                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    296232180                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      298518342                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2286162                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    296232180                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       298518342                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2286162                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    296232180                       # number of overall miss cycles
system.l23.overall_miss_latency::total      298518342                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        39550                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              39564                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11399                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11399                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        39550                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               39564                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        39550                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              39564                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.047712                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.048049                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.047712                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.048049                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.047712                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.048049                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 163297.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 156985.786963                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 157032.268280                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 163297.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 156985.786963                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 157032.268280                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 163297.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 156985.786963                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 157032.268280                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1792                       # number of writebacks
system.l23.writebacks::total                     1792                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1887                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1901                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1887                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1901                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1887                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1901                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2126454                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    274716528                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    276842982                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2126454                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    274716528                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    276842982                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2126454                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    274716528                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    276842982                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.047712                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.048049                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.047712                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.048049                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.047712                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.048049                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 151889.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 145583.745628                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 145630.185166                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 151889.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 145583.745628                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 145630.185166                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 151889.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 145583.745628                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 145630.185166                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996728                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015664451                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843311.163339                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996728                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15656790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15656790                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15656790                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15656790                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15656790                       # number of overall hits
system.cpu0.icache.overall_hits::total       15656790                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15656801                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15656801                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15656801                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15656801                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15656801                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15656801                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95374                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191876608                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95630                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2006.447851                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488382                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511618                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11612543                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11612543                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709400                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16821                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16821                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19321943                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19321943                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19321943                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19321943                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       351150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       351150                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          125                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       351275                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        351275                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       351275                       # number of overall misses
system.cpu0.dcache.overall_misses::total       351275                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11085198885                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11085198885                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16057271                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16057271                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11101256156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11101256156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11101256156                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11101256156                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11963693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11963693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19673218                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19673218                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19673218                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19673218                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029351                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029351                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017855                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017855                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017855                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017855                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31568.272490                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31568.272490                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 128458.168000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 128458.168000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31602.750426                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31602.750426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31602.750426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31602.750426                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36907                       # number of writebacks
system.cpu0.dcache.writebacks::total            36907                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       255776                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       255776                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       255901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       255901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       255901                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       255901                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95374                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95374                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95374                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95374                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1890204563                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1890204563                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1890204563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1890204563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1890204563                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1890204563                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007972                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007972                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004848                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004848                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004848                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004848                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19818.866389                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19818.866389                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19818.866389                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19818.866389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19818.866389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19818.866389                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993486                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929215015                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714418.846863                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993486                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868579                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17749025                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17749025                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17749025                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17749025                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17749025                       # number of overall hits
system.cpu1.icache.overall_hits::total       17749025                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688833                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688833                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17749041                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17749041                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17749041                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17749041                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17749041                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17749041                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53112                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231912184                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53368                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4345.528856                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.119973                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.880027                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828594                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171406                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22269096                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22269096                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4652593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4652593                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10651                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10651                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10640                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10640                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26921689                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26921689                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26921689                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26921689                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152969                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152969                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152969                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152969                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152969                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152969                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11515887508                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11515887508                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11515887508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11515887508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11515887508                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11515887508                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22422065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22422065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4652593                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4652593                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27074658                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27074658                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27074658                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27074658                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006822                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006822                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005650                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005650                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005650                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005650                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75282.491930                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75282.491930                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75282.491930                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75282.491930                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75282.491930                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75282.491930                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15646                       # number of writebacks
system.cpu1.dcache.writebacks::total            15646                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        99857                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        99857                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        99857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        99857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        99857                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        99857                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53112                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53112                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53112                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53112                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53112                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53112                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1886539072                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1886539072                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1886539072                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1886539072                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1886539072                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1886539072                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35520.015665                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35520.015665                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35520.015665                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35520.015665                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35520.015665                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35520.015665                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996651                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019962612                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056376.233871                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996651                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14881857                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14881857                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14881857                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14881857                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14881857                       # number of overall hits
system.cpu2.icache.overall_hits::total       14881857                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2822183                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2822183                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2822183                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2822183                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2822183                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2822183                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14881875                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14881875                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14881875                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14881875                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14881875                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14881875                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156787.944444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156787.944444                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156787.944444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156787.944444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156787.944444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156787.944444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2193866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2193866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2193866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2193866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2193866                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2193866                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 168758.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 168758.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 70801                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180858895                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71057                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2545.264999                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.681297                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.318703                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901099                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098901                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10284639                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10284639                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6802616                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6802616                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21994                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21994                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16086                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16086                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17087255                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17087255                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17087255                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17087255                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       153648                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       153648                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       153648                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153648                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       153648                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153648                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7863729644                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7863729644                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7863729644                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7863729644                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7863729644                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7863729644                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10438287                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10438287                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6802616                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6802616                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17240903                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17240903                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17240903                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17240903                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014720                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014720                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008912                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008912                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008912                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008912                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51180.162736                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51180.162736                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 51180.162736                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51180.162736                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 51180.162736                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51180.162736                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23332                       # number of writebacks
system.cpu2.dcache.writebacks::total            23332                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82847                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82847                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82847                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82847                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82847                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82847                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70801                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70801                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70801                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70801                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        70801                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70801                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2391164300                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2391164300                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2391164300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2391164300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2391164300                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2391164300                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004107                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004107                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 33773.030042                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 33773.030042                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 33773.030042                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33773.030042                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 33773.030042                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33773.030042                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.997677                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018583886                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2199965.196544                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997677                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15624012                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15624012                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15624012                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15624012                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15624012                       # number of overall hits
system.cpu3.icache.overall_hits::total       15624012                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2981513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2981513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2981513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2981513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2981513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2981513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15624029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15624029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15624029                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15624029                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15624029                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15624029                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 175383.117647                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 175383.117647                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 175383.117647                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 175383.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 175383.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 175383.117647                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2317832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2317832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2317832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2317832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2317832                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2317832                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165559.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165559.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39550                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169937239                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39806                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4269.136286                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.844648                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.155352                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905643                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094357                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10628950                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10628950                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7174153                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7174153                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17186                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17186                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17186                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17186                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17803103                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17803103                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17803103                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17803103                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       102095                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       102095                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       102095                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        102095                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       102095                       # number of overall misses
system.cpu3.dcache.overall_misses::total       102095                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3622060105                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3622060105                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3622060105                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3622060105                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3622060105                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3622060105                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10731045                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10731045                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7174153                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7174153                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17905198                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17905198                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17905198                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17905198                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009514                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005702                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005702                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35477.350556                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35477.350556                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35477.350556                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35477.350556                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35477.350556                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35477.350556                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11399                       # number of writebacks
system.cpu3.dcache.writebacks::total            11399                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        62545                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        62545                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        62545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        62545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        62545                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        62545                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39550                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39550                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39550                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39550                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39550                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39550                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    553088687                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    553088687                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    553088687                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    553088687                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    553088687                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    553088687                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002209                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002209                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13984.543287                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13984.543287                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13984.543287                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13984.543287                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13984.543287                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13984.543287                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
