// Seed: 2454508070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  final begin : LABEL_0$display
    ;
  end
  assign module_2.id_6 = 0;
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    output supply1 module_2,
    input tri0 id_5,
    input tri0 id_6
);
  wire id_8;
  nand primCall (id_0, id_1, id_5, id_2, id_3, id_8, id_6);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
