gcc -D_GNUCC -E -DCIL=1 /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.c -o /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.i
/usr/local/bin/cilly.native --out /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.cil.c --noPrintLn --useLogicalOperators /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.i
gcc -D_GNUCC -E /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.cil.c -o /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.cil.i
gcc -D_GNUCC -c -o /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.o /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.cil.i
gcc -D_GNUCC -o a.out /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.o
**Begin v10**
$ cp /home/mingyue/experiments/ceti/TCAS/randomTC/v10/6/bug10.cil.i /tmp/CETI_4c35ce/bug10.cil.i
*** Get good/bad tcs ***
cmd 'gcc /tmp/CETI_4c35ce/bug10.cil.i -o /tmp/CETI_4c35ce/bug10.cil.i.exe >& /dev/null'
$ gcc /tmp/CETI_4c35ce/bug10.cil.i -o /tmp/CETI_4c35ce/bug10.cil.i.exe >& /dev/null
write_file_str: '/tmp/CETI_4c35ce/bug10.cil.i.sh'
$ sh /tmp/CETI_4c35ce/bug10.cil.i.sh /tmp/CETI_4c35ce/bug10.cil.i.exe /tmp/CETI_4c35ce/bug10.cil.i.routputs &> /dev/null
[35mAlert: 1/45 tests failed. Bug found. Processing ..
[mwrite_src: '/tmp/CETI_4c35ce/bug10.cil.i.preproc.c'
*** Fault Localization ***
write_src: '/tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.cov.c'
cmd 'gcc /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.cov.c -o /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.cov.c.exe >& /dev/null'
$ gcc /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.cov.c -o /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.cov.c.exe >& /dev/null
write_file_str: '/tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.g.sh'
$ sh /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.g.sh /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.cov.c.exe /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.outputs_g_dontcare &> /dev/null
write_file_str: '/tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.b.sh'
$ sh /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.b.sh /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.cov.c.exe /tmp/CETI_4c35ce/fautloc_16a91e/bug10.cil.i.outputs_bad_dontcare &> /dev/null
0. sid 57 in fun 'alt_sep_test' (score 1)
alt_sep = 2;
1. sid 51 in fun 'alt_sep_test' (score 1)
tmp___4 = 1;
2. sid 1 in fun 'ALIM' (score 1)
__cil_tmp13 = 400;
3. sid 28 in fun 'Non_Crossing_Biased_Descend' (score 0.707107)
tmp___2 = 1;
4. sid 11 in fun 'Non_Crossing_Biased_Climb' (score 0.707107)
tmp___3 = 0;
5. sid 8 in fun 'Inhibit_Biased_Climb' (score 0.707107)
__cil_tmp13 = 100 + Up_Separation;
6. sid 45 in fun 'Own_Below_Threat' (score 0.57735)
__cil_tmp13 = Own_Tracked_Alt <= Other_Tracked_Alt;
7. sid 33 in fun 'Non_Crossing_Biased_Descend' (score 0.57735)
result = tmp___2;
8. sid 32 in fun 'Non_Crossing_Biased_Descend' (score 0.57735)
__cil_tmp24 = tmp___0 && Cur_Vertical_Sep >= 300;
9. sid 30 in fun 'Non_Crossing_Biased_Descend' (score 0.57735)
__cil_tmp23 = Down_Separation >= tmp___1;
10. sid 18 in fun 'Non_Crossing_Biased_Climb' (score 0.57735)
result = tmp___3;
11. sid 17 in fun 'Non_Crossing_Biased_Climb' (score 0.57735)
__cil_tmp25 = tmp___0;
12. sid 15 in fun 'Non_Crossing_Biased_Climb' (score 0.57735)
__cil_tmp24 = tmp___1;
13. sid 13 in fun 'Non_Crossing_Biased_Climb' (score 0.57735)
__cil_tmp23 = Down_Separation >= tmp___2;
14. sid 7 in fun 'ALIM' (score 0.57735)
__cil_tmp19 = Alt_Layer_Value == 0;
15. sid 59 in fun 'alt_sep_test' (score 0.447214)
__cil_tmp27 = need_downward_RA;
16. sid 53 in fun 'alt_sep_test' (score 0.447214)
__cil_tmp26 = tmp___3;
17. sid 50 in fun 'alt_sep_test' (score 0.447214)
tmp___1 = 0;
18. sid 46 in fun 'Own_Above_Threat' (score 0.447214)
__cil_tmp13 = Other_Tracked_Alt <= Own_Tracked_Alt;
19. sid 65 in fun 'alt_sep_test' (score 0.408248)
__cil_tmp31 = need_upward_RA && need_downward_RA;
20. sid 64 in fun 'alt_sep_test' (score 0.408248)
need_downward_RA = tmp___4;
21. sid 63 in fun 'alt_sep_test' (score 0.408248)
__cil_tmp30 = tmp___2;
22. sid 62 in fun 'alt_sep_test' (score 0.408248)
need_upward_RA = tmp___1;
23. sid 61 in fun 'alt_sep_test' (score 0.408248)
__cil_tmp29 = tmp;
24. sid 60 in fun 'alt_sep_test' (score 0.408248)
__cil_tmp28 = need_upward_RA;
25. sid 44 in fun 'Non_Crossing_Biased_Descend' (score 0.408248)
__cil_tmp29 = result;
26. sid 43 in fun 'Non_Crossing_Biased_Descend' (score 0.408248)
__cil_tmp28 = upward_preferred;
27. sid 42 in fun 'Non_Crossing_Biased_Descend' (score 0.408248)
upward_preferred = tmp > Down_Separation;
28. sid 27 in fun 'Non_Crossing_Biased_Climb' (score 0.408248)
__cil_tmp29 = result;
29. sid 26 in fun 'Non_Crossing_Biased_Climb' (score 0.408248)
__cil_tmp28 = upward_preferred;
30. sid 25 in fun 'Non_Crossing_Biased_Climb' (score 0.408248)
upward_preferred = tmp > Down_Separation;
31. sid 10 in fun 'Inhibit_Biased_Climb' (score 0.408248)
__cil_tmp14 = Climb_Inhibit;
32. sid 72 in fun 'mainQ' (score 0.149071)
__cil_tmp14 = tmp;
33. sid 71 in fun 'alt_sep_test' (score 0.149071)
__cil_tmp33 = alt_sep;
34. sid 70 in fun 'alt_sep_test' (score 0.149071)
__cil_tmp32 = enabled && ((tcas_equipped && intent_not_known) || ! tcas_equipped);
35. sid 69 in fun 'alt_sep_test' (score 0.149071)
alt_sep = 0;
36. sid 68 in fun 'alt_sep_test' (score 0.149071)
intent_not_known = Two_of_Three_Reports_Valid && Other_RAC == 0;
37. sid 67 in fun 'alt_sep_test' (score 0.149071)
tcas_equipped = Other_Capability == 1;
38. sid 66 in fun 'alt_sep_test' (score 0.149071)
enabled = (High_Confidence && Own_Tracked_Alt_Rate <= 600) && Cur_Vertical_Sep > 600;
[35mAlert: FL: found 39 stmts with sscores >= 0.01
[mwrite_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s57.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s51.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s1.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s28.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s11.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s8.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s45.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s33.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s32.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s30.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s18.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s17.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s15.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s13.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s7.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s59.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s53.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s50.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s46.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s65.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s64.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s63.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s62.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s61.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s60.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s44.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s43.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s42.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s27.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s26.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s25.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s10.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s72.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s71.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s70.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s69.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s68.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s67.t1.arr'
write_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.s66.t1.arr'
[35mAlert: Spy: Got 66 info from 39 ssids
[mwrite_file_bin: '/tmp/CETI_4c35ce/bug10.cil.i.info'
$ python kl.py /tmp/CETI_4c35ce/bug10.cil.i --do_tb "(57, 3, 1, 1); (57, 1, 4, 19); (51, 3, 1, 1); (51, 1, 4, 19); (1, 3, 1, 1); (1, 1, 4, 12); (28, 3, 1, 1); (28, 1, 4, 15); (11, 3, 1, 1); (11, 1, 4, 15); (8, 3, 1, 1); (8, 7, 2, 1); (8, 1, 4, 12); (45, 7, 2, 1); (45, 1, 4, 12); (33, 1, 4, 15); (32, 3, 1, 1); (32, 7, 2, 2); (32, 1, 4, 15); (30, 7, 2, 1); (30, 1, 4, 15); (18, 1, 4, 15); (17, 1, 4, 15); (15, 1, 4, 15); (13, 7, 2, 1); (13, 1, 4, 15); (7, 3, 1, 1); (7, 7, 2, 1); (7, 1, 4, 12); (59, 1, 4, 19); (53, 1, 4, 19); (50, 3, 1, 1); (50, 1, 4, 19); (46, 7, 2, 1); (46, 1, 4, 12); (65, 7, 2, 1); (65, 1, 4, 19); (64, 1, 4, 19); (63, 1, 4, 19); (62, 1, 4, 19); (61, 1, 4, 19); (60, 1, 4, 19); (44, 1, 4, 15); (43, 1, 4, 15); (42, 7, 2, 1); (42, 1, 4, 15); (27, 1, 4, 15); (26, 1, 4, 15); (25, 7, 2, 1); (25, 1, 4, 15); (10, 1, 4, 12); (72, 1, 4, 13); (71, 1, 4, 19); (70, 7, 2, 3); (70, 1, 4, 19); (69, 3, 1, 1); (69, 1, 4, 19); (68, 3, 1, 1); (68, 7, 2, 2); (68, 1, 4, 19); (67, 3, 1, 1); (67, 7, 2, 1); (67, 1, 4, 19); (66, 3, 1, 2); (66, 7, 2, 4); (66, 1, 4, 19)" --no_parallel
KR: tasks 5662
worker 0: found fix for /tmp/CETI_4c35ce/bug10.cil.i.s32.t3_z1_c0.tf.c
KR: summary (bugfix: True, stop after a repair found: True, parallel: False), '/tmp/CETI_4c35ce/bug10.cil.i', 1 / 5662
0. /tmp/CETI_4c35ce/bug10.cil.i.s32.t3_z1_c0.tf.c: __cil_tmp24 = tmp___0 && Cur_Vertical_Sep >= 300; ===> __cil_tmp24 = tmp___0 && Cur_Vertical_Sep >= uk_0; ===> uk_0 100000
Note: temp files created in dir '/tmp/CETI_4c35ce'
0.55user 0.12system 0:00.49elapsed 137%CPU (0avgtext+0avgdata 41968maxresident)k
0inputs+1000outputs (0major+48022minor)pagefaults 0swaps

real	0m0.491s
user	0m0.556s
sys	0m0.124s
**Done v10**
