{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 16:02:59 2019 " "Info: Processing started: Fri Apr 26 16:02:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 16_bit_CLA -c 16_bit_CLA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 16_bit_CLA -c 16_bit_CLA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "16_bit_CLA EP1C20F400C7 " "Info: Selected device EP1C20F400C7 for design \"16_bit_CLA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C7 " "Info: Device EP1C4F400C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400I7 " "Info: Device EP1C4F400I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F400I7 " "Info: Device EP1C20F400I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "Warning: No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[16\] " "Info: Pin S\[16\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[16] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[15\] " "Info: Pin S\[15\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[15] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[14\] " "Info: Pin S\[14\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[14] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[13\] " "Info: Pin S\[13\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[13] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[12\] " "Info: Pin S\[12\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[12] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[11\] " "Info: Pin S\[11\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[11] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[10\] " "Info: Pin S\[10\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[10] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[9\] " "Info: Pin S\[9\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[9] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[8\] " "Info: Pin S\[8\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[8] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[7\] " "Info: Pin S\[7\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[7] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[6\] " "Info: Pin S\[6\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[6] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Info: Pin S\[5\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[5] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Info: Pin S\[4\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[4] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[3] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[2] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[1] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[0] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 416 1064 1240 432 "S\[16..0\]" "" } { 224 144 182 236 "S\[0\]" "" } { 240 144 182 252 "S\[1\]" "" } { 256 144 182 268 "S\[2\]" "" } { 272 144 182 284 "S\[3\]" "" } { 224 400 454 236 "S\[4\]" "" } { 240 400 454 252 "S\[5\]" "" } { 256 400 454 268 "S\[6\]" "" } { 272 400 454 284 "S\[7\]" "" } { 224 688 732 236 "S\[8\]" "" } { 240 688 732 252 "S\[9\]" "" } { 256 688 737 268 "S\[10\]" "" } { 272 688 737 284 "S\[11\]" "" } { 224 1008 1067 236 "S\[12\]" "" } { 240 1008 1067 252 "S\[13\]" "" } { 256 1008 1067 268 "S\[14\]" "" } { 272 1008 1067 284 "S\[15\]" "" } { 208 1008 1067 220 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Info: Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[15] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Info: Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[15] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Info: Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[14] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Info: Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[14] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Info: Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[10] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Info: Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[10] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Info: Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[11] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Info: Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[11] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Info: Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[9] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Info: Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[9] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Info: Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[8] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Info: Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[8] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[6] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[6] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[7] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[7] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[5] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[5] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[4] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[4] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[2] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[2] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[3] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[3] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[1] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[1] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[0] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[0] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cin " "Info: Pin Cin not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { Cin } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 88 -216 -48 104 "Cin" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Info: Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[13] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Info: Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[13] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Info: Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[12] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 104 -216 -48 120 "A\[15..0\]" "" } { 248 2 48 264 "A\[1\]" "" } { 280 2 48 296 "A\[2\]" "" } { 216 0 48 232 "A\[0\]" "" } { 312 2 48 328 "A\[3\]" "" } { 224 858 912 236 "A\[12\]" "" } { 256 858 912 268 "A\[13\]" "" } { 288 858 912 300 "A\[14\]" "" } { 320 858 912 332 "A\[15\]" "" } { 224 538 592 236 "A\[8\]" "" } { 256 538 592 268 "A\[9\]" "" } { 288 538 592 300 "A\[10\]" "" } { 320 538 592 332 "A\[11\]" "" } { 224 266 304 236 "A\[4\]" "" } { 256 266 304 268 "A\[5\]" "" } { 288 266 304 300 "A\[6\]" "" } { 320 266 304 332 "A\[7\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Info: Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[12] } } } { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 120 -216 -48 136 "B\[15..0\]" "" } { 248 -32 48 248 "B\[0\]" "" } { 280 -32 48 280 "B\[1\]" "" } { 312 -32 48 312 "B\[2\]" "" } { 344 -32 48 344 "B\[3\]" "" } { 248 248 304 248 "B\[4\]" "" } { 280 248 304 280 "B\[5\]" "" } { 312 248 304 312 "B\[6\]" "" } { 344 248 304 344 "B\[7\]" "" } { 248 512 592 248 "B\[8\]" "" } { 280 512 592 280 "B\[9\]" "" } { 312 512 592 312 "B\[10\]" "" } { 344 512 592 344 "B\[11\]" "" } { 248 840 912 248 "B\[12\]" "" } { 280 840 912 280 "B\[13\]" "" } { 312 840 912 312 "B\[14\]" "" } { 344 840 912 344 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 3.3V 33 17 0 " "Info: Number of I/O pins in group: 50 (unused VREF, 3.3V VCCIO, 33 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 78 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  78 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 70 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 81 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 70 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X58_Y22 X69_Y33 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y22 to location X69_Y33" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.fit.smsg " "Info: Generated suppressed messages file J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 16:03:03 2019 " "Info: Processing ended: Fri Apr 26 16:03:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
