m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.4
vaclk_areg
Z0 !s110 1617771724
!i10b 1
!s100 6T>Uf3TS^SPJkDc@n[=9Y2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I8ELm02_^L1cDIWz@6d`EL3
Z2 dC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl
w1617196924
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_areg.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_areg.v
!i122 0
Z3 L0 1 22
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OV;L;2020.3;71
r1
!s85 0
31
Z6 !s108 1617771724.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_areg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_areg.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vaclk_controller
R0
!i10b 1
!s100 9FbJPWI]zLHzG;^`6l_aQ1
R1
I<:j`75a:M6mhTmz2R3o6;0
R2
w1617771314
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_controller.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_controller.v
!i122 1
L0 1 125
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_controller.v|
!i113 1
R7
R8
vaclk_keyreg
R0
!i10b 1
!s100 JCMIK76JiblIDRaU6cbUU0
R1
IVk?@[b<?lHo@zAEz9VGe53
R2
w1617198210
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_keyreg.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_keyreg.v
!i122 2
L0 1 23
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_keyreg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_keyreg.v|
!i113 1
R7
R8
vaclk_lcd_display
Z9 !s110 1617771725
!i10b 1
!s100 S8a6?GIzl;f=3Hm>o[CKa3
R1
If>BUDa`RgZc8<^z=NoJm62
R2
w1616996040
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_lcd_display.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_lcd_display.v
!i122 3
L0 1 51
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_lcd_display.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_lcd_display.v|
!i113 1
R7
R8
vaclk_lcd_driver
R9
!i10b 1
!s100 @hEKVK0`A4l]zFmM[5im63
R1
IbkS?bSQalCL6_MjzZD<0J3
R2
w1616932545
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_lcd_driver.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_lcd_driver.v
!i122 4
L0 1 42
R4
R5
r1
!s85 0
31
Z10 !s108 1617771725.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_lcd_driver.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/aclk_lcd_driver.v|
!i113 1
R7
R8
vaclk_timegen
!s110 1617772613
!i10b 1
!s100 4Ho4SPYz]jC4GzTKW2ELQ3
R1
IgRW`NY?4XglY40jj4c8aa3
R2
w1617772607
8C:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\aclk_timegen.v
FC:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\aclk_timegen.v
!i122 8
L0 1 28
R4
R5
r1
!s85 0
31
!s108 1617772613.000000
!s107 C:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\aclk_timegen.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\aclk_timegen.v|
!i113 1
R7
R8
valarm_reg
!s110 1617772677
!i10b 1
!s100 J70U@aG:PS7SAOaU4DQCM1
R1
I75d[c[_dNeSj8N]h?bPf>1
R2
w1617772673
8C:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\alarm_reg.v
FC:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\alarm_reg.v
!i122 9
R3
R4
R5
r1
!s85 0
31
!s108 1617772677.000000
!s107 C:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\alarm_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\alarm_reg.v|
!i113 1
R7
R8
vcounter
R9
!i10b 1
!s100 jO6KJ><hJNR@YROZgf@oS1
R1
I=:CjQQdPYNW8Jh7A]=WWD0
R2
w1617197527
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/counter.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/counter.v
!i122 5
L0 1 31
R4
R5
r1
!s85 0
31
R10
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/counter.v|
!i113 1
R7
R8
vlcd_driver
!s110 1617771726
!i10b 1
!s100 m4GCV_N3=1geZ8DPO2KzJ3
R1
IM;QWB<Cfld`SoYbIXVFMc2
R2
w1616931011
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/lcd_driver.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/lcd_driver.v
!i122 6
L0 1 29
R4
R5
r1
!s85 0
31
!s108 1617771726.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/lcd_driver.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Project_templates/rtl/lcd_driver.v|
!i113 1
R7
R8
vlcd_driver_4
!s110 1617771772
!i10b 1
!s100 ;e62@hGMPeM]d?HN?UZKK3
R1
I0ZR>K[KR@GUM;fIKiC3WP0
R2
w1617771767
8C:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\lcd_driver_4.v
FC:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\lcd_driver_4.v
!i122 7
L0 1 62
R4
R5
r1
!s85 0
31
!s108 1617771772.000000
!s107 C:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\lcd_driver_4.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Aadhithan\Documents\Code-sync\Maven_verilog\Project_templates\rtl\lcd_driver_4.v|
!i113 1
R7
R8
