Classic Timing Analyzer report for initDigital
Sat Sep 23 09:11:13 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                    ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To            ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.125 ns    ; stateQ[0]     ; tempEWtime[2] ; --         ; stateQ[1] ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.595 ns    ; tempEWtime[2] ; ewTime[2]     ; stateQ[1]  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.313 ns   ; stateQ[0]     ; tempEWtime[2] ; --         ; stateQ[1] ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;               ;            ;           ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM570T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; stateQ[1]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+-----------+---------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To            ; To Clock  ;
+-------+--------------+------------+-----------+---------------+-----------+
; N/A   ; None         ; 2.125 ns   ; stateQ[0] ; tempEWtime[2] ; stateQ[1] ;
+-------+--------------+------------+-----------+---------------+-----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+---------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To        ; From Clock ;
+-------+--------------+------------+---------------+-----------+------------+
; N/A   ; None         ; 5.595 ns   ; tempEWtime[2] ; ewTime[2] ; stateQ[1]  ;
+-------+--------------+------------+---------------+-----------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+-----------+---------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To            ; To Clock  ;
+---------------+-------------+-----------+-----------+---------------+-----------+
; N/A           ; None        ; -0.313 ns ; stateQ[0] ; tempEWtime[2] ; stateQ[1] ;
+---------------+-------------+-----------+-----------+---------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Sep 23 09:11:13 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off initDigital -c initDigital
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "tempNStime[0]" is a latch
    Warning: Node "tempNStime[1]" is a latch
    Warning: Node "tempNStime[2]" is a latch
    Warning: Node "tempEWtime[0]" is a latch
    Warning: Node "tempEWtime[1]" is a latch
    Warning: Node "tempEWtime[2]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "stateQ[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: tsu for register "tempEWtime[2]" (data pin = "stateQ[0]", clock pin = "stateQ[1]") is 2.125 ns
    Info: + Longest pin to register delay is 2.976 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_15; Fanout = 6; PIN Node = 'stateQ[0]'
        Info: 2: + IC(1.333 ns) + CELL(0.511 ns) = 2.976 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime[2]'
        Info: Total cell delay = 1.643 ns ( 55.21 % )
        Info: Total interconnect delay = 1.333 ns ( 44.79 % )
    Info: + Micro setup delay of destination is 1.812 ns
    Info: - Shortest clock path from clock "stateQ[1]" to destination register is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 8; CLK Node = 'stateQ[1]'
        Info: 2: + IC(1.300 ns) + CELL(0.200 ns) = 2.663 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime[2]'
        Info: Total cell delay = 1.363 ns ( 51.18 % )
        Info: Total interconnect delay = 1.300 ns ( 48.82 % )
Info: tco from clock "stateQ[1]" to destination pin "ewTime[2]" through register "tempEWtime[2]" is 5.595 ns
    Info: + Longest clock path from clock "stateQ[1]" to source register is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 8; CLK Node = 'stateQ[1]'
        Info: 2: + IC(1.300 ns) + CELL(0.200 ns) = 2.663 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime[2]'
        Info: Total cell delay = 1.363 ns ( 51.18 % )
        Info: Total interconnect delay = 1.300 ns ( 48.82 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 2.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime[2]'
        Info: 2: + IC(0.610 ns) + CELL(2.322 ns) = 2.932 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'ewTime[2]'
        Info: Total cell delay = 2.322 ns ( 79.20 % )
        Info: Total interconnect delay = 0.610 ns ( 20.80 % )
Info: th for register "tempEWtime[2]" (data pin = "stateQ[0]", clock pin = "stateQ[1]") is -0.313 ns
    Info: + Longest clock path from clock "stateQ[1]" to destination register is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 8; CLK Node = 'stateQ[1]'
        Info: 2: + IC(1.300 ns) + CELL(0.200 ns) = 2.663 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime[2]'
        Info: Total cell delay = 1.363 ns ( 51.18 % )
        Info: Total interconnect delay = 1.300 ns ( 48.82 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.976 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_15; Fanout = 6; PIN Node = 'stateQ[0]'
        Info: 2: + IC(1.333 ns) + CELL(0.511 ns) = 2.976 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime[2]'
        Info: Total cell delay = 1.643 ns ( 55.21 % )
        Info: Total interconnect delay = 1.333 ns ( 44.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Sat Sep 23 09:11:13 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


