# -------------------------------------------------------------------------------
# GCVideo DVI HDL Version 1.0
# Copyright (C) 2014, Ingo Korb <ingo@akana.de>
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#
# 1. Redistributions of source code must retain the above copyright notice,
#    this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright notice,
#    this list of conditions and the following disclaimer in the documentation
#    and/or other materials provided with the distribution.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
# THE POSSIBILITY OF SUCH DAMAGE.
#
# pindefs-p2xh: Pin definitions for the Pluto IIx-HDMI board
#
# Modified on:     7/4/2015
# Targeted device: FPGA xc3S50a-4vq100
# Author:          Steven Taffs (code port of work by Ingo Korb to xc3S50a target)
# Description:     Changed pins for the shuriken video board.
# -------------------------------------------------------------------------------

# video output
NET "DVI_Clock[0]" LOC = P77 | IOSTANDARD = TMDS_33;
NET "DVI_Clock[1]" LOC = P78 | IOSTANDARD = TMDS_33;
NET "DVI_Blue[0]"  LOC = P83 | IOSTANDARD = TMDS_33;
NET "DVI_Blue[1]"  LOC = P84 | IOSTANDARD = TMDS_33;
NET "DVI_Green[0]" LOC = P88 | IOSTANDARD = TMDS_33;
NET "DVI_Green[1]" LOC = P89 | IOSTANDARD = TMDS_33;
NET "DVI_Red[0]"   LOC = P93 | IOSTANDARD = TMDS_33;
NET "DVI_Red[1]"   LOC = P94 | IOSTANDARD = TMDS_33;

# gamecube digital video port
NET "CableDetect" LOC = P3 | IOSTANDARD = LVCMOS33;
NET "CSel"        LOC = P5 | IOSTANDARD = LVCMOS33 | OFFSET = IN 5 ns VALID 12 ns BEFORE "VClockN" LOW;
NET "VData[0]"    LOC = P6 | IOSTANDARD = LVCMOS33 | OFFSET = IN 5 ns VALID 12 ns BEFORE "VClockN" LOW;
NET "VData[1]"    LOC = P7 | IOSTANDARD = LVCMOS33 | OFFSET = IN 5 ns VALID 12 ns BEFORE "VClockN" LOW;
NET "VData[2]"    LOC = P9 | IOSTANDARD = LVCMOS33 | OFFSET = IN 5 ns VALID 12 ns BEFORE "VClockN" LOW;
NET "VData[3]"    LOC = P10 | IOSTANDARD = LVCMOS33 | OFFSET = IN 5 ns VALID 12 ns BEFORE "VClockN" LOW;
NET "VData[4]"    LOC = P12 | IOSTANDARD = LVCMOS33 | OFFSET = IN 5 ns VALID 12 ns BEFORE "VClockN" LOW;
NET "VData[5]"    LOC = P13 | IOSTANDARD = LVCMOS33 | OFFSET = IN 5 ns VALID 12 ns BEFORE "VClockN" LOW;
NET "VData[6]"    LOC = P15  | IOSTANDARD = LVCMOS33 | OFFSET = IN 5 ns VALID 12 ns BEFORE "VClockN" LOW;
NET "VData[7]"    LOC = P16  | IOSTANDARD = LVCMOS33 | OFFSET = IN 5 ns VALID 12 ns BEFORE "VClockN" LOW;

# gamecube digital audio lines
NET "I2S_LRClock" LOC = P39 | IOSTANDARD = LVCMOS33;
NET "I2S_Data"    LOC = P40 | IOSTANDARD = LVCMOS33;
NET "I2S_BClock"  LOC = P41 | IOSTANDARD = LVCMOS33;
NET "SPDIF_Out"   LOC = P62 | IOSTANDARD = LVCMOS33;

NET "VClockN" LOC = P43 | IOSTANDARD = LVCMOS33;
NET "VClockN" TNM_NET = "CLOCK_54";
TIMESPEC TS_CLOCK_54 = PERIOD "CLOCK_54" 54 MHz HIGH 50 %;

