# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FinalLab.srcs/sources_1/new/Decoder_2_4.vhd" \
"../../../../FinalLab.srcs/sources_1/new/Decoder_3_8.vhd" \
"../../../../FinalLab.srcs/sources_1/new/RegisterBank.vhd" \
"../../../../FinalLab.srcs/sources_1/new/Register_4.vhd" \
"../../../../FinalLab.srcs/sim_1/new/TB_RegisterBank.vhd" \

# Do not sort compile order
nosort
