// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module init_weight (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_cdma_AWVALID,
        m_axi_cdma_AWREADY,
        m_axi_cdma_AWADDR,
        m_axi_cdma_AWID,
        m_axi_cdma_AWLEN,
        m_axi_cdma_AWSIZE,
        m_axi_cdma_AWBURST,
        m_axi_cdma_AWLOCK,
        m_axi_cdma_AWCACHE,
        m_axi_cdma_AWPROT,
        m_axi_cdma_AWQOS,
        m_axi_cdma_AWREGION,
        m_axi_cdma_AWUSER,
        m_axi_cdma_WVALID,
        m_axi_cdma_WREADY,
        m_axi_cdma_WDATA,
        m_axi_cdma_WSTRB,
        m_axi_cdma_WLAST,
        m_axi_cdma_WID,
        m_axi_cdma_WUSER,
        m_axi_cdma_ARVALID,
        m_axi_cdma_ARREADY,
        m_axi_cdma_ARADDR,
        m_axi_cdma_ARID,
        m_axi_cdma_ARLEN,
        m_axi_cdma_ARSIZE,
        m_axi_cdma_ARBURST,
        m_axi_cdma_ARLOCK,
        m_axi_cdma_ARCACHE,
        m_axi_cdma_ARPROT,
        m_axi_cdma_ARQOS,
        m_axi_cdma_ARREGION,
        m_axi_cdma_ARUSER,
        m_axi_cdma_RVALID,
        m_axi_cdma_RREADY,
        m_axi_cdma_RDATA,
        m_axi_cdma_RLAST,
        m_axi_cdma_RID,
        m_axi_cdma_RUSER,
        m_axi_cdma_RRESP,
        m_axi_cdma_BVALID,
        m_axi_cdma_BREADY,
        m_axi_cdma_BRESP,
        m_axi_cdma_BID,
        m_axi_cdma_BUSER,
        m_axi_cdma_buf_V_AWVALID,
        m_axi_cdma_buf_V_AWREADY,
        m_axi_cdma_buf_V_AWADDR,
        m_axi_cdma_buf_V_AWID,
        m_axi_cdma_buf_V_AWLEN,
        m_axi_cdma_buf_V_AWSIZE,
        m_axi_cdma_buf_V_AWBURST,
        m_axi_cdma_buf_V_AWLOCK,
        m_axi_cdma_buf_V_AWCACHE,
        m_axi_cdma_buf_V_AWPROT,
        m_axi_cdma_buf_V_AWQOS,
        m_axi_cdma_buf_V_AWREGION,
        m_axi_cdma_buf_V_AWUSER,
        m_axi_cdma_buf_V_WVALID,
        m_axi_cdma_buf_V_WREADY,
        m_axi_cdma_buf_V_WDATA,
        m_axi_cdma_buf_V_WSTRB,
        m_axi_cdma_buf_V_WLAST,
        m_axi_cdma_buf_V_WID,
        m_axi_cdma_buf_V_WUSER,
        m_axi_cdma_buf_V_ARVALID,
        m_axi_cdma_buf_V_ARREADY,
        m_axi_cdma_buf_V_ARADDR,
        m_axi_cdma_buf_V_ARID,
        m_axi_cdma_buf_V_ARLEN,
        m_axi_cdma_buf_V_ARSIZE,
        m_axi_cdma_buf_V_ARBURST,
        m_axi_cdma_buf_V_ARLOCK,
        m_axi_cdma_buf_V_ARCACHE,
        m_axi_cdma_buf_V_ARPROT,
        m_axi_cdma_buf_V_ARQOS,
        m_axi_cdma_buf_V_ARREGION,
        m_axi_cdma_buf_V_ARUSER,
        m_axi_cdma_buf_V_RVALID,
        m_axi_cdma_buf_V_RREADY,
        m_axi_cdma_buf_V_RDATA,
        m_axi_cdma_buf_V_RLAST,
        m_axi_cdma_buf_V_RID,
        m_axi_cdma_buf_V_RUSER,
        m_axi_cdma_buf_V_RRESP,
        m_axi_cdma_buf_V_BVALID,
        m_axi_cdma_buf_V_BREADY,
        m_axi_cdma_buf_V_BRESP,
        m_axi_cdma_buf_V_BID,
        m_axi_cdma_buf_V_BUSER,
        merge_weights_V_0_address0,
        merge_weights_V_0_ce0,
        merge_weights_V_0_we0,
        merge_weights_V_0_d0,
        merge_weights_V_1_address0,
        merge_weights_V_1_ce0,
        merge_weights_V_1_we0,
        merge_weights_V_1_d0,
        merge_weights_V_2_address0,
        merge_weights_V_2_ce0,
        merge_weights_V_2_we0,
        merge_weights_V_2_d0,
        merge_weights_V_3_address0,
        merge_weights_V_3_ce0,
        merge_weights_V_3_we0,
        merge_weights_V_3_d0,
        merge_weights_V_4_address0,
        merge_weights_V_4_ce0,
        merge_weights_V_4_we0,
        merge_weights_V_4_d0,
        merge_weights_V_5_address0,
        merge_weights_V_5_ce0,
        merge_weights_V_5_we0,
        merge_weights_V_5_d0,
        merge_weights_V_6_address0,
        merge_weights_V_6_ce0,
        merge_weights_V_6_we0,
        merge_weights_V_6_d0,
        merge_weights_V_7_address0,
        merge_weights_V_7_ce0,
        merge_weights_V_7_we0,
        merge_weights_V_7_d0,
        merge_weights_V_8_address0,
        merge_weights_V_8_ce0,
        merge_weights_V_8_we0,
        merge_weights_V_8_d0,
        merge_weights_V_9_address0,
        merge_weights_V_9_ce0,
        merge_weights_V_9_we0,
        merge_weights_V_9_d0,
        merge_weights_V_10_address0,
        merge_weights_V_10_ce0,
        merge_weights_V_10_we0,
        merge_weights_V_10_d0,
        merge_weights_V_11_address0,
        merge_weights_V_11_ce0,
        merge_weights_V_11_we0,
        merge_weights_V_11_d0,
        merge_weights_V_12_address0,
        merge_weights_V_12_ce0,
        merge_weights_V_12_we0,
        merge_weights_V_12_d0,
        merge_weights_V_13_address0,
        merge_weights_V_13_ce0,
        merge_weights_V_13_we0,
        merge_weights_V_13_d0,
        merge_weights_V_14_address0,
        merge_weights_V_14_ce0,
        merge_weights_V_14_we0,
        merge_weights_V_14_d0,
        merge_weights_V_15_address0,
        merge_weights_V_15_ce0,
        merge_weights_V_15_we0,
        merge_weights_V_15_d0,
        merge_weights_V_16_address0,
        merge_weights_V_16_ce0,
        merge_weights_V_16_we0,
        merge_weights_V_16_d0,
        merge_weights_V_17_address0,
        merge_weights_V_17_ce0,
        merge_weights_V_17_we0,
        merge_weights_V_17_d0,
        merge_weights_V_18_address0,
        merge_weights_V_18_ce0,
        merge_weights_V_18_we0,
        merge_weights_V_18_d0,
        merge_weights_V_19_address0,
        merge_weights_V_19_ce0,
        merge_weights_V_19_we0,
        merge_weights_V_19_d0,
        merge_weights_V_20_address0,
        merge_weights_V_20_ce0,
        merge_weights_V_20_we0,
        merge_weights_V_20_d0,
        merge_weights_V_21_address0,
        merge_weights_V_21_ce0,
        merge_weights_V_21_we0,
        merge_weights_V_21_d0,
        merge_weights_V_22_address0,
        merge_weights_V_22_ce0,
        merge_weights_V_22_we0,
        merge_weights_V_22_d0,
        merge_weights_V_23_address0,
        merge_weights_V_23_ce0,
        merge_weights_V_23_we0,
        merge_weights_V_23_d0,
        merge_weights_V_24_address0,
        merge_weights_V_24_ce0,
        merge_weights_V_24_we0,
        merge_weights_V_24_d0,
        merge_weights_V_25_address0,
        merge_weights_V_25_ce0,
        merge_weights_V_25_we0,
        merge_weights_V_25_d0,
        merge_weights_V_26_address0,
        merge_weights_V_26_ce0,
        merge_weights_V_26_we0,
        merge_weights_V_26_d0,
        merge_weights_V_27_address0,
        merge_weights_V_27_ce0,
        merge_weights_V_27_we0,
        merge_weights_V_27_d0,
        merge_weights_V_28_address0,
        merge_weights_V_28_ce0,
        merge_weights_V_28_we0,
        merge_weights_V_28_d0,
        merge_weights_V_29_address0,
        merge_weights_V_29_ce0,
        merge_weights_V_29_we0,
        merge_weights_V_29_d0,
        merge_weights_V_30_address0,
        merge_weights_V_30_ce0,
        merge_weights_V_30_we0,
        merge_weights_V_30_d0,
        merge_weights_V_31_address0,
        merge_weights_V_31_ce0,
        merge_weights_V_31_we0,
        merge_weights_V_31_d0,
        merge_weights_V_32_address0,
        merge_weights_V_32_ce0,
        merge_weights_V_32_we0,
        merge_weights_V_32_d0,
        merge_weights_V_33_address0,
        merge_weights_V_33_ce0,
        merge_weights_V_33_we0,
        merge_weights_V_33_d0,
        merge_weights_V_34_address0,
        merge_weights_V_34_ce0,
        merge_weights_V_34_we0,
        merge_weights_V_34_d0,
        merge_weights_V_35_address0,
        merge_weights_V_35_ce0,
        merge_weights_V_35_we0,
        merge_weights_V_35_d0,
        merge_weights_V_36_address0,
        merge_weights_V_36_ce0,
        merge_weights_V_36_we0,
        merge_weights_V_36_d0,
        merge_weights_V_37_address0,
        merge_weights_V_37_ce0,
        merge_weights_V_37_we0,
        merge_weights_V_37_d0,
        merge_weights_V_38_address0,
        merge_weights_V_38_ce0,
        merge_weights_V_38_we0,
        merge_weights_V_38_d0,
        merge_weights_V_39_address0,
        merge_weights_V_39_ce0,
        merge_weights_V_39_we0,
        merge_weights_V_39_d0,
        merge_weights_V_40_address0,
        merge_weights_V_40_ce0,
        merge_weights_V_40_we0,
        merge_weights_V_40_d0,
        merge_weights_V_41_address0,
        merge_weights_V_41_ce0,
        merge_weights_V_41_we0,
        merge_weights_V_41_d0,
        merge_weights_V_42_address0,
        merge_weights_V_42_ce0,
        merge_weights_V_42_we0,
        merge_weights_V_42_d0,
        merge_weights_V_43_address0,
        merge_weights_V_43_ce0,
        merge_weights_V_43_we0,
        merge_weights_V_43_d0,
        merge_weights_V_44_address0,
        merge_weights_V_44_ce0,
        merge_weights_V_44_we0,
        merge_weights_V_44_d0,
        merge_weights_V_45_address0,
        merge_weights_V_45_ce0,
        merge_weights_V_45_we0,
        merge_weights_V_45_d0,
        merge_weights_V_46_address0,
        merge_weights_V_46_ce0,
        merge_weights_V_46_we0,
        merge_weights_V_46_d0,
        merge_weights_V_47_address0,
        merge_weights_V_47_ce0,
        merge_weights_V_47_we0,
        merge_weights_V_47_d0,
        merge_weights_V_48_address0,
        merge_weights_V_48_ce0,
        merge_weights_V_48_we0,
        merge_weights_V_48_d0,
        merge_weights_V_49_address0,
        merge_weights_V_49_ce0,
        merge_weights_V_49_we0,
        merge_weights_V_49_d0,
        merge_weights_V_50_address0,
        merge_weights_V_50_ce0,
        merge_weights_V_50_we0,
        merge_weights_V_50_d0,
        merge_weights_V_51_address0,
        merge_weights_V_51_ce0,
        merge_weights_V_51_we0,
        merge_weights_V_51_d0,
        merge_weights_V_52_address0,
        merge_weights_V_52_ce0,
        merge_weights_V_52_we0,
        merge_weights_V_52_d0,
        merge_weights_V_53_address0,
        merge_weights_V_53_ce0,
        merge_weights_V_53_we0,
        merge_weights_V_53_d0,
        merge_weights_V_54_address0,
        merge_weights_V_54_ce0,
        merge_weights_V_54_we0,
        merge_weights_V_54_d0,
        merge_weights_V_55_address0,
        merge_weights_V_55_ce0,
        merge_weights_V_55_we0,
        merge_weights_V_55_d0,
        merge_weights_V_56_address0,
        merge_weights_V_56_ce0,
        merge_weights_V_56_we0,
        merge_weights_V_56_d0,
        merge_weights_V_57_address0,
        merge_weights_V_57_ce0,
        merge_weights_V_57_we0,
        merge_weights_V_57_d0,
        merge_weights_V_58_address0,
        merge_weights_V_58_ce0,
        merge_weights_V_58_we0,
        merge_weights_V_58_d0,
        merge_weights_V_59_address0,
        merge_weights_V_59_ce0,
        merge_weights_V_59_we0,
        merge_weights_V_59_d0,
        merge_weights_V_60_address0,
        merge_weights_V_60_ce0,
        merge_weights_V_60_we0,
        merge_weights_V_60_d0,
        merge_weights_V_61_address0,
        merge_weights_V_61_ce0,
        merge_weights_V_61_we0,
        merge_weights_V_61_d0,
        merge_weights_V_62_address0,
        merge_weights_V_62_ce0,
        merge_weights_V_62_we0,
        merge_weights_V_62_d0,
        merge_weights_V_63_address0,
        merge_weights_V_63_ce0,
        merge_weights_V_63_we0,
        merge_weights_V_63_d0,
        hard_partition_V_0_address0,
        hard_partition_V_0_ce0,
        hard_partition_V_0_we0,
        hard_partition_V_0_d0,
        hard_partition_V_1_address0,
        hard_partition_V_1_ce0,
        hard_partition_V_1_we0,
        hard_partition_V_1_d0,
        hard_partition_V_2_address0,
        hard_partition_V_2_ce0,
        hard_partition_V_2_we0,
        hard_partition_V_2_d0,
        hard_partition_V_3_address0,
        hard_partition_V_3_ce0,
        hard_partition_V_3_we0,
        hard_partition_V_3_d0,
        hard_partition_V_4_address0,
        hard_partition_V_4_ce0,
        hard_partition_V_4_we0,
        hard_partition_V_4_d0,
        hard_partition_V_5_address0,
        hard_partition_V_5_ce0,
        hard_partition_V_5_we0,
        hard_partition_V_5_d0,
        hard_partition_V_6_address0,
        hard_partition_V_6_ce0,
        hard_partition_V_6_we0,
        hard_partition_V_6_d0,
        hard_partition_V_7_address0,
        hard_partition_V_7_ce0,
        hard_partition_V_7_we0,
        hard_partition_V_7_d0,
        hard_partition_V_8_address0,
        hard_partition_V_8_ce0,
        hard_partition_V_8_we0,
        hard_partition_V_8_d0,
        hard_partition_V_9_address0,
        hard_partition_V_9_ce0,
        hard_partition_V_9_we0,
        hard_partition_V_9_d0,
        hard_partition_V_10_address0,
        hard_partition_V_10_ce0,
        hard_partition_V_10_we0,
        hard_partition_V_10_d0,
        hard_partition_V_11_address0,
        hard_partition_V_11_ce0,
        hard_partition_V_11_we0,
        hard_partition_V_11_d0,
        hard_partition_V_12_address0,
        hard_partition_V_12_ce0,
        hard_partition_V_12_we0,
        hard_partition_V_12_d0,
        hard_partition_V_13_address0,
        hard_partition_V_13_ce0,
        hard_partition_V_13_we0,
        hard_partition_V_13_d0,
        hard_partition_V_14_address0,
        hard_partition_V_14_ce0,
        hard_partition_V_14_we0,
        hard_partition_V_14_d0,
        hard_partition_V_15_address0,
        hard_partition_V_15_ce0,
        hard_partition_V_15_we0,
        hard_partition_V_15_d0,
        hard_partition_V_16_address0,
        hard_partition_V_16_ce0,
        hard_partition_V_16_we0,
        hard_partition_V_16_d0,
        hard_partition_V_17_address0,
        hard_partition_V_17_ce0,
        hard_partition_V_17_we0,
        hard_partition_V_17_d0,
        hard_partition_V_18_address0,
        hard_partition_V_18_ce0,
        hard_partition_V_18_we0,
        hard_partition_V_18_d0,
        hard_partition_V_19_address0,
        hard_partition_V_19_ce0,
        hard_partition_V_19_we0,
        hard_partition_V_19_d0,
        hard_partition_V_20_address0,
        hard_partition_V_20_ce0,
        hard_partition_V_20_we0,
        hard_partition_V_20_d0,
        hard_partition_V_21_address0,
        hard_partition_V_21_ce0,
        hard_partition_V_21_we0,
        hard_partition_V_21_d0,
        hard_partition_V_22_address0,
        hard_partition_V_22_ce0,
        hard_partition_V_22_we0,
        hard_partition_V_22_d0,
        hard_partition_V_23_address0,
        hard_partition_V_23_ce0,
        hard_partition_V_23_we0,
        hard_partition_V_23_d0,
        hard_partition_V_24_address0,
        hard_partition_V_24_ce0,
        hard_partition_V_24_we0,
        hard_partition_V_24_d0,
        hard_partition_V_25_address0,
        hard_partition_V_25_ce0,
        hard_partition_V_25_we0,
        hard_partition_V_25_d0,
        hard_partition_V_26_address0,
        hard_partition_V_26_ce0,
        hard_partition_V_26_we0,
        hard_partition_V_26_d0,
        hard_partition_V_27_address0,
        hard_partition_V_27_ce0,
        hard_partition_V_27_we0,
        hard_partition_V_27_d0,
        hard_partition_V_28_address0,
        hard_partition_V_28_ce0,
        hard_partition_V_28_we0,
        hard_partition_V_28_d0,
        hard_partition_V_29_address0,
        hard_partition_V_29_ce0,
        hard_partition_V_29_we0,
        hard_partition_V_29_d0,
        hard_partition_V_30_address0,
        hard_partition_V_30_ce0,
        hard_partition_V_30_we0,
        hard_partition_V_30_d0,
        hard_partition_V_31_address0,
        hard_partition_V_31_ce0,
        hard_partition_V_31_we0,
        hard_partition_V_31_d0
);

parameter    ap_ST_fsm_state1 = 5'd0;
parameter    ap_ST_fsm_state2 = 5'd1;
parameter    ap_ST_fsm_state3 = 5'd2;
parameter    ap_ST_fsm_state4 = 5'd3;
parameter    ap_ST_fsm_state5 = 5'd4;
parameter    ap_ST_fsm_state6 = 5'd5;
parameter    ap_ST_fsm_state7 = 5'd6;
parameter    ap_ST_fsm_state8 = 5'd7;
parameter    ap_ST_fsm_state9 = 5'd8;
parameter    ap_ST_fsm_pp0_stage0 = 5'd9;
parameter    ap_ST_fsm_state13 = 5'd10;
parameter    ap_ST_fsm_pp1_stage0 = 5'd11;
parameter    ap_ST_fsm_state17 = 5'd12;
parameter    ap_ST_fsm_state18 = 5'd13;
parameter    ap_ST_fsm_state19 = 5'd14;
parameter    ap_ST_fsm_state20 = 5'd15;
parameter    ap_ST_fsm_state21 = 5'd16;
parameter    ap_ST_fsm_state22 = 5'd17;
parameter    ap_ST_fsm_state23 = 5'd18;
parameter    ap_ST_fsm_state24 = 5'd19;
parameter    ap_ST_fsm_state25 = 5'd20;
parameter    ap_ST_fsm_pp2_stage0 = 5'd21;
parameter    ap_ST_fsm_state29 = 5'd22;
parameter    ap_ST_fsm_state30 = 5'd23;
parameter    ap_ST_fsm_state31 = 5'd24;
parameter    ap_ST_fsm_state32 = 5'd25;
parameter    ap_ST_fsm_state33 = 5'd26;
parameter    ap_ST_fsm_state34 = 5'd27;
parameter    ap_ST_fsm_state35 = 5'd28;
parameter    ap_ST_fsm_state36 = 5'd29;
parameter    ap_ST_fsm_state37 = 5'd30;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_cdma_AWVALID;
input   m_axi_cdma_AWREADY;
output  [31:0] m_axi_cdma_AWADDR;
output  [0:0] m_axi_cdma_AWID;
output  [31:0] m_axi_cdma_AWLEN;
output  [2:0] m_axi_cdma_AWSIZE;
output  [1:0] m_axi_cdma_AWBURST;
output  [1:0] m_axi_cdma_AWLOCK;
output  [3:0] m_axi_cdma_AWCACHE;
output  [2:0] m_axi_cdma_AWPROT;
output  [3:0] m_axi_cdma_AWQOS;
output  [3:0] m_axi_cdma_AWREGION;
output  [0:0] m_axi_cdma_AWUSER;
output   m_axi_cdma_WVALID;
input   m_axi_cdma_WREADY;
output  [31:0] m_axi_cdma_WDATA;
output  [3:0] m_axi_cdma_WSTRB;
output   m_axi_cdma_WLAST;
output  [0:0] m_axi_cdma_WID;
output  [0:0] m_axi_cdma_WUSER;
output   m_axi_cdma_ARVALID;
input   m_axi_cdma_ARREADY;
output  [31:0] m_axi_cdma_ARADDR;
output  [0:0] m_axi_cdma_ARID;
output  [31:0] m_axi_cdma_ARLEN;
output  [2:0] m_axi_cdma_ARSIZE;
output  [1:0] m_axi_cdma_ARBURST;
output  [1:0] m_axi_cdma_ARLOCK;
output  [3:0] m_axi_cdma_ARCACHE;
output  [2:0] m_axi_cdma_ARPROT;
output  [3:0] m_axi_cdma_ARQOS;
output  [3:0] m_axi_cdma_ARREGION;
output  [0:0] m_axi_cdma_ARUSER;
input   m_axi_cdma_RVALID;
output   m_axi_cdma_RREADY;
input  [31:0] m_axi_cdma_RDATA;
input   m_axi_cdma_RLAST;
input  [0:0] m_axi_cdma_RID;
input  [0:0] m_axi_cdma_RUSER;
input  [1:0] m_axi_cdma_RRESP;
input   m_axi_cdma_BVALID;
output   m_axi_cdma_BREADY;
input  [1:0] m_axi_cdma_BRESP;
input  [0:0] m_axi_cdma_BID;
input  [0:0] m_axi_cdma_BUSER;
output   m_axi_cdma_buf_V_AWVALID;
input   m_axi_cdma_buf_V_AWREADY;
output  [31:0] m_axi_cdma_buf_V_AWADDR;
output  [0:0] m_axi_cdma_buf_V_AWID;
output  [31:0] m_axi_cdma_buf_V_AWLEN;
output  [2:0] m_axi_cdma_buf_V_AWSIZE;
output  [1:0] m_axi_cdma_buf_V_AWBURST;
output  [1:0] m_axi_cdma_buf_V_AWLOCK;
output  [3:0] m_axi_cdma_buf_V_AWCACHE;
output  [2:0] m_axi_cdma_buf_V_AWPROT;
output  [3:0] m_axi_cdma_buf_V_AWQOS;
output  [3:0] m_axi_cdma_buf_V_AWREGION;
output  [0:0] m_axi_cdma_buf_V_AWUSER;
output   m_axi_cdma_buf_V_WVALID;
input   m_axi_cdma_buf_V_WREADY;
output  [7:0] m_axi_cdma_buf_V_WDATA;
output  [0:0] m_axi_cdma_buf_V_WSTRB;
output   m_axi_cdma_buf_V_WLAST;
output  [0:0] m_axi_cdma_buf_V_WID;
output  [0:0] m_axi_cdma_buf_V_WUSER;
output   m_axi_cdma_buf_V_ARVALID;
input   m_axi_cdma_buf_V_ARREADY;
output  [31:0] m_axi_cdma_buf_V_ARADDR;
output  [0:0] m_axi_cdma_buf_V_ARID;
output  [31:0] m_axi_cdma_buf_V_ARLEN;
output  [2:0] m_axi_cdma_buf_V_ARSIZE;
output  [1:0] m_axi_cdma_buf_V_ARBURST;
output  [1:0] m_axi_cdma_buf_V_ARLOCK;
output  [3:0] m_axi_cdma_buf_V_ARCACHE;
output  [2:0] m_axi_cdma_buf_V_ARPROT;
output  [3:0] m_axi_cdma_buf_V_ARQOS;
output  [3:0] m_axi_cdma_buf_V_ARREGION;
output  [0:0] m_axi_cdma_buf_V_ARUSER;
input   m_axi_cdma_buf_V_RVALID;
output   m_axi_cdma_buf_V_RREADY;
input  [7:0] m_axi_cdma_buf_V_RDATA;
input   m_axi_cdma_buf_V_RLAST;
input  [0:0] m_axi_cdma_buf_V_RID;
input  [0:0] m_axi_cdma_buf_V_RUSER;
input  [1:0] m_axi_cdma_buf_V_RRESP;
input   m_axi_cdma_buf_V_BVALID;
output   m_axi_cdma_buf_V_BREADY;
input  [1:0] m_axi_cdma_buf_V_BRESP;
input  [0:0] m_axi_cdma_buf_V_BID;
input  [0:0] m_axi_cdma_buf_V_BUSER;
output  [7:0] merge_weights_V_0_address0;
output   merge_weights_V_0_ce0;
output   merge_weights_V_0_we0;
output  [7:0] merge_weights_V_0_d0;
output  [7:0] merge_weights_V_1_address0;
output   merge_weights_V_1_ce0;
output   merge_weights_V_1_we0;
output  [7:0] merge_weights_V_1_d0;
output  [7:0] merge_weights_V_2_address0;
output   merge_weights_V_2_ce0;
output   merge_weights_V_2_we0;
output  [7:0] merge_weights_V_2_d0;
output  [7:0] merge_weights_V_3_address0;
output   merge_weights_V_3_ce0;
output   merge_weights_V_3_we0;
output  [7:0] merge_weights_V_3_d0;
output  [7:0] merge_weights_V_4_address0;
output   merge_weights_V_4_ce0;
output   merge_weights_V_4_we0;
output  [7:0] merge_weights_V_4_d0;
output  [7:0] merge_weights_V_5_address0;
output   merge_weights_V_5_ce0;
output   merge_weights_V_5_we0;
output  [7:0] merge_weights_V_5_d0;
output  [7:0] merge_weights_V_6_address0;
output   merge_weights_V_6_ce0;
output   merge_weights_V_6_we0;
output  [7:0] merge_weights_V_6_d0;
output  [7:0] merge_weights_V_7_address0;
output   merge_weights_V_7_ce0;
output   merge_weights_V_7_we0;
output  [7:0] merge_weights_V_7_d0;
output  [7:0] merge_weights_V_8_address0;
output   merge_weights_V_8_ce0;
output   merge_weights_V_8_we0;
output  [7:0] merge_weights_V_8_d0;
output  [7:0] merge_weights_V_9_address0;
output   merge_weights_V_9_ce0;
output   merge_weights_V_9_we0;
output  [7:0] merge_weights_V_9_d0;
output  [7:0] merge_weights_V_10_address0;
output   merge_weights_V_10_ce0;
output   merge_weights_V_10_we0;
output  [7:0] merge_weights_V_10_d0;
output  [7:0] merge_weights_V_11_address0;
output   merge_weights_V_11_ce0;
output   merge_weights_V_11_we0;
output  [7:0] merge_weights_V_11_d0;
output  [7:0] merge_weights_V_12_address0;
output   merge_weights_V_12_ce0;
output   merge_weights_V_12_we0;
output  [7:0] merge_weights_V_12_d0;
output  [7:0] merge_weights_V_13_address0;
output   merge_weights_V_13_ce0;
output   merge_weights_V_13_we0;
output  [7:0] merge_weights_V_13_d0;
output  [7:0] merge_weights_V_14_address0;
output   merge_weights_V_14_ce0;
output   merge_weights_V_14_we0;
output  [7:0] merge_weights_V_14_d0;
output  [7:0] merge_weights_V_15_address0;
output   merge_weights_V_15_ce0;
output   merge_weights_V_15_we0;
output  [7:0] merge_weights_V_15_d0;
output  [7:0] merge_weights_V_16_address0;
output   merge_weights_V_16_ce0;
output   merge_weights_V_16_we0;
output  [7:0] merge_weights_V_16_d0;
output  [7:0] merge_weights_V_17_address0;
output   merge_weights_V_17_ce0;
output   merge_weights_V_17_we0;
output  [7:0] merge_weights_V_17_d0;
output  [7:0] merge_weights_V_18_address0;
output   merge_weights_V_18_ce0;
output   merge_weights_V_18_we0;
output  [7:0] merge_weights_V_18_d0;
output  [7:0] merge_weights_V_19_address0;
output   merge_weights_V_19_ce0;
output   merge_weights_V_19_we0;
output  [7:0] merge_weights_V_19_d0;
output  [7:0] merge_weights_V_20_address0;
output   merge_weights_V_20_ce0;
output   merge_weights_V_20_we0;
output  [7:0] merge_weights_V_20_d0;
output  [7:0] merge_weights_V_21_address0;
output   merge_weights_V_21_ce0;
output   merge_weights_V_21_we0;
output  [7:0] merge_weights_V_21_d0;
output  [7:0] merge_weights_V_22_address0;
output   merge_weights_V_22_ce0;
output   merge_weights_V_22_we0;
output  [7:0] merge_weights_V_22_d0;
output  [7:0] merge_weights_V_23_address0;
output   merge_weights_V_23_ce0;
output   merge_weights_V_23_we0;
output  [7:0] merge_weights_V_23_d0;
output  [7:0] merge_weights_V_24_address0;
output   merge_weights_V_24_ce0;
output   merge_weights_V_24_we0;
output  [7:0] merge_weights_V_24_d0;
output  [7:0] merge_weights_V_25_address0;
output   merge_weights_V_25_ce0;
output   merge_weights_V_25_we0;
output  [7:0] merge_weights_V_25_d0;
output  [7:0] merge_weights_V_26_address0;
output   merge_weights_V_26_ce0;
output   merge_weights_V_26_we0;
output  [7:0] merge_weights_V_26_d0;
output  [7:0] merge_weights_V_27_address0;
output   merge_weights_V_27_ce0;
output   merge_weights_V_27_we0;
output  [7:0] merge_weights_V_27_d0;
output  [7:0] merge_weights_V_28_address0;
output   merge_weights_V_28_ce0;
output   merge_weights_V_28_we0;
output  [7:0] merge_weights_V_28_d0;
output  [7:0] merge_weights_V_29_address0;
output   merge_weights_V_29_ce0;
output   merge_weights_V_29_we0;
output  [7:0] merge_weights_V_29_d0;
output  [7:0] merge_weights_V_30_address0;
output   merge_weights_V_30_ce0;
output   merge_weights_V_30_we0;
output  [7:0] merge_weights_V_30_d0;
output  [7:0] merge_weights_V_31_address0;
output   merge_weights_V_31_ce0;
output   merge_weights_V_31_we0;
output  [7:0] merge_weights_V_31_d0;
output  [7:0] merge_weights_V_32_address0;
output   merge_weights_V_32_ce0;
output   merge_weights_V_32_we0;
output  [7:0] merge_weights_V_32_d0;
output  [7:0] merge_weights_V_33_address0;
output   merge_weights_V_33_ce0;
output   merge_weights_V_33_we0;
output  [7:0] merge_weights_V_33_d0;
output  [7:0] merge_weights_V_34_address0;
output   merge_weights_V_34_ce0;
output   merge_weights_V_34_we0;
output  [7:0] merge_weights_V_34_d0;
output  [7:0] merge_weights_V_35_address0;
output   merge_weights_V_35_ce0;
output   merge_weights_V_35_we0;
output  [7:0] merge_weights_V_35_d0;
output  [7:0] merge_weights_V_36_address0;
output   merge_weights_V_36_ce0;
output   merge_weights_V_36_we0;
output  [7:0] merge_weights_V_36_d0;
output  [7:0] merge_weights_V_37_address0;
output   merge_weights_V_37_ce0;
output   merge_weights_V_37_we0;
output  [7:0] merge_weights_V_37_d0;
output  [7:0] merge_weights_V_38_address0;
output   merge_weights_V_38_ce0;
output   merge_weights_V_38_we0;
output  [7:0] merge_weights_V_38_d0;
output  [7:0] merge_weights_V_39_address0;
output   merge_weights_V_39_ce0;
output   merge_weights_V_39_we0;
output  [7:0] merge_weights_V_39_d0;
output  [7:0] merge_weights_V_40_address0;
output   merge_weights_V_40_ce0;
output   merge_weights_V_40_we0;
output  [7:0] merge_weights_V_40_d0;
output  [7:0] merge_weights_V_41_address0;
output   merge_weights_V_41_ce0;
output   merge_weights_V_41_we0;
output  [7:0] merge_weights_V_41_d0;
output  [7:0] merge_weights_V_42_address0;
output   merge_weights_V_42_ce0;
output   merge_weights_V_42_we0;
output  [7:0] merge_weights_V_42_d0;
output  [7:0] merge_weights_V_43_address0;
output   merge_weights_V_43_ce0;
output   merge_weights_V_43_we0;
output  [7:0] merge_weights_V_43_d0;
output  [7:0] merge_weights_V_44_address0;
output   merge_weights_V_44_ce0;
output   merge_weights_V_44_we0;
output  [7:0] merge_weights_V_44_d0;
output  [7:0] merge_weights_V_45_address0;
output   merge_weights_V_45_ce0;
output   merge_weights_V_45_we0;
output  [7:0] merge_weights_V_45_d0;
output  [7:0] merge_weights_V_46_address0;
output   merge_weights_V_46_ce0;
output   merge_weights_V_46_we0;
output  [7:0] merge_weights_V_46_d0;
output  [7:0] merge_weights_V_47_address0;
output   merge_weights_V_47_ce0;
output   merge_weights_V_47_we0;
output  [7:0] merge_weights_V_47_d0;
output  [7:0] merge_weights_V_48_address0;
output   merge_weights_V_48_ce0;
output   merge_weights_V_48_we0;
output  [7:0] merge_weights_V_48_d0;
output  [7:0] merge_weights_V_49_address0;
output   merge_weights_V_49_ce0;
output   merge_weights_V_49_we0;
output  [7:0] merge_weights_V_49_d0;
output  [7:0] merge_weights_V_50_address0;
output   merge_weights_V_50_ce0;
output   merge_weights_V_50_we0;
output  [7:0] merge_weights_V_50_d0;
output  [7:0] merge_weights_V_51_address0;
output   merge_weights_V_51_ce0;
output   merge_weights_V_51_we0;
output  [7:0] merge_weights_V_51_d0;
output  [7:0] merge_weights_V_52_address0;
output   merge_weights_V_52_ce0;
output   merge_weights_V_52_we0;
output  [7:0] merge_weights_V_52_d0;
output  [7:0] merge_weights_V_53_address0;
output   merge_weights_V_53_ce0;
output   merge_weights_V_53_we0;
output  [7:0] merge_weights_V_53_d0;
output  [7:0] merge_weights_V_54_address0;
output   merge_weights_V_54_ce0;
output   merge_weights_V_54_we0;
output  [7:0] merge_weights_V_54_d0;
output  [7:0] merge_weights_V_55_address0;
output   merge_weights_V_55_ce0;
output   merge_weights_V_55_we0;
output  [7:0] merge_weights_V_55_d0;
output  [7:0] merge_weights_V_56_address0;
output   merge_weights_V_56_ce0;
output   merge_weights_V_56_we0;
output  [7:0] merge_weights_V_56_d0;
output  [7:0] merge_weights_V_57_address0;
output   merge_weights_V_57_ce0;
output   merge_weights_V_57_we0;
output  [7:0] merge_weights_V_57_d0;
output  [7:0] merge_weights_V_58_address0;
output   merge_weights_V_58_ce0;
output   merge_weights_V_58_we0;
output  [7:0] merge_weights_V_58_d0;
output  [7:0] merge_weights_V_59_address0;
output   merge_weights_V_59_ce0;
output   merge_weights_V_59_we0;
output  [7:0] merge_weights_V_59_d0;
output  [7:0] merge_weights_V_60_address0;
output   merge_weights_V_60_ce0;
output   merge_weights_V_60_we0;
output  [7:0] merge_weights_V_60_d0;
output  [7:0] merge_weights_V_61_address0;
output   merge_weights_V_61_ce0;
output   merge_weights_V_61_we0;
output  [7:0] merge_weights_V_61_d0;
output  [7:0] merge_weights_V_62_address0;
output   merge_weights_V_62_ce0;
output   merge_weights_V_62_we0;
output  [7:0] merge_weights_V_62_d0;
output  [7:0] merge_weights_V_63_address0;
output   merge_weights_V_63_ce0;
output   merge_weights_V_63_we0;
output  [7:0] merge_weights_V_63_d0;
output  [3:0] hard_partition_V_0_address0;
output   hard_partition_V_0_ce0;
output   hard_partition_V_0_we0;
output  [7:0] hard_partition_V_0_d0;
output  [3:0] hard_partition_V_1_address0;
output   hard_partition_V_1_ce0;
output   hard_partition_V_1_we0;
output  [7:0] hard_partition_V_1_d0;
output  [3:0] hard_partition_V_2_address0;
output   hard_partition_V_2_ce0;
output   hard_partition_V_2_we0;
output  [7:0] hard_partition_V_2_d0;
output  [3:0] hard_partition_V_3_address0;
output   hard_partition_V_3_ce0;
output   hard_partition_V_3_we0;
output  [7:0] hard_partition_V_3_d0;
output  [3:0] hard_partition_V_4_address0;
output   hard_partition_V_4_ce0;
output   hard_partition_V_4_we0;
output  [7:0] hard_partition_V_4_d0;
output  [3:0] hard_partition_V_5_address0;
output   hard_partition_V_5_ce0;
output   hard_partition_V_5_we0;
output  [7:0] hard_partition_V_5_d0;
output  [3:0] hard_partition_V_6_address0;
output   hard_partition_V_6_ce0;
output   hard_partition_V_6_we0;
output  [7:0] hard_partition_V_6_d0;
output  [3:0] hard_partition_V_7_address0;
output   hard_partition_V_7_ce0;
output   hard_partition_V_7_we0;
output  [7:0] hard_partition_V_7_d0;
output  [3:0] hard_partition_V_8_address0;
output   hard_partition_V_8_ce0;
output   hard_partition_V_8_we0;
output  [7:0] hard_partition_V_8_d0;
output  [3:0] hard_partition_V_9_address0;
output   hard_partition_V_9_ce0;
output   hard_partition_V_9_we0;
output  [7:0] hard_partition_V_9_d0;
output  [3:0] hard_partition_V_10_address0;
output   hard_partition_V_10_ce0;
output   hard_partition_V_10_we0;
output  [7:0] hard_partition_V_10_d0;
output  [3:0] hard_partition_V_11_address0;
output   hard_partition_V_11_ce0;
output   hard_partition_V_11_we0;
output  [7:0] hard_partition_V_11_d0;
output  [3:0] hard_partition_V_12_address0;
output   hard_partition_V_12_ce0;
output   hard_partition_V_12_we0;
output  [7:0] hard_partition_V_12_d0;
output  [3:0] hard_partition_V_13_address0;
output   hard_partition_V_13_ce0;
output   hard_partition_V_13_we0;
output  [7:0] hard_partition_V_13_d0;
output  [3:0] hard_partition_V_14_address0;
output   hard_partition_V_14_ce0;
output   hard_partition_V_14_we0;
output  [7:0] hard_partition_V_14_d0;
output  [3:0] hard_partition_V_15_address0;
output   hard_partition_V_15_ce0;
output   hard_partition_V_15_we0;
output  [7:0] hard_partition_V_15_d0;
output  [3:0] hard_partition_V_16_address0;
output   hard_partition_V_16_ce0;
output   hard_partition_V_16_we0;
output  [7:0] hard_partition_V_16_d0;
output  [3:0] hard_partition_V_17_address0;
output   hard_partition_V_17_ce0;
output   hard_partition_V_17_we0;
output  [7:0] hard_partition_V_17_d0;
output  [3:0] hard_partition_V_18_address0;
output   hard_partition_V_18_ce0;
output   hard_partition_V_18_we0;
output  [7:0] hard_partition_V_18_d0;
output  [3:0] hard_partition_V_19_address0;
output   hard_partition_V_19_ce0;
output   hard_partition_V_19_we0;
output  [7:0] hard_partition_V_19_d0;
output  [3:0] hard_partition_V_20_address0;
output   hard_partition_V_20_ce0;
output   hard_partition_V_20_we0;
output  [7:0] hard_partition_V_20_d0;
output  [3:0] hard_partition_V_21_address0;
output   hard_partition_V_21_ce0;
output   hard_partition_V_21_we0;
output  [7:0] hard_partition_V_21_d0;
output  [3:0] hard_partition_V_22_address0;
output   hard_partition_V_22_ce0;
output   hard_partition_V_22_we0;
output  [7:0] hard_partition_V_22_d0;
output  [3:0] hard_partition_V_23_address0;
output   hard_partition_V_23_ce0;
output   hard_partition_V_23_we0;
output  [7:0] hard_partition_V_23_d0;
output  [3:0] hard_partition_V_24_address0;
output   hard_partition_V_24_ce0;
output   hard_partition_V_24_we0;
output  [7:0] hard_partition_V_24_d0;
output  [3:0] hard_partition_V_25_address0;
output   hard_partition_V_25_ce0;
output   hard_partition_V_25_we0;
output  [7:0] hard_partition_V_25_d0;
output  [3:0] hard_partition_V_26_address0;
output   hard_partition_V_26_ce0;
output   hard_partition_V_26_we0;
output  [7:0] hard_partition_V_26_d0;
output  [3:0] hard_partition_V_27_address0;
output   hard_partition_V_27_ce0;
output   hard_partition_V_27_we0;
output  [7:0] hard_partition_V_27_d0;
output  [3:0] hard_partition_V_28_address0;
output   hard_partition_V_28_ce0;
output   hard_partition_V_28_we0;
output  [7:0] hard_partition_V_28_d0;
output  [3:0] hard_partition_V_29_address0;
output   hard_partition_V_29_ce0;
output   hard_partition_V_29_we0;
output  [7:0] hard_partition_V_29_d0;
output  [3:0] hard_partition_V_30_address0;
output   hard_partition_V_30_ce0;
output   hard_partition_V_30_we0;
output  [7:0] hard_partition_V_30_d0;
output  [3:0] hard_partition_V_31_address0;
output   hard_partition_V_31_ce0;
output   hard_partition_V_31_we0;
output  [7:0] hard_partition_V_31_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_cdma_AWVALID;
reg[31:0] m_axi_cdma_AWADDR;
reg m_axi_cdma_WVALID;
reg[31:0] m_axi_cdma_WDATA;
reg m_axi_cdma_BREADY;
reg m_axi_cdma_buf_V_ARVALID;
reg[31:0] m_axi_cdma_buf_V_ARADDR;
reg[31:0] m_axi_cdma_buf_V_ARLEN;
reg m_axi_cdma_buf_V_RREADY;
reg[7:0] merge_weights_V_0_address0;
reg merge_weights_V_0_ce0;
reg merge_weights_V_0_we0;
reg[7:0] merge_weights_V_0_d0;
reg[7:0] merge_weights_V_1_address0;
reg merge_weights_V_1_ce0;
reg merge_weights_V_1_we0;
reg[7:0] merge_weights_V_1_d0;
reg[7:0] merge_weights_V_2_address0;
reg merge_weights_V_2_ce0;
reg merge_weights_V_2_we0;
reg[7:0] merge_weights_V_2_d0;
reg[7:0] merge_weights_V_3_address0;
reg merge_weights_V_3_ce0;
reg merge_weights_V_3_we0;
reg[7:0] merge_weights_V_3_d0;
reg[7:0] merge_weights_V_4_address0;
reg merge_weights_V_4_ce0;
reg merge_weights_V_4_we0;
reg[7:0] merge_weights_V_4_d0;
reg[7:0] merge_weights_V_5_address0;
reg merge_weights_V_5_ce0;
reg merge_weights_V_5_we0;
reg[7:0] merge_weights_V_5_d0;
reg[7:0] merge_weights_V_6_address0;
reg merge_weights_V_6_ce0;
reg merge_weights_V_6_we0;
reg[7:0] merge_weights_V_6_d0;
reg[7:0] merge_weights_V_7_address0;
reg merge_weights_V_7_ce0;
reg merge_weights_V_7_we0;
reg[7:0] merge_weights_V_7_d0;
reg[7:0] merge_weights_V_8_address0;
reg merge_weights_V_8_ce0;
reg merge_weights_V_8_we0;
reg[7:0] merge_weights_V_8_d0;
reg[7:0] merge_weights_V_9_address0;
reg merge_weights_V_9_ce0;
reg merge_weights_V_9_we0;
reg[7:0] merge_weights_V_9_d0;
reg[7:0] merge_weights_V_10_address0;
reg merge_weights_V_10_ce0;
reg merge_weights_V_10_we0;
reg[7:0] merge_weights_V_10_d0;
reg[7:0] merge_weights_V_11_address0;
reg merge_weights_V_11_ce0;
reg merge_weights_V_11_we0;
reg[7:0] merge_weights_V_11_d0;
reg[7:0] merge_weights_V_12_address0;
reg merge_weights_V_12_ce0;
reg merge_weights_V_12_we0;
reg[7:0] merge_weights_V_12_d0;
reg[7:0] merge_weights_V_13_address0;
reg merge_weights_V_13_ce0;
reg merge_weights_V_13_we0;
reg[7:0] merge_weights_V_13_d0;
reg[7:0] merge_weights_V_14_address0;
reg merge_weights_V_14_ce0;
reg merge_weights_V_14_we0;
reg[7:0] merge_weights_V_14_d0;
reg[7:0] merge_weights_V_15_address0;
reg merge_weights_V_15_ce0;
reg merge_weights_V_15_we0;
reg[7:0] merge_weights_V_15_d0;
reg[7:0] merge_weights_V_16_address0;
reg merge_weights_V_16_ce0;
reg merge_weights_V_16_we0;
reg[7:0] merge_weights_V_16_d0;
reg[7:0] merge_weights_V_17_address0;
reg merge_weights_V_17_ce0;
reg merge_weights_V_17_we0;
reg[7:0] merge_weights_V_17_d0;
reg[7:0] merge_weights_V_18_address0;
reg merge_weights_V_18_ce0;
reg merge_weights_V_18_we0;
reg[7:0] merge_weights_V_18_d0;
reg[7:0] merge_weights_V_19_address0;
reg merge_weights_V_19_ce0;
reg merge_weights_V_19_we0;
reg[7:0] merge_weights_V_19_d0;
reg[7:0] merge_weights_V_20_address0;
reg merge_weights_V_20_ce0;
reg merge_weights_V_20_we0;
reg[7:0] merge_weights_V_20_d0;
reg[7:0] merge_weights_V_21_address0;
reg merge_weights_V_21_ce0;
reg merge_weights_V_21_we0;
reg[7:0] merge_weights_V_21_d0;
reg[7:0] merge_weights_V_22_address0;
reg merge_weights_V_22_ce0;
reg merge_weights_V_22_we0;
reg[7:0] merge_weights_V_22_d0;
reg[7:0] merge_weights_V_23_address0;
reg merge_weights_V_23_ce0;
reg merge_weights_V_23_we0;
reg[7:0] merge_weights_V_23_d0;
reg[7:0] merge_weights_V_24_address0;
reg merge_weights_V_24_ce0;
reg merge_weights_V_24_we0;
reg[7:0] merge_weights_V_24_d0;
reg[7:0] merge_weights_V_25_address0;
reg merge_weights_V_25_ce0;
reg merge_weights_V_25_we0;
reg[7:0] merge_weights_V_25_d0;
reg[7:0] merge_weights_V_26_address0;
reg merge_weights_V_26_ce0;
reg merge_weights_V_26_we0;
reg[7:0] merge_weights_V_26_d0;
reg[7:0] merge_weights_V_27_address0;
reg merge_weights_V_27_ce0;
reg merge_weights_V_27_we0;
reg[7:0] merge_weights_V_27_d0;
reg[7:0] merge_weights_V_28_address0;
reg merge_weights_V_28_ce0;
reg merge_weights_V_28_we0;
reg[7:0] merge_weights_V_28_d0;
reg[7:0] merge_weights_V_29_address0;
reg merge_weights_V_29_ce0;
reg merge_weights_V_29_we0;
reg[7:0] merge_weights_V_29_d0;
reg[7:0] merge_weights_V_30_address0;
reg merge_weights_V_30_ce0;
reg merge_weights_V_30_we0;
reg[7:0] merge_weights_V_30_d0;
reg[7:0] merge_weights_V_31_address0;
reg merge_weights_V_31_ce0;
reg merge_weights_V_31_we0;
reg[7:0] merge_weights_V_31_d0;
reg[7:0] merge_weights_V_32_address0;
reg merge_weights_V_32_ce0;
reg merge_weights_V_32_we0;
reg[7:0] merge_weights_V_32_d0;
reg[7:0] merge_weights_V_33_address0;
reg merge_weights_V_33_ce0;
reg merge_weights_V_33_we0;
reg[7:0] merge_weights_V_33_d0;
reg[7:0] merge_weights_V_34_address0;
reg merge_weights_V_34_ce0;
reg merge_weights_V_34_we0;
reg[7:0] merge_weights_V_34_d0;
reg[7:0] merge_weights_V_35_address0;
reg merge_weights_V_35_ce0;
reg merge_weights_V_35_we0;
reg[7:0] merge_weights_V_35_d0;
reg[7:0] merge_weights_V_36_address0;
reg merge_weights_V_36_ce0;
reg merge_weights_V_36_we0;
reg[7:0] merge_weights_V_36_d0;
reg[7:0] merge_weights_V_37_address0;
reg merge_weights_V_37_ce0;
reg merge_weights_V_37_we0;
reg[7:0] merge_weights_V_37_d0;
reg[7:0] merge_weights_V_38_address0;
reg merge_weights_V_38_ce0;
reg merge_weights_V_38_we0;
reg[7:0] merge_weights_V_38_d0;
reg[7:0] merge_weights_V_39_address0;
reg merge_weights_V_39_ce0;
reg merge_weights_V_39_we0;
reg[7:0] merge_weights_V_39_d0;
reg[7:0] merge_weights_V_40_address0;
reg merge_weights_V_40_ce0;
reg merge_weights_V_40_we0;
reg[7:0] merge_weights_V_40_d0;
reg[7:0] merge_weights_V_41_address0;
reg merge_weights_V_41_ce0;
reg merge_weights_V_41_we0;
reg[7:0] merge_weights_V_41_d0;
reg[7:0] merge_weights_V_42_address0;
reg merge_weights_V_42_ce0;
reg merge_weights_V_42_we0;
reg[7:0] merge_weights_V_42_d0;
reg[7:0] merge_weights_V_43_address0;
reg merge_weights_V_43_ce0;
reg merge_weights_V_43_we0;
reg[7:0] merge_weights_V_43_d0;
reg[7:0] merge_weights_V_44_address0;
reg merge_weights_V_44_ce0;
reg merge_weights_V_44_we0;
reg[7:0] merge_weights_V_44_d0;
reg[7:0] merge_weights_V_45_address0;
reg merge_weights_V_45_ce0;
reg merge_weights_V_45_we0;
reg[7:0] merge_weights_V_45_d0;
reg[7:0] merge_weights_V_46_address0;
reg merge_weights_V_46_ce0;
reg merge_weights_V_46_we0;
reg[7:0] merge_weights_V_46_d0;
reg[7:0] merge_weights_V_47_address0;
reg merge_weights_V_47_ce0;
reg merge_weights_V_47_we0;
reg[7:0] merge_weights_V_47_d0;
reg[7:0] merge_weights_V_48_address0;
reg merge_weights_V_48_ce0;
reg merge_weights_V_48_we0;
reg[7:0] merge_weights_V_48_d0;
reg[7:0] merge_weights_V_49_address0;
reg merge_weights_V_49_ce0;
reg merge_weights_V_49_we0;
reg[7:0] merge_weights_V_49_d0;
reg[7:0] merge_weights_V_50_address0;
reg merge_weights_V_50_ce0;
reg merge_weights_V_50_we0;
reg[7:0] merge_weights_V_50_d0;
reg[7:0] merge_weights_V_51_address0;
reg merge_weights_V_51_ce0;
reg merge_weights_V_51_we0;
reg[7:0] merge_weights_V_51_d0;
reg[7:0] merge_weights_V_52_address0;
reg merge_weights_V_52_ce0;
reg merge_weights_V_52_we0;
reg[7:0] merge_weights_V_52_d0;
reg[7:0] merge_weights_V_53_address0;
reg merge_weights_V_53_ce0;
reg merge_weights_V_53_we0;
reg[7:0] merge_weights_V_53_d0;
reg[7:0] merge_weights_V_54_address0;
reg merge_weights_V_54_ce0;
reg merge_weights_V_54_we0;
reg[7:0] merge_weights_V_54_d0;
reg[7:0] merge_weights_V_55_address0;
reg merge_weights_V_55_ce0;
reg merge_weights_V_55_we0;
reg[7:0] merge_weights_V_55_d0;
reg[7:0] merge_weights_V_56_address0;
reg merge_weights_V_56_ce0;
reg merge_weights_V_56_we0;
reg[7:0] merge_weights_V_56_d0;
reg[7:0] merge_weights_V_57_address0;
reg merge_weights_V_57_ce0;
reg merge_weights_V_57_we0;
reg[7:0] merge_weights_V_57_d0;
reg[7:0] merge_weights_V_58_address0;
reg merge_weights_V_58_ce0;
reg merge_weights_V_58_we0;
reg[7:0] merge_weights_V_58_d0;
reg[7:0] merge_weights_V_59_address0;
reg merge_weights_V_59_ce0;
reg merge_weights_V_59_we0;
reg[7:0] merge_weights_V_59_d0;
reg[7:0] merge_weights_V_60_address0;
reg merge_weights_V_60_ce0;
reg merge_weights_V_60_we0;
reg[7:0] merge_weights_V_60_d0;
reg[7:0] merge_weights_V_61_address0;
reg merge_weights_V_61_ce0;
reg merge_weights_V_61_we0;
reg[7:0] merge_weights_V_61_d0;
reg[7:0] merge_weights_V_62_address0;
reg merge_weights_V_62_ce0;
reg merge_weights_V_62_we0;
reg[7:0] merge_weights_V_62_d0;
reg[7:0] merge_weights_V_63_address0;
reg merge_weights_V_63_ce0;
reg merge_weights_V_63_we0;
reg[7:0] merge_weights_V_63_d0;
reg[3:0] hard_partition_V_0_address0;
reg hard_partition_V_0_ce0;
reg hard_partition_V_0_we0;
reg hard_partition_V_1_ce0;
reg hard_partition_V_1_we0;
reg hard_partition_V_2_ce0;
reg hard_partition_V_2_we0;
reg hard_partition_V_3_ce0;
reg hard_partition_V_3_we0;
reg hard_partition_V_4_ce0;
reg hard_partition_V_4_we0;
reg hard_partition_V_5_ce0;
reg hard_partition_V_5_we0;
reg hard_partition_V_6_ce0;
reg hard_partition_V_6_we0;
reg hard_partition_V_7_ce0;
reg hard_partition_V_7_we0;
reg hard_partition_V_8_ce0;
reg hard_partition_V_8_we0;
reg hard_partition_V_9_ce0;
reg hard_partition_V_9_we0;
reg hard_partition_V_10_ce0;
reg hard_partition_V_10_we0;
reg hard_partition_V_11_ce0;
reg hard_partition_V_11_we0;
reg hard_partition_V_12_ce0;
reg hard_partition_V_12_we0;
reg hard_partition_V_13_ce0;
reg hard_partition_V_13_we0;
reg hard_partition_V_14_ce0;
reg hard_partition_V_14_we0;
reg hard_partition_V_15_ce0;
reg hard_partition_V_15_we0;
reg hard_partition_V_16_ce0;
reg hard_partition_V_16_we0;
reg hard_partition_V_17_ce0;
reg hard_partition_V_17_we0;
reg hard_partition_V_18_ce0;
reg hard_partition_V_18_we0;
reg hard_partition_V_19_ce0;
reg hard_partition_V_19_we0;
reg hard_partition_V_20_ce0;
reg hard_partition_V_20_we0;
reg hard_partition_V_21_ce0;
reg hard_partition_V_21_we0;
reg hard_partition_V_22_ce0;
reg hard_partition_V_22_we0;
reg hard_partition_V_23_ce0;
reg hard_partition_V_23_we0;
reg hard_partition_V_24_ce0;
reg hard_partition_V_24_we0;
reg hard_partition_V_25_ce0;
reg hard_partition_V_25_we0;
reg hard_partition_V_26_ce0;
reg hard_partition_V_26_we0;
reg hard_partition_V_27_ce0;
reg hard_partition_V_27_we0;
reg hard_partition_V_28_ce0;
reg hard_partition_V_28_we0;
reg hard_partition_V_29_ce0;
reg hard_partition_V_29_we0;
reg hard_partition_V_30_ce0;
reg hard_partition_V_30_we0;
reg hard_partition_V_31_ce0;
reg hard_partition_V_31_we0;

reg   [4:0] ap_CS_fsm;
reg   [2:0] weights_V_0_address0;
reg    weights_V_0_ce0;
reg    weights_V_0_we0;
wire   [7:0] weights_V_0_q0;
reg   [2:0] weights_V_1_address0;
reg    weights_V_1_ce0;
reg    weights_V_1_we0;
wire   [7:0] weights_V_1_q0;
reg   [2:0] weights_V_2_address0;
reg    weights_V_2_ce0;
reg    weights_V_2_we0;
wire   [7:0] weights_V_2_q0;
reg   [2:0] weights_V_3_address0;
reg    weights_V_3_ce0;
reg    weights_V_3_we0;
wire   [7:0] weights_V_3_q0;
reg   [2:0] weights_V_4_address0;
reg    weights_V_4_ce0;
reg    weights_V_4_we0;
wire   [7:0] weights_V_4_q0;
reg   [2:0] weights_V_5_address0;
reg    weights_V_5_ce0;
reg    weights_V_5_we0;
wire   [7:0] weights_V_5_q0;
reg   [2:0] weights_V_6_address0;
reg    weights_V_6_ce0;
reg    weights_V_6_we0;
wire   [7:0] weights_V_6_q0;
reg   [2:0] weights_V_7_address0;
reg    weights_V_7_ce0;
reg    weights_V_7_we0;
wire   [7:0] weights_V_7_q0;
reg   [2:0] weights_V_8_address0;
reg    weights_V_8_ce0;
reg    weights_V_8_we0;
wire   [7:0] weights_V_8_q0;
reg   [2:0] weights_V_9_address0;
reg    weights_V_9_ce0;
reg    weights_V_9_we0;
wire   [7:0] weights_V_9_q0;
reg   [2:0] weights_V_10_address0;
reg    weights_V_10_ce0;
reg    weights_V_10_we0;
wire   [7:0] weights_V_10_q0;
reg   [2:0] weights_V_11_address0;
reg    weights_V_11_ce0;
reg    weights_V_11_we0;
wire   [7:0] weights_V_11_q0;
reg   [2:0] weights_V_12_address0;
reg    weights_V_12_ce0;
reg    weights_V_12_we0;
wire   [7:0] weights_V_12_q0;
reg   [2:0] weights_V_13_address0;
reg    weights_V_13_ce0;
reg    weights_V_13_we0;
wire   [7:0] weights_V_13_q0;
reg   [2:0] weights_V_14_address0;
reg    weights_V_14_ce0;
reg    weights_V_14_we0;
wire   [7:0] weights_V_14_q0;
reg   [2:0] weights_V_15_address0;
reg    weights_V_15_ce0;
reg    weights_V_15_we0;
wire   [7:0] weights_V_15_q0;
reg   [2:0] weights_V_16_address0;
reg    weights_V_16_ce0;
reg    weights_V_16_we0;
wire   [7:0] weights_V_16_q0;
reg   [2:0] weights_V_17_address0;
reg    weights_V_17_ce0;
reg    weights_V_17_we0;
wire   [7:0] weights_V_17_q0;
reg   [2:0] weights_V_18_address0;
reg    weights_V_18_ce0;
reg    weights_V_18_we0;
wire   [7:0] weights_V_18_q0;
reg   [2:0] weights_V_19_address0;
reg    weights_V_19_ce0;
reg    weights_V_19_we0;
wire   [7:0] weights_V_19_q0;
reg   [2:0] weights_V_20_address0;
reg    weights_V_20_ce0;
reg    weights_V_20_we0;
wire   [7:0] weights_V_20_q0;
reg   [2:0] weights_V_21_address0;
reg    weights_V_21_ce0;
reg    weights_V_21_we0;
wire   [7:0] weights_V_21_q0;
reg   [2:0] weights_V_22_address0;
reg    weights_V_22_ce0;
reg    weights_V_22_we0;
wire   [7:0] weights_V_22_q0;
reg   [2:0] weights_V_23_address0;
reg    weights_V_23_ce0;
reg    weights_V_23_we0;
wire   [7:0] weights_V_23_q0;
reg   [2:0] weights_V_24_address0;
reg    weights_V_24_ce0;
reg    weights_V_24_we0;
wire   [7:0] weights_V_24_q0;
reg   [2:0] weights_V_25_address0;
reg    weights_V_25_ce0;
reg    weights_V_25_we0;
wire   [7:0] weights_V_25_q0;
reg   [2:0] weights_V_26_address0;
reg    weights_V_26_ce0;
reg    weights_V_26_we0;
wire   [7:0] weights_V_26_q0;
reg   [2:0] weights_V_27_address0;
reg    weights_V_27_ce0;
reg    weights_V_27_we0;
wire   [7:0] weights_V_27_q0;
reg   [2:0] weights_V_28_address0;
reg    weights_V_28_ce0;
reg    weights_V_28_we0;
wire   [7:0] weights_V_28_q0;
reg   [2:0] weights_V_29_address0;
reg    weights_V_29_ce0;
reg    weights_V_29_we0;
wire   [7:0] weights_V_29_q0;
reg   [2:0] weights_V_30_address0;
reg    weights_V_30_ce0;
reg    weights_V_30_we0;
wire   [7:0] weights_V_30_q0;
reg   [2:0] weights_V_31_address0;
reg    weights_V_31_ce0;
reg    weights_V_31_we0;
wire   [7:0] weights_V_31_q0;
reg   [2:0] weights_V_32_address0;
reg    weights_V_32_ce0;
reg    weights_V_32_we0;
wire   [7:0] weights_V_32_q0;
reg   [2:0] weights_V_33_address0;
reg    weights_V_33_ce0;
reg    weights_V_33_we0;
wire   [7:0] weights_V_33_q0;
reg   [2:0] weights_V_34_address0;
reg    weights_V_34_ce0;
reg    weights_V_34_we0;
wire   [7:0] weights_V_34_q0;
reg   [2:0] weights_V_35_address0;
reg    weights_V_35_ce0;
reg    weights_V_35_we0;
wire   [7:0] weights_V_35_q0;
reg   [2:0] weights_V_36_address0;
reg    weights_V_36_ce0;
reg    weights_V_36_we0;
wire   [7:0] weights_V_36_q0;
reg   [2:0] weights_V_37_address0;
reg    weights_V_37_ce0;
reg    weights_V_37_we0;
wire   [7:0] weights_V_37_q0;
reg   [2:0] weights_V_38_address0;
reg    weights_V_38_ce0;
reg    weights_V_38_we0;
wire   [7:0] weights_V_38_q0;
reg   [2:0] weights_V_39_address0;
reg    weights_V_39_ce0;
reg    weights_V_39_we0;
wire   [7:0] weights_V_39_q0;
reg   [2:0] weights_V_40_address0;
reg    weights_V_40_ce0;
reg    weights_V_40_we0;
wire   [7:0] weights_V_40_q0;
reg   [2:0] weights_V_41_address0;
reg    weights_V_41_ce0;
reg    weights_V_41_we0;
wire   [7:0] weights_V_41_q0;
reg   [2:0] weights_V_42_address0;
reg    weights_V_42_ce0;
reg    weights_V_42_we0;
wire   [7:0] weights_V_42_q0;
reg   [2:0] weights_V_43_address0;
reg    weights_V_43_ce0;
reg    weights_V_43_we0;
wire   [7:0] weights_V_43_q0;
reg   [2:0] weights_V_44_address0;
reg    weights_V_44_ce0;
reg    weights_V_44_we0;
wire   [7:0] weights_V_44_q0;
reg   [2:0] weights_V_45_address0;
reg    weights_V_45_ce0;
reg    weights_V_45_we0;
wire   [7:0] weights_V_45_q0;
reg   [2:0] weights_V_46_address0;
reg    weights_V_46_ce0;
reg    weights_V_46_we0;
wire   [7:0] weights_V_46_q0;
reg   [2:0] weights_V_47_address0;
reg    weights_V_47_ce0;
reg    weights_V_47_we0;
wire   [7:0] weights_V_47_q0;
reg   [2:0] weights_V_48_address0;
reg    weights_V_48_ce0;
reg    weights_V_48_we0;
wire   [7:0] weights_V_48_q0;
reg   [2:0] weights_V_49_address0;
reg    weights_V_49_ce0;
reg    weights_V_49_we0;
wire   [7:0] weights_V_49_q0;
reg   [2:0] weights_V_50_address0;
reg    weights_V_50_ce0;
reg    weights_V_50_we0;
wire   [7:0] weights_V_50_q0;
reg   [2:0] weights_V_51_address0;
reg    weights_V_51_ce0;
reg    weights_V_51_we0;
wire   [7:0] weights_V_51_q0;
reg   [2:0] weights_V_52_address0;
reg    weights_V_52_ce0;
reg    weights_V_52_we0;
wire   [7:0] weights_V_52_q0;
reg   [2:0] weights_V_53_address0;
reg    weights_V_53_ce0;
reg    weights_V_53_we0;
wire   [7:0] weights_V_53_q0;
reg   [2:0] weights_V_54_address0;
reg    weights_V_54_ce0;
reg    weights_V_54_we0;
wire   [7:0] weights_V_54_q0;
reg   [2:0] weights_V_55_address0;
reg    weights_V_55_ce0;
reg    weights_V_55_we0;
wire   [7:0] weights_V_55_q0;
reg   [2:0] weights_V_56_address0;
reg    weights_V_56_ce0;
reg    weights_V_56_we0;
wire   [7:0] weights_V_56_q0;
reg   [2:0] weights_V_57_address0;
reg    weights_V_57_ce0;
reg    weights_V_57_we0;
wire   [7:0] weights_V_57_q0;
reg   [2:0] weights_V_58_address0;
reg    weights_V_58_ce0;
reg    weights_V_58_we0;
wire   [7:0] weights_V_58_q0;
reg   [2:0] weights_V_59_address0;
reg    weights_V_59_ce0;
reg    weights_V_59_we0;
wire   [7:0] weights_V_59_q0;
reg   [2:0] weights_V_60_address0;
reg    weights_V_60_ce0;
reg    weights_V_60_we0;
wire   [7:0] weights_V_60_q0;
reg   [2:0] weights_V_61_address0;
reg    weights_V_61_ce0;
reg    weights_V_61_we0;
wire   [7:0] weights_V_61_q0;
reg   [2:0] weights_V_62_address0;
reg    weights_V_62_ce0;
reg    weights_V_62_we0;
wire   [7:0] weights_V_62_q0;
reg   [2:0] weights_V_63_address0;
reg    weights_V_63_ce0;
reg    weights_V_63_we0;
wire   [7:0] weights_V_63_q0;
reg    cdma_blk_n_AW;
reg    cdma_blk_n_W;
reg    cdma_blk_n_B;
reg    cdma_buf_V_blk_n_AR;
reg    cdma_buf_V_blk_n_R;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [9:0] indvar_reg_3579;
reg   [7:0] last_value_V_s_reg_3590;
reg   [7:0] last_value_V_62_reg_3602;
reg   [7:0] last_value_V_61_reg_3614;
reg   [7:0] last_value_V_60_reg_3626;
reg   [7:0] last_value_V_59_reg_3638;
reg   [7:0] last_value_V_58_reg_3650;
reg   [7:0] last_value_V_57_reg_3662;
reg   [7:0] last_value_V_56_reg_3674;
reg   [7:0] last_value_V_55_reg_3686;
reg   [7:0] last_value_V_54_reg_3698;
reg   [7:0] last_value_V_53_reg_3710;
reg   [7:0] last_value_V_52_reg_3722;
reg   [7:0] last_value_V_51_reg_3734;
reg   [7:0] last_value_V_50_reg_3746;
reg   [7:0] last_value_V_49_reg_3758;
reg   [7:0] last_value_V_48_reg_3770;
reg   [7:0] last_value_V_47_reg_3782;
reg   [7:0] last_value_V_46_reg_3794;
reg   [7:0] last_value_V_45_reg_3806;
reg   [7:0] last_value_V_44_reg_3818;
reg   [7:0] last_value_V_43_reg_3830;
reg   [7:0] last_value_V_42_reg_3842;
reg   [7:0] last_value_V_41_reg_3854;
reg   [7:0] last_value_V_40_reg_3866;
reg   [7:0] last_value_V_39_reg_3878;
reg   [7:0] last_value_V_38_reg_3890;
reg   [7:0] last_value_V_37_reg_3902;
reg   [7:0] last_value_V_36_reg_3914;
reg   [7:0] last_value_V_35_reg_3926;
reg   [7:0] last_value_V_34_reg_3938;
reg   [7:0] last_value_V_33_reg_3950;
reg   [7:0] last_value_V_32_reg_3962;
reg   [7:0] last_value_V_31_reg_3974;
reg   [7:0] last_value_V_30_reg_3986;
reg   [7:0] last_value_V_29_reg_3998;
reg   [7:0] last_value_V_28_reg_4010;
reg   [7:0] last_value_V_27_reg_4022;
reg   [7:0] last_value_V_26_reg_4034;
reg   [7:0] last_value_V_25_reg_4046;
reg   [7:0] last_value_V_24_reg_4058;
reg   [7:0] last_value_V_23_reg_4070;
reg   [7:0] last_value_V_22_reg_4082;
reg   [7:0] last_value_V_21_reg_4094;
reg   [7:0] last_value_V_20_reg_4106;
reg   [7:0] last_value_V_19_reg_4118;
reg   [7:0] last_value_V_18_reg_4130;
reg   [7:0] last_value_V_17_reg_4142;
reg   [7:0] last_value_V_16_reg_4154;
reg   [7:0] last_value_V_15_reg_4166;
reg   [7:0] last_value_V_14_reg_4178;
reg   [7:0] last_value_V_13_reg_4190;
reg   [7:0] last_value_V_12_reg_4202;
reg   [7:0] last_value_V_11_reg_4214;
reg   [7:0] last_value_V_10_reg_4226;
reg   [7:0] last_value_V_9_reg_4238;
reg   [7:0] last_value_V_8_reg_4250;
reg   [7:0] last_value_V_7_reg_4262;
reg   [7:0] last_value_V_6_reg_4274;
reg   [7:0] last_value_V_5_reg_4286;
reg   [7:0] last_value_V_4_reg_4298;
reg   [7:0] last_value_V_3_reg_4310;
reg   [7:0] last_value_V_2_reg_4322;
reg   [7:0] last_value_V_1_reg_4334;
reg   [7:0] last_value_V_reg_4346;
reg   [6:0] last_V_reg_4358;
reg   [7:0] gray_reg_4369;
reg   [9:0] indvar1_reg_4406;
reg   [7:0] reg_4417;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] reg_4485;
wire    ap_block_state26_pp2_stage0_iter0;
reg    ap_block_state27_pp2_stage0_iter1;
wire    ap_block_state28_pp2_stage0_iter2;
reg    ap_block_pp2_stage0_11001;
wire   [31:0] cdma_buf_V_addr_reg_6105;
reg    ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY;
wire   [0:0] exitcond1_fu_4528_p2;
wire   [9:0] indvar_next_fu_4534_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] tmp_fu_4540_p1;
reg   [2:0] tmp_reg_6120;
reg   [2:0] tmp_reg_6120_pp0_iter1_reg;
reg   [5:0] p_t_reg_6125;
reg   [5:0] p_t_reg_6125_pp0_iter1_reg;
wire   [0:0] exitcond4_fu_4621_p2;
reg   [0:0] exitcond4_reg_6129;
wire    ap_block_state14_pp1_stage0_iter0;
wire    ap_block_state15_pp1_stage0_iter1;
wire    ap_block_state16_pp1_stage0_iter2;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] exitcond4_reg_6129_pp1_iter1_reg;
wire   [6:0] now_V_fu_4641_p2;
reg   [6:0] now_V_reg_6133;
reg    ap_enable_reg_pp1_iter0;
reg   [6:0] now_V_reg_6133_pp1_iter1_reg;
wire   [6:0] r_V_fu_4647_p2;
wire   [0:0] tmp_s_fu_4653_p2;
reg   [0:0] tmp_s_reg_6143;
wire   [7:0] gray_1_fu_4727_p2;
wire   [7:0] last_value_0_V_fu_4745_p3;
reg   [7:0] last_value_0_V_reg_6536;
reg    ap_enable_reg_pp1_iter1;
wire   [7:0] last_value_1_V_fu_4764_p3;
reg   [7:0] last_value_1_V_reg_6542;
wire   [7:0] last_value_2_V_fu_4783_p3;
reg   [7:0] last_value_2_V_reg_6548;
wire   [7:0] last_value_3_V_fu_4802_p3;
reg   [7:0] last_value_3_V_reg_6554;
wire   [7:0] last_value_4_V_fu_4821_p3;
reg   [7:0] last_value_4_V_reg_6560;
wire   [7:0] last_value_5_V_fu_4840_p3;
reg   [7:0] last_value_5_V_reg_6566;
wire   [7:0] last_value_6_V_fu_4859_p3;
reg   [7:0] last_value_6_V_reg_6572;
wire   [7:0] last_value_7_V_fu_4878_p3;
reg   [7:0] last_value_7_V_reg_6578;
wire   [7:0] last_value_8_V_fu_4897_p3;
reg   [7:0] last_value_8_V_reg_6584;
wire   [7:0] last_value_9_V_fu_4916_p3;
reg   [7:0] last_value_9_V_reg_6590;
wire   [7:0] last_value_10_V_fu_4935_p3;
reg   [7:0] last_value_10_V_reg_6596;
wire   [7:0] last_value_11_V_fu_4954_p3;
reg   [7:0] last_value_11_V_reg_6602;
wire   [7:0] last_value_12_V_fu_4973_p3;
reg   [7:0] last_value_12_V_reg_6608;
wire   [7:0] last_value_13_V_fu_4992_p3;
reg   [7:0] last_value_13_V_reg_6614;
wire   [7:0] last_value_14_V_fu_5011_p3;
reg   [7:0] last_value_14_V_reg_6620;
wire   [7:0] last_value_15_V_fu_5030_p3;
reg   [7:0] last_value_15_V_reg_6626;
wire   [7:0] last_value_16_V_fu_5049_p3;
reg   [7:0] last_value_16_V_reg_6632;
wire   [7:0] last_value_17_V_fu_5068_p3;
reg   [7:0] last_value_17_V_reg_6638;
wire   [7:0] last_value_18_V_fu_5087_p3;
reg   [7:0] last_value_18_V_reg_6644;
wire   [7:0] last_value_19_V_fu_5106_p3;
reg   [7:0] last_value_19_V_reg_6650;
wire   [7:0] last_value_20_V_fu_5125_p3;
reg   [7:0] last_value_20_V_reg_6656;
wire   [7:0] last_value_21_V_fu_5144_p3;
reg   [7:0] last_value_21_V_reg_6662;
wire   [7:0] last_value_22_V_fu_5163_p3;
reg   [7:0] last_value_22_V_reg_6668;
wire   [7:0] last_value_23_V_fu_5182_p3;
reg   [7:0] last_value_23_V_reg_6674;
wire   [7:0] last_value_24_V_fu_5201_p3;
reg   [7:0] last_value_24_V_reg_6680;
wire   [7:0] last_value_25_V_fu_5220_p3;
reg   [7:0] last_value_25_V_reg_6686;
wire   [7:0] last_value_26_V_fu_5239_p3;
reg   [7:0] last_value_26_V_reg_6692;
wire   [7:0] last_value_27_V_fu_5258_p3;
reg   [7:0] last_value_27_V_reg_6698;
wire   [7:0] last_value_28_V_fu_5277_p3;
reg   [7:0] last_value_28_V_reg_6704;
wire   [7:0] last_value_29_V_fu_5296_p3;
reg   [7:0] last_value_29_V_reg_6710;
wire   [7:0] last_value_30_V_fu_5315_p3;
reg   [7:0] last_value_30_V_reg_6716;
wire   [7:0] last_value_31_V_fu_5334_p3;
reg   [7:0] last_value_31_V_reg_6722;
wire   [7:0] last_value_32_V_fu_5353_p3;
reg   [7:0] last_value_32_V_reg_6728;
wire   [7:0] last_value_33_V_fu_5372_p3;
reg   [7:0] last_value_33_V_reg_6734;
wire   [7:0] last_value_34_V_fu_5391_p3;
reg   [7:0] last_value_34_V_reg_6740;
wire   [7:0] last_value_35_V_fu_5410_p3;
reg   [7:0] last_value_35_V_reg_6746;
wire   [7:0] last_value_36_V_fu_5429_p3;
reg   [7:0] last_value_36_V_reg_6752;
wire   [7:0] last_value_37_V_fu_5448_p3;
reg   [7:0] last_value_37_V_reg_6758;
wire   [7:0] last_value_38_V_fu_5467_p3;
reg   [7:0] last_value_38_V_reg_6764;
wire   [7:0] last_value_39_V_fu_5486_p3;
reg   [7:0] last_value_39_V_reg_6770;
wire   [7:0] last_value_40_V_fu_5505_p3;
reg   [7:0] last_value_40_V_reg_6776;
wire   [7:0] last_value_41_V_fu_5524_p3;
reg   [7:0] last_value_41_V_reg_6782;
wire   [7:0] last_value_42_V_fu_5543_p3;
reg   [7:0] last_value_42_V_reg_6788;
wire   [7:0] last_value_43_V_fu_5562_p3;
reg   [7:0] last_value_43_V_reg_6794;
wire   [7:0] last_value_44_V_fu_5581_p3;
reg   [7:0] last_value_44_V_reg_6800;
wire   [7:0] last_value_45_V_fu_5600_p3;
reg   [7:0] last_value_45_V_reg_6806;
wire   [7:0] last_value_46_V_fu_5619_p3;
reg   [7:0] last_value_46_V_reg_6812;
wire   [7:0] last_value_47_V_fu_5638_p3;
reg   [7:0] last_value_47_V_reg_6818;
wire   [7:0] last_value_48_V_fu_5657_p3;
reg   [7:0] last_value_48_V_reg_6824;
wire   [7:0] last_value_49_V_fu_5676_p3;
reg   [7:0] last_value_49_V_reg_6830;
wire   [7:0] last_value_50_V_fu_5695_p3;
reg   [7:0] last_value_50_V_reg_6836;
wire   [7:0] last_value_51_V_fu_5714_p3;
reg   [7:0] last_value_51_V_reg_6842;
wire   [7:0] last_value_52_V_fu_5733_p3;
reg   [7:0] last_value_52_V_reg_6848;
wire   [7:0] last_value_53_V_fu_5752_p3;
reg   [7:0] last_value_53_V_reg_6854;
wire   [7:0] last_value_54_V_fu_5771_p3;
reg   [7:0] last_value_54_V_reg_6860;
wire   [7:0] last_value_55_V_fu_5790_p3;
reg   [7:0] last_value_55_V_reg_6866;
wire   [7:0] last_value_56_V_fu_5809_p3;
reg   [7:0] last_value_56_V_reg_6872;
wire   [7:0] last_value_57_V_fu_5828_p3;
reg   [7:0] last_value_57_V_reg_6878;
wire   [7:0] last_value_58_V_fu_5847_p3;
reg   [7:0] last_value_58_V_reg_6884;
wire   [7:0] last_value_59_V_fu_5866_p3;
reg   [7:0] last_value_59_V_reg_6890;
wire   [7:0] last_value_60_V_fu_5885_p3;
reg   [7:0] last_value_60_V_reg_6896;
wire   [7:0] last_value_61_V_fu_5904_p3;
reg   [7:0] last_value_61_V_reg_6902;
wire   [7:0] last_value_62_V_fu_5923_p3;
reg   [7:0] last_value_62_V_reg_6908;
wire   [7:0] last_value_63_V_fu_5942_p3;
reg   [7:0] last_value_63_V_reg_6914;
wire   [31:0] cdma_buf_V_addr_1_reg_6920;
wire   [0:0] exitcond_fu_6023_p2;
wire   [9:0] indvar_next1_fu_6029_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [4:0] tmp_218_fu_6035_p1;
reg   [4:0] tmp_218_reg_6935;
reg   [4:0] tmp_218_reg_6935_pp2_iter1_reg;
reg   [4:0] newIndex_reg_6939;
reg   [4:0] newIndex_reg_6939_pp2_iter1_reg;
reg    ap_sig_ioackin_m_axi_cdma_AWREADY;
reg    ap_sig_ioackin_m_axi_cdma_WREADY;
reg    ap_block_state30_io;
reg    ap_block_state31_io;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state14;
reg    ap_enable_reg_pp1_iter2;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state26;
reg    ap_enable_reg_pp2_iter2;
reg   [7:0] ap_phi_mux_last_value_V_s_phi_fu_3594_p4;
wire    ap_block_pp1_stage0;
reg   [7:0] ap_phi_mux_last_value_V_62_phi_fu_3606_p4;
reg   [7:0] ap_phi_mux_last_value_V_61_phi_fu_3618_p4;
reg   [7:0] ap_phi_mux_last_value_V_60_phi_fu_3630_p4;
reg   [7:0] ap_phi_mux_last_value_V_59_phi_fu_3642_p4;
reg   [7:0] ap_phi_mux_last_value_V_58_phi_fu_3654_p4;
reg   [7:0] ap_phi_mux_last_value_V_57_phi_fu_3666_p4;
reg   [7:0] ap_phi_mux_last_value_V_56_phi_fu_3678_p4;
reg   [7:0] ap_phi_mux_last_value_V_55_phi_fu_3690_p4;
reg   [7:0] ap_phi_mux_last_value_V_54_phi_fu_3702_p4;
reg   [7:0] ap_phi_mux_last_value_V_53_phi_fu_3714_p4;
reg   [7:0] ap_phi_mux_last_value_V_52_phi_fu_3726_p4;
reg   [7:0] ap_phi_mux_last_value_V_51_phi_fu_3738_p4;
reg   [7:0] ap_phi_mux_last_value_V_50_phi_fu_3750_p4;
reg   [7:0] ap_phi_mux_last_value_V_49_phi_fu_3762_p4;
reg   [7:0] ap_phi_mux_last_value_V_48_phi_fu_3774_p4;
reg   [7:0] ap_phi_mux_last_value_V_47_phi_fu_3786_p4;
reg   [7:0] ap_phi_mux_last_value_V_46_phi_fu_3798_p4;
reg   [7:0] ap_phi_mux_last_value_V_45_phi_fu_3810_p4;
reg   [7:0] ap_phi_mux_last_value_V_44_phi_fu_3822_p4;
reg   [7:0] ap_phi_mux_last_value_V_43_phi_fu_3834_p4;
reg   [7:0] ap_phi_mux_last_value_V_42_phi_fu_3846_p4;
reg   [7:0] ap_phi_mux_last_value_V_41_phi_fu_3858_p4;
reg   [7:0] ap_phi_mux_last_value_V_40_phi_fu_3870_p4;
reg   [7:0] ap_phi_mux_last_value_V_39_phi_fu_3882_p4;
reg   [7:0] ap_phi_mux_last_value_V_38_phi_fu_3894_p4;
reg   [7:0] ap_phi_mux_last_value_V_37_phi_fu_3906_p4;
reg   [7:0] ap_phi_mux_last_value_V_36_phi_fu_3918_p4;
reg   [7:0] ap_phi_mux_last_value_V_35_phi_fu_3930_p4;
reg   [7:0] ap_phi_mux_last_value_V_34_phi_fu_3942_p4;
reg   [7:0] ap_phi_mux_last_value_V_33_phi_fu_3954_p4;
reg   [7:0] ap_phi_mux_last_value_V_32_phi_fu_3966_p4;
reg   [7:0] ap_phi_mux_last_value_V_31_phi_fu_3978_p4;
reg   [7:0] ap_phi_mux_last_value_V_30_phi_fu_3990_p4;
reg   [7:0] ap_phi_mux_last_value_V_29_phi_fu_4002_p4;
reg   [7:0] ap_phi_mux_last_value_V_28_phi_fu_4014_p4;
reg   [7:0] ap_phi_mux_last_value_V_27_phi_fu_4026_p4;
reg   [7:0] ap_phi_mux_last_value_V_26_phi_fu_4038_p4;
reg   [7:0] ap_phi_mux_last_value_V_25_phi_fu_4050_p4;
reg   [7:0] ap_phi_mux_last_value_V_24_phi_fu_4062_p4;
reg   [7:0] ap_phi_mux_last_value_V_23_phi_fu_4074_p4;
reg   [7:0] ap_phi_mux_last_value_V_22_phi_fu_4086_p4;
reg   [7:0] ap_phi_mux_last_value_V_21_phi_fu_4098_p4;
reg   [7:0] ap_phi_mux_last_value_V_20_phi_fu_4110_p4;
reg   [7:0] ap_phi_mux_last_value_V_19_phi_fu_4122_p4;
reg   [7:0] ap_phi_mux_last_value_V_18_phi_fu_4134_p4;
reg   [7:0] ap_phi_mux_last_value_V_17_phi_fu_4146_p4;
reg   [7:0] ap_phi_mux_last_value_V_16_phi_fu_4158_p4;
reg   [7:0] ap_phi_mux_last_value_V_15_phi_fu_4170_p4;
reg   [7:0] ap_phi_mux_last_value_V_14_phi_fu_4182_p4;
reg   [7:0] ap_phi_mux_last_value_V_13_phi_fu_4194_p4;
reg   [7:0] ap_phi_mux_last_value_V_12_phi_fu_4206_p4;
reg   [7:0] ap_phi_mux_last_value_V_11_phi_fu_4218_p4;
reg   [7:0] ap_phi_mux_last_value_V_10_phi_fu_4230_p4;
reg   [7:0] ap_phi_mux_last_value_V_9_phi_fu_4242_p4;
reg   [7:0] ap_phi_mux_last_value_V_8_phi_fu_4254_p4;
reg   [7:0] ap_phi_mux_last_value_V_7_phi_fu_4266_p4;
reg   [7:0] ap_phi_mux_last_value_V_6_phi_fu_4278_p4;
reg   [7:0] ap_phi_mux_last_value_V_5_phi_fu_4290_p4;
reg   [7:0] ap_phi_mux_last_value_V_4_phi_fu_4302_p4;
reg   [7:0] ap_phi_mux_last_value_V_3_phi_fu_4314_p4;
reg   [7:0] ap_phi_mux_last_value_V_2_phi_fu_4326_p4;
reg   [7:0] ap_phi_mux_last_value_V_1_phi_fu_4338_p4;
reg   [7:0] ap_phi_mux_last_value_V_phi_fu_4350_p4;
reg   [6:0] ap_phi_mux_last_V_phi_fu_4362_p4;
reg   [2:0] ap_phi_mux_delta_id_s_phi_fu_4383_p14;
wire   [2:0] ap_phi_reg_pp1_iter0_delta_id_s_reg_4380;
wire   [63:0] tmp_27_cast_fu_4554_p1;
wire   [63:0] tmp_43_fu_4659_p1;
wire   [63:0] tmp_44_fu_5949_p1;
wire   [63:0] newIndex1_fu_6049_p1;
reg    ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY;
reg    ap_reg_ioackin_m_axi_cdma_AWREADY;
reg    ap_reg_ioackin_m_axi_cdma_WREADY;
wire   [6:0] tmp_30_cast_fu_4631_p4;
wire   [6:0] tmp_217_fu_4627_p1;
wire   [7:0] tmp_46_fu_4739_p2;
wire   [7:0] tmp_45_fu_4733_p2;
wire   [7:0] tmp_71_1_fu_4758_p2;
wire   [7:0] tmp_73_1_fu_4752_p2;
wire   [7:0] tmp_71_2_fu_4777_p2;
wire   [7:0] tmp_73_2_fu_4771_p2;
wire   [7:0] tmp_71_3_fu_4796_p2;
wire   [7:0] tmp_73_3_fu_4790_p2;
wire   [7:0] tmp_71_4_fu_4815_p2;
wire   [7:0] tmp_73_4_fu_4809_p2;
wire   [7:0] tmp_71_5_fu_4834_p2;
wire   [7:0] tmp_73_5_fu_4828_p2;
wire   [7:0] tmp_71_6_fu_4853_p2;
wire   [7:0] tmp_73_6_fu_4847_p2;
wire   [7:0] tmp_71_7_fu_4872_p2;
wire   [7:0] tmp_73_7_fu_4866_p2;
wire   [7:0] tmp_71_8_fu_4891_p2;
wire   [7:0] tmp_73_8_fu_4885_p2;
wire   [7:0] tmp_71_9_fu_4910_p2;
wire   [7:0] tmp_73_9_fu_4904_p2;
wire   [7:0] tmp_71_s_fu_4929_p2;
wire   [7:0] tmp_73_s_fu_4923_p2;
wire   [7:0] tmp_71_10_fu_4948_p2;
wire   [7:0] tmp_73_10_fu_4942_p2;
wire   [7:0] tmp_71_11_fu_4967_p2;
wire   [7:0] tmp_73_11_fu_4961_p2;
wire   [7:0] tmp_71_12_fu_4986_p2;
wire   [7:0] tmp_73_12_fu_4980_p2;
wire   [7:0] tmp_71_13_fu_5005_p2;
wire   [7:0] tmp_73_13_fu_4999_p2;
wire   [7:0] tmp_71_14_fu_5024_p2;
wire   [7:0] tmp_73_14_fu_5018_p2;
wire   [7:0] tmp_71_15_fu_5043_p2;
wire   [7:0] tmp_73_15_fu_5037_p2;
wire   [7:0] tmp_71_16_fu_5062_p2;
wire   [7:0] tmp_73_16_fu_5056_p2;
wire   [7:0] tmp_71_17_fu_5081_p2;
wire   [7:0] tmp_73_17_fu_5075_p2;
wire   [7:0] tmp_71_18_fu_5100_p2;
wire   [7:0] tmp_73_18_fu_5094_p2;
wire   [7:0] tmp_71_19_fu_5119_p2;
wire   [7:0] tmp_73_19_fu_5113_p2;
wire   [7:0] tmp_71_20_fu_5138_p2;
wire   [7:0] tmp_73_20_fu_5132_p2;
wire   [7:0] tmp_71_21_fu_5157_p2;
wire   [7:0] tmp_73_21_fu_5151_p2;
wire   [7:0] tmp_71_22_fu_5176_p2;
wire   [7:0] tmp_73_22_fu_5170_p2;
wire   [7:0] tmp_71_23_fu_5195_p2;
wire   [7:0] tmp_73_23_fu_5189_p2;
wire   [7:0] tmp_71_24_fu_5214_p2;
wire   [7:0] tmp_73_24_fu_5208_p2;
wire   [7:0] tmp_71_25_fu_5233_p2;
wire   [7:0] tmp_73_25_fu_5227_p2;
wire   [7:0] tmp_71_26_fu_5252_p2;
wire   [7:0] tmp_73_26_fu_5246_p2;
wire   [7:0] tmp_71_27_fu_5271_p2;
wire   [7:0] tmp_73_27_fu_5265_p2;
wire   [7:0] tmp_71_28_fu_5290_p2;
wire   [7:0] tmp_73_28_fu_5284_p2;
wire   [7:0] tmp_71_29_fu_5309_p2;
wire   [7:0] tmp_73_29_fu_5303_p2;
wire   [7:0] tmp_71_30_fu_5328_p2;
wire   [7:0] tmp_73_30_fu_5322_p2;
wire   [7:0] tmp_71_31_fu_5347_p2;
wire   [7:0] tmp_73_31_fu_5341_p2;
wire   [7:0] tmp_71_32_fu_5366_p2;
wire   [7:0] tmp_73_32_fu_5360_p2;
wire   [7:0] tmp_71_33_fu_5385_p2;
wire   [7:0] tmp_73_33_fu_5379_p2;
wire   [7:0] tmp_71_34_fu_5404_p2;
wire   [7:0] tmp_73_34_fu_5398_p2;
wire   [7:0] tmp_71_35_fu_5423_p2;
wire   [7:0] tmp_73_35_fu_5417_p2;
wire   [7:0] tmp_71_36_fu_5442_p2;
wire   [7:0] tmp_73_36_fu_5436_p2;
wire   [7:0] tmp_71_37_fu_5461_p2;
wire   [7:0] tmp_73_37_fu_5455_p2;
wire   [7:0] tmp_71_38_fu_5480_p2;
wire   [7:0] tmp_73_38_fu_5474_p2;
wire   [7:0] tmp_71_39_fu_5499_p2;
wire   [7:0] tmp_73_39_fu_5493_p2;
wire   [7:0] tmp_71_40_fu_5518_p2;
wire   [7:0] tmp_73_40_fu_5512_p2;
wire   [7:0] tmp_71_41_fu_5537_p2;
wire   [7:0] tmp_73_41_fu_5531_p2;
wire   [7:0] tmp_71_42_fu_5556_p2;
wire   [7:0] tmp_73_42_fu_5550_p2;
wire   [7:0] tmp_71_43_fu_5575_p2;
wire   [7:0] tmp_73_43_fu_5569_p2;
wire   [7:0] tmp_71_44_fu_5594_p2;
wire   [7:0] tmp_73_44_fu_5588_p2;
wire   [7:0] tmp_71_45_fu_5613_p2;
wire   [7:0] tmp_73_45_fu_5607_p2;
wire   [7:0] tmp_71_46_fu_5632_p2;
wire   [7:0] tmp_73_46_fu_5626_p2;
wire   [7:0] tmp_71_47_fu_5651_p2;
wire   [7:0] tmp_73_47_fu_5645_p2;
wire   [7:0] tmp_71_48_fu_5670_p2;
wire   [7:0] tmp_73_48_fu_5664_p2;
wire   [7:0] tmp_71_49_fu_5689_p2;
wire   [7:0] tmp_73_49_fu_5683_p2;
wire   [7:0] tmp_71_50_fu_5708_p2;
wire   [7:0] tmp_73_50_fu_5702_p2;
wire   [7:0] tmp_71_51_fu_5727_p2;
wire   [7:0] tmp_73_51_fu_5721_p2;
wire   [7:0] tmp_71_52_fu_5746_p2;
wire   [7:0] tmp_73_52_fu_5740_p2;
wire   [7:0] tmp_71_53_fu_5765_p2;
wire   [7:0] tmp_73_53_fu_5759_p2;
wire   [7:0] tmp_71_54_fu_5784_p2;
wire   [7:0] tmp_73_54_fu_5778_p2;
wire   [7:0] tmp_71_55_fu_5803_p2;
wire   [7:0] tmp_73_55_fu_5797_p2;
wire   [7:0] tmp_71_56_fu_5822_p2;
wire   [7:0] tmp_73_56_fu_5816_p2;
wire   [7:0] tmp_71_57_fu_5841_p2;
wire   [7:0] tmp_73_57_fu_5835_p2;
wire   [7:0] tmp_71_58_fu_5860_p2;
wire   [7:0] tmp_73_58_fu_5854_p2;
wire   [7:0] tmp_71_59_fu_5879_p2;
wire   [7:0] tmp_73_59_fu_5873_p2;
wire   [7:0] tmp_71_60_fu_5898_p2;
wire   [7:0] tmp_73_60_fu_5892_p2;
wire   [7:0] tmp_71_61_fu_5917_p2;
wire   [7:0] tmp_73_61_fu_5911_p2;
wire   [7:0] tmp_71_62_fu_5936_p2;
wire   [7:0] tmp_73_62_fu_5930_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_2151;
reg    ap_condition_2225;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 indvar_reg_3579 = 10'd0;
#0 last_value_V_s_reg_3590 = 8'd0;
#0 last_value_V_62_reg_3602 = 8'd0;
#0 last_value_V_61_reg_3614 = 8'd0;
#0 last_value_V_60_reg_3626 = 8'd0;
#0 last_value_V_59_reg_3638 = 8'd0;
#0 last_value_V_58_reg_3650 = 8'd0;
#0 last_value_V_57_reg_3662 = 8'd0;
#0 last_value_V_56_reg_3674 = 8'd0;
#0 last_value_V_55_reg_3686 = 8'd0;
#0 last_value_V_54_reg_3698 = 8'd0;
#0 last_value_V_53_reg_3710 = 8'd0;
#0 last_value_V_52_reg_3722 = 8'd0;
#0 last_value_V_51_reg_3734 = 8'd0;
#0 last_value_V_50_reg_3746 = 8'd0;
#0 last_value_V_49_reg_3758 = 8'd0;
#0 last_value_V_48_reg_3770 = 8'd0;
#0 last_value_V_47_reg_3782 = 8'd0;
#0 last_value_V_46_reg_3794 = 8'd0;
#0 last_value_V_45_reg_3806 = 8'd0;
#0 last_value_V_44_reg_3818 = 8'd0;
#0 last_value_V_43_reg_3830 = 8'd0;
#0 last_value_V_42_reg_3842 = 8'd0;
#0 last_value_V_41_reg_3854 = 8'd0;
#0 last_value_V_40_reg_3866 = 8'd0;
#0 last_value_V_39_reg_3878 = 8'd0;
#0 last_value_V_38_reg_3890 = 8'd0;
#0 last_value_V_37_reg_3902 = 8'd0;
#0 last_value_V_36_reg_3914 = 8'd0;
#0 last_value_V_35_reg_3926 = 8'd0;
#0 last_value_V_34_reg_3938 = 8'd0;
#0 last_value_V_33_reg_3950 = 8'd0;
#0 last_value_V_32_reg_3962 = 8'd0;
#0 last_value_V_31_reg_3974 = 8'd0;
#0 last_value_V_30_reg_3986 = 8'd0;
#0 last_value_V_29_reg_3998 = 8'd0;
#0 last_value_V_28_reg_4010 = 8'd0;
#0 last_value_V_27_reg_4022 = 8'd0;
#0 last_value_V_26_reg_4034 = 8'd0;
#0 last_value_V_25_reg_4046 = 8'd0;
#0 last_value_V_24_reg_4058 = 8'd0;
#0 last_value_V_23_reg_4070 = 8'd0;
#0 last_value_V_22_reg_4082 = 8'd0;
#0 last_value_V_21_reg_4094 = 8'd0;
#0 last_value_V_20_reg_4106 = 8'd0;
#0 last_value_V_19_reg_4118 = 8'd0;
#0 last_value_V_18_reg_4130 = 8'd0;
#0 last_value_V_17_reg_4142 = 8'd0;
#0 last_value_V_16_reg_4154 = 8'd0;
#0 last_value_V_15_reg_4166 = 8'd0;
#0 last_value_V_14_reg_4178 = 8'd0;
#0 last_value_V_13_reg_4190 = 8'd0;
#0 last_value_V_12_reg_4202 = 8'd0;
#0 last_value_V_11_reg_4214 = 8'd0;
#0 last_value_V_10_reg_4226 = 8'd0;
#0 last_value_V_9_reg_4238 = 8'd0;
#0 last_value_V_8_reg_4250 = 8'd0;
#0 last_value_V_7_reg_4262 = 8'd0;
#0 last_value_V_6_reg_4274 = 8'd0;
#0 last_value_V_5_reg_4286 = 8'd0;
#0 last_value_V_4_reg_4298 = 8'd0;
#0 last_value_V_3_reg_4310 = 8'd0;
#0 last_value_V_2_reg_4322 = 8'd0;
#0 last_value_V_1_reg_4334 = 8'd0;
#0 last_value_V_reg_4346 = 8'd0;
#0 last_V_reg_4358 = 7'd0;
#0 gray_reg_4369 = 8'd0;
#0 indvar1_reg_4406 = 10'd0;
#0 reg_4417 = 8'd0;
#0 reg_4485 = 8'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 tmp_reg_6120 = 3'd0;
#0 tmp_reg_6120_pp0_iter1_reg = 3'd0;
#0 p_t_reg_6125 = 6'd0;
#0 p_t_reg_6125_pp0_iter1_reg = 6'd0;
#0 exitcond4_reg_6129 = 1'd0;
#0 exitcond4_reg_6129_pp1_iter1_reg = 1'd0;
#0 now_V_reg_6133 = 7'd0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 now_V_reg_6133_pp1_iter1_reg = 7'd0;
#0 tmp_s_reg_6143 = 1'd0;
#0 last_value_0_V_reg_6536 = 8'd0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 last_value_1_V_reg_6542 = 8'd0;
#0 last_value_2_V_reg_6548 = 8'd0;
#0 last_value_3_V_reg_6554 = 8'd0;
#0 last_value_4_V_reg_6560 = 8'd0;
#0 last_value_5_V_reg_6566 = 8'd0;
#0 last_value_6_V_reg_6572 = 8'd0;
#0 last_value_7_V_reg_6578 = 8'd0;
#0 last_value_8_V_reg_6584 = 8'd0;
#0 last_value_9_V_reg_6590 = 8'd0;
#0 last_value_10_V_reg_6596 = 8'd0;
#0 last_value_11_V_reg_6602 = 8'd0;
#0 last_value_12_V_reg_6608 = 8'd0;
#0 last_value_13_V_reg_6614 = 8'd0;
#0 last_value_14_V_reg_6620 = 8'd0;
#0 last_value_15_V_reg_6626 = 8'd0;
#0 last_value_16_V_reg_6632 = 8'd0;
#0 last_value_17_V_reg_6638 = 8'd0;
#0 last_value_18_V_reg_6644 = 8'd0;
#0 last_value_19_V_reg_6650 = 8'd0;
#0 last_value_20_V_reg_6656 = 8'd0;
#0 last_value_21_V_reg_6662 = 8'd0;
#0 last_value_22_V_reg_6668 = 8'd0;
#0 last_value_23_V_reg_6674 = 8'd0;
#0 last_value_24_V_reg_6680 = 8'd0;
#0 last_value_25_V_reg_6686 = 8'd0;
#0 last_value_26_V_reg_6692 = 8'd0;
#0 last_value_27_V_reg_6698 = 8'd0;
#0 last_value_28_V_reg_6704 = 8'd0;
#0 last_value_29_V_reg_6710 = 8'd0;
#0 last_value_30_V_reg_6716 = 8'd0;
#0 last_value_31_V_reg_6722 = 8'd0;
#0 last_value_32_V_reg_6728 = 8'd0;
#0 last_value_33_V_reg_6734 = 8'd0;
#0 last_value_34_V_reg_6740 = 8'd0;
#0 last_value_35_V_reg_6746 = 8'd0;
#0 last_value_36_V_reg_6752 = 8'd0;
#0 last_value_37_V_reg_6758 = 8'd0;
#0 last_value_38_V_reg_6764 = 8'd0;
#0 last_value_39_V_reg_6770 = 8'd0;
#0 last_value_40_V_reg_6776 = 8'd0;
#0 last_value_41_V_reg_6782 = 8'd0;
#0 last_value_42_V_reg_6788 = 8'd0;
#0 last_value_43_V_reg_6794 = 8'd0;
#0 last_value_44_V_reg_6800 = 8'd0;
#0 last_value_45_V_reg_6806 = 8'd0;
#0 last_value_46_V_reg_6812 = 8'd0;
#0 last_value_47_V_reg_6818 = 8'd0;
#0 last_value_48_V_reg_6824 = 8'd0;
#0 last_value_49_V_reg_6830 = 8'd0;
#0 last_value_50_V_reg_6836 = 8'd0;
#0 last_value_51_V_reg_6842 = 8'd0;
#0 last_value_52_V_reg_6848 = 8'd0;
#0 last_value_53_V_reg_6854 = 8'd0;
#0 last_value_54_V_reg_6860 = 8'd0;
#0 last_value_55_V_reg_6866 = 8'd0;
#0 last_value_56_V_reg_6872 = 8'd0;
#0 last_value_57_V_reg_6878 = 8'd0;
#0 last_value_58_V_reg_6884 = 8'd0;
#0 last_value_59_V_reg_6890 = 8'd0;
#0 last_value_60_V_reg_6896 = 8'd0;
#0 last_value_61_V_reg_6902 = 8'd0;
#0 last_value_62_V_reg_6908 = 8'd0;
#0 last_value_63_V_reg_6914 = 8'd0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 tmp_218_reg_6935 = 5'd0;
#0 tmp_218_reg_6935_pp2_iter1_reg = 5'd0;
#0 newIndex_reg_6939 = 5'd0;
#0 newIndex_reg_6939_pp2_iter1_reg = 5'd0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_cdma_AWREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_cdma_WREADY = 1'b0;
end

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_0_address0),
    .ce0(weights_V_0_ce0),
    .we0(weights_V_0_we0),
    .d0(reg_4417),
    .q0(weights_V_0_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_1_address0),
    .ce0(weights_V_1_ce0),
    .we0(weights_V_1_we0),
    .d0(reg_4417),
    .q0(weights_V_1_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_2_address0),
    .ce0(weights_V_2_ce0),
    .we0(weights_V_2_we0),
    .d0(reg_4417),
    .q0(weights_V_2_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_3_address0),
    .ce0(weights_V_3_ce0),
    .we0(weights_V_3_we0),
    .d0(reg_4417),
    .q0(weights_V_3_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_4_address0),
    .ce0(weights_V_4_ce0),
    .we0(weights_V_4_we0),
    .d0(reg_4417),
    .q0(weights_V_4_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_5_address0),
    .ce0(weights_V_5_ce0),
    .we0(weights_V_5_we0),
    .d0(reg_4417),
    .q0(weights_V_5_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_6_address0),
    .ce0(weights_V_6_ce0),
    .we0(weights_V_6_we0),
    .d0(reg_4417),
    .q0(weights_V_6_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_7_address0),
    .ce0(weights_V_7_ce0),
    .we0(weights_V_7_we0),
    .d0(reg_4417),
    .q0(weights_V_7_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_8_address0),
    .ce0(weights_V_8_ce0),
    .we0(weights_V_8_we0),
    .d0(reg_4417),
    .q0(weights_V_8_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_9_address0),
    .ce0(weights_V_9_ce0),
    .we0(weights_V_9_we0),
    .d0(reg_4417),
    .q0(weights_V_9_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_10_address0),
    .ce0(weights_V_10_ce0),
    .we0(weights_V_10_we0),
    .d0(reg_4417),
    .q0(weights_V_10_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_11_address0),
    .ce0(weights_V_11_ce0),
    .we0(weights_V_11_we0),
    .d0(reg_4417),
    .q0(weights_V_11_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_12_address0),
    .ce0(weights_V_12_ce0),
    .we0(weights_V_12_we0),
    .d0(reg_4417),
    .q0(weights_V_12_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_13_address0),
    .ce0(weights_V_13_ce0),
    .we0(weights_V_13_we0),
    .d0(reg_4417),
    .q0(weights_V_13_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_14_address0),
    .ce0(weights_V_14_ce0),
    .we0(weights_V_14_we0),
    .d0(reg_4417),
    .q0(weights_V_14_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_15_address0),
    .ce0(weights_V_15_ce0),
    .we0(weights_V_15_we0),
    .d0(reg_4417),
    .q0(weights_V_15_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_16_address0),
    .ce0(weights_V_16_ce0),
    .we0(weights_V_16_we0),
    .d0(reg_4417),
    .q0(weights_V_16_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_17_address0),
    .ce0(weights_V_17_ce0),
    .we0(weights_V_17_we0),
    .d0(reg_4417),
    .q0(weights_V_17_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_18_address0),
    .ce0(weights_V_18_ce0),
    .we0(weights_V_18_we0),
    .d0(reg_4417),
    .q0(weights_V_18_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_19_address0),
    .ce0(weights_V_19_ce0),
    .we0(weights_V_19_we0),
    .d0(reg_4417),
    .q0(weights_V_19_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_20_address0),
    .ce0(weights_V_20_ce0),
    .we0(weights_V_20_we0),
    .d0(reg_4417),
    .q0(weights_V_20_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_21_address0),
    .ce0(weights_V_21_ce0),
    .we0(weights_V_21_we0),
    .d0(reg_4417),
    .q0(weights_V_21_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_22_address0),
    .ce0(weights_V_22_ce0),
    .we0(weights_V_22_we0),
    .d0(reg_4417),
    .q0(weights_V_22_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_23_address0),
    .ce0(weights_V_23_ce0),
    .we0(weights_V_23_we0),
    .d0(reg_4417),
    .q0(weights_V_23_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_24_address0),
    .ce0(weights_V_24_ce0),
    .we0(weights_V_24_we0),
    .d0(reg_4417),
    .q0(weights_V_24_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_25_address0),
    .ce0(weights_V_25_ce0),
    .we0(weights_V_25_we0),
    .d0(reg_4417),
    .q0(weights_V_25_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_26_address0),
    .ce0(weights_V_26_ce0),
    .we0(weights_V_26_we0),
    .d0(reg_4417),
    .q0(weights_V_26_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_27_address0),
    .ce0(weights_V_27_ce0),
    .we0(weights_V_27_we0),
    .d0(reg_4417),
    .q0(weights_V_27_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_28_address0),
    .ce0(weights_V_28_ce0),
    .we0(weights_V_28_we0),
    .d0(reg_4417),
    .q0(weights_V_28_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_29_address0),
    .ce0(weights_V_29_ce0),
    .we0(weights_V_29_we0),
    .d0(reg_4417),
    .q0(weights_V_29_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_30_address0),
    .ce0(weights_V_30_ce0),
    .we0(weights_V_30_we0),
    .d0(reg_4417),
    .q0(weights_V_30_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_31_address0),
    .ce0(weights_V_31_ce0),
    .we0(weights_V_31_we0),
    .d0(reg_4417),
    .q0(weights_V_31_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_32_address0),
    .ce0(weights_V_32_ce0),
    .we0(weights_V_32_we0),
    .d0(reg_4417),
    .q0(weights_V_32_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_33_address0),
    .ce0(weights_V_33_ce0),
    .we0(weights_V_33_we0),
    .d0(reg_4417),
    .q0(weights_V_33_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_34_address0),
    .ce0(weights_V_34_ce0),
    .we0(weights_V_34_we0),
    .d0(reg_4417),
    .q0(weights_V_34_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_35_address0),
    .ce0(weights_V_35_ce0),
    .we0(weights_V_35_we0),
    .d0(reg_4417),
    .q0(weights_V_35_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_36_address0),
    .ce0(weights_V_36_ce0),
    .we0(weights_V_36_we0),
    .d0(reg_4417),
    .q0(weights_V_36_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_37_address0),
    .ce0(weights_V_37_ce0),
    .we0(weights_V_37_we0),
    .d0(reg_4417),
    .q0(weights_V_37_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_38_address0),
    .ce0(weights_V_38_ce0),
    .we0(weights_V_38_we0),
    .d0(reg_4417),
    .q0(weights_V_38_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_39_address0),
    .ce0(weights_V_39_ce0),
    .we0(weights_V_39_we0),
    .d0(reg_4417),
    .q0(weights_V_39_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_40_address0),
    .ce0(weights_V_40_ce0),
    .we0(weights_V_40_we0),
    .d0(reg_4417),
    .q0(weights_V_40_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_41_address0),
    .ce0(weights_V_41_ce0),
    .we0(weights_V_41_we0),
    .d0(reg_4417),
    .q0(weights_V_41_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_42_address0),
    .ce0(weights_V_42_ce0),
    .we0(weights_V_42_we0),
    .d0(reg_4417),
    .q0(weights_V_42_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_43_address0),
    .ce0(weights_V_43_ce0),
    .we0(weights_V_43_we0),
    .d0(reg_4417),
    .q0(weights_V_43_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_44_address0),
    .ce0(weights_V_44_ce0),
    .we0(weights_V_44_we0),
    .d0(reg_4417),
    .q0(weights_V_44_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_45_address0),
    .ce0(weights_V_45_ce0),
    .we0(weights_V_45_we0),
    .d0(reg_4417),
    .q0(weights_V_45_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_46_address0),
    .ce0(weights_V_46_ce0),
    .we0(weights_V_46_we0),
    .d0(reg_4417),
    .q0(weights_V_46_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_47_address0),
    .ce0(weights_V_47_ce0),
    .we0(weights_V_47_we0),
    .d0(reg_4417),
    .q0(weights_V_47_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_48_address0),
    .ce0(weights_V_48_ce0),
    .we0(weights_V_48_we0),
    .d0(reg_4417),
    .q0(weights_V_48_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_49_address0),
    .ce0(weights_V_49_ce0),
    .we0(weights_V_49_we0),
    .d0(reg_4417),
    .q0(weights_V_49_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_50_address0),
    .ce0(weights_V_50_ce0),
    .we0(weights_V_50_we0),
    .d0(reg_4417),
    .q0(weights_V_50_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_51_address0),
    .ce0(weights_V_51_ce0),
    .we0(weights_V_51_we0),
    .d0(reg_4417),
    .q0(weights_V_51_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_52_address0),
    .ce0(weights_V_52_ce0),
    .we0(weights_V_52_we0),
    .d0(reg_4417),
    .q0(weights_V_52_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_53_address0),
    .ce0(weights_V_53_ce0),
    .we0(weights_V_53_we0),
    .d0(reg_4417),
    .q0(weights_V_53_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_54_address0),
    .ce0(weights_V_54_ce0),
    .we0(weights_V_54_we0),
    .d0(reg_4417),
    .q0(weights_V_54_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_55_address0),
    .ce0(weights_V_55_ce0),
    .we0(weights_V_55_we0),
    .d0(reg_4417),
    .q0(weights_V_55_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_56_address0),
    .ce0(weights_V_56_ce0),
    .we0(weights_V_56_we0),
    .d0(reg_4417),
    .q0(weights_V_56_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_57_address0),
    .ce0(weights_V_57_ce0),
    .we0(weights_V_57_we0),
    .d0(reg_4417),
    .q0(weights_V_57_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_58_address0),
    .ce0(weights_V_58_ce0),
    .we0(weights_V_58_we0),
    .d0(reg_4417),
    .q0(weights_V_58_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_59_address0),
    .ce0(weights_V_59_ce0),
    .we0(weights_V_59_we0),
    .d0(reg_4417),
    .q0(weights_V_59_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_60_address0),
    .ce0(weights_V_60_ce0),
    .we0(weights_V_60_we0),
    .d0(reg_4417),
    .q0(weights_V_60_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_61_address0),
    .ce0(weights_V_61_ce0),
    .we0(weights_V_61_we0),
    .d0(reg_4417),
    .q0(weights_V_61_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_62_address0),
    .ce0(weights_V_62_ce0),
    .we0(weights_V_62_we0),
    .d0(reg_4417),
    .q0(weights_V_62_q0)
);

init_weight_weighdEe #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
weights_V_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_V_63_address0),
    .ce0(weights_V_63_ce0),
    .we0(weights_V_63_we0),
    .d0(reg_4417),
    .q0(weights_V_63_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((ap_ST_fsm_state9 == ap_CS_fsm)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state10)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((ap_ST_fsm_state9 == ap_CS_fsm)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state14) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state14)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state14);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state26))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((ap_ST_fsm_state25 == ap_CS_fsm)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state26)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state26);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((ap_ST_fsm_state25 == ap_CS_fsm)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_cdma_AWREADY <= 1'b0;
    end else begin
        if ((((ap_ST_fsm_state31 == ap_CS_fsm) & (1'b0 == ap_block_state31_io)) | ((ap_ST_fsm_state30 == ap_CS_fsm) & (1'b0 == ap_block_state30_io)) | ((ap_ST_fsm_state29 == ap_CS_fsm) & (ap_sig_ioackin_m_axi_cdma_AWREADY == 1'b1)))) begin
            ap_reg_ioackin_m_axi_cdma_AWREADY <= 1'b0;
        end else if ((((ap_ST_fsm_state31 == ap_CS_fsm) & (m_axi_cdma_AWREADY == 1'b1)) | ((ap_ST_fsm_state30 == ap_CS_fsm) & (m_axi_cdma_AWREADY == 1'b1)) | ((ap_ST_fsm_state29 == ap_CS_fsm) & (m_axi_cdma_AWREADY == 1'b1)))) begin
            ap_reg_ioackin_m_axi_cdma_AWREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_cdma_WREADY <= 1'b0;
    end else begin
        if ((((ap_ST_fsm_state32 == ap_CS_fsm) & (ap_sig_ioackin_m_axi_cdma_WREADY == 1'b1)) | ((ap_ST_fsm_state31 == ap_CS_fsm) & (1'b0 == ap_block_state31_io)) | ((ap_ST_fsm_state30 == ap_CS_fsm) & (1'b0 == ap_block_state30_io)))) begin
            ap_reg_ioackin_m_axi_cdma_WREADY <= 1'b0;
        end else if ((((ap_ST_fsm_state32 == ap_CS_fsm) & (m_axi_cdma_WREADY == 1'b1)) | ((ap_ST_fsm_state31 == ap_CS_fsm) & (m_axi_cdma_WREADY == 1'b1)) | ((ap_ST_fsm_state30 == ap_CS_fsm) & (m_axi_cdma_WREADY == 1'b1)))) begin
            ap_reg_ioackin_m_axi_cdma_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY <= 1'b0;
    end else begin
        if (((~((ap_start == 1'b0) | (ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0)) & (ap_ST_fsm_state1 == ap_CS_fsm)) | ((ap_ST_fsm_state19 == ap_CS_fsm) & (ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b1)) | ((ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b1) & (ap_ST_fsm_state17 == ap_CS_fsm)) | ((ap_ST_fsm_state3 == ap_CS_fsm) & (ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b1)))) begin
            ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY <= 1'b0;
        end else if ((((ap_ST_fsm_state1 == ap_CS_fsm) & (ap_start == 1'b1) & (m_axi_cdma_buf_V_ARREADY == 1'b1)) | ((m_axi_cdma_buf_V_ARREADY == 1'b1) & (ap_ST_fsm_state19 == ap_CS_fsm)) | ((m_axi_cdma_buf_V_ARREADY == 1'b1) & (ap_ST_fsm_state17 == ap_CS_fsm)) | ((ap_ST_fsm_state3 == ap_CS_fsm) & (m_axi_cdma_buf_V_ARREADY == 1'b1)))) begin
            ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        exitcond4_reg_6129 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            exitcond4_reg_6129 <= exitcond4_fu_4621_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        exitcond4_reg_6129_pp1_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            exitcond4_reg_6129_pp1_iter1_reg <= exitcond4_reg_6129;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        gray_reg_4369 <= 8'd0;
    end else begin
        if (((exitcond4_fu_4621_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            gray_reg_4369 <= gray_1_fu_4727_p2;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            gray_reg_4369 <= 8'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        indvar1_reg_4406 <= 10'd0;
    end else begin
        if (((exitcond_fu_6023_p2 == 1'd0) & (ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
            indvar1_reg_4406 <= indvar_next1_fu_6029_p2;
        end else if ((ap_ST_fsm_state25 == ap_CS_fsm)) begin
            indvar1_reg_4406 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        indvar_reg_3579 <= 10'd0;
    end else begin
        if (((exitcond1_fu_4528_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm))) begin
            indvar_reg_3579 <= indvar_next_fu_4534_p2;
        end else if ((ap_ST_fsm_state9 == ap_CS_fsm)) begin
            indvar_reg_3579 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_V_reg_4358 <= 7'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_V_reg_4358 <= now_V_reg_6133;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_V_reg_4358 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_0_V_reg_6536 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_0_V_reg_6536 <= last_value_0_V_fu_4745_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_10_V_reg_6596 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_10_V_reg_6596 <= last_value_10_V_fu_4935_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_11_V_reg_6602 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_11_V_reg_6602 <= last_value_11_V_fu_4954_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_12_V_reg_6608 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_12_V_reg_6608 <= last_value_12_V_fu_4973_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_13_V_reg_6614 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_13_V_reg_6614 <= last_value_13_V_fu_4992_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_14_V_reg_6620 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_14_V_reg_6620 <= last_value_14_V_fu_5011_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_15_V_reg_6626 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_15_V_reg_6626 <= last_value_15_V_fu_5030_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_16_V_reg_6632 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_16_V_reg_6632 <= last_value_16_V_fu_5049_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_17_V_reg_6638 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_17_V_reg_6638 <= last_value_17_V_fu_5068_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_18_V_reg_6644 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_18_V_reg_6644 <= last_value_18_V_fu_5087_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_19_V_reg_6650 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_19_V_reg_6650 <= last_value_19_V_fu_5106_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_1_V_reg_6542 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_1_V_reg_6542 <= last_value_1_V_fu_4764_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_20_V_reg_6656 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_20_V_reg_6656 <= last_value_20_V_fu_5125_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_21_V_reg_6662 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_21_V_reg_6662 <= last_value_21_V_fu_5144_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_22_V_reg_6668 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_22_V_reg_6668 <= last_value_22_V_fu_5163_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_23_V_reg_6674 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_23_V_reg_6674 <= last_value_23_V_fu_5182_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_24_V_reg_6680 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_24_V_reg_6680 <= last_value_24_V_fu_5201_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_25_V_reg_6686 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_25_V_reg_6686 <= last_value_25_V_fu_5220_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_26_V_reg_6692 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_26_V_reg_6692 <= last_value_26_V_fu_5239_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_27_V_reg_6698 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_27_V_reg_6698 <= last_value_27_V_fu_5258_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_28_V_reg_6704 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_28_V_reg_6704 <= last_value_28_V_fu_5277_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_29_V_reg_6710 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_29_V_reg_6710 <= last_value_29_V_fu_5296_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_2_V_reg_6548 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_2_V_reg_6548 <= last_value_2_V_fu_4783_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_30_V_reg_6716 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_30_V_reg_6716 <= last_value_30_V_fu_5315_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_31_V_reg_6722 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_31_V_reg_6722 <= last_value_31_V_fu_5334_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_32_V_reg_6728 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_32_V_reg_6728 <= last_value_32_V_fu_5353_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_33_V_reg_6734 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_33_V_reg_6734 <= last_value_33_V_fu_5372_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_34_V_reg_6740 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_34_V_reg_6740 <= last_value_34_V_fu_5391_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_35_V_reg_6746 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_35_V_reg_6746 <= last_value_35_V_fu_5410_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_36_V_reg_6752 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_36_V_reg_6752 <= last_value_36_V_fu_5429_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_37_V_reg_6758 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_37_V_reg_6758 <= last_value_37_V_fu_5448_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_38_V_reg_6764 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_38_V_reg_6764 <= last_value_38_V_fu_5467_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_39_V_reg_6770 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_39_V_reg_6770 <= last_value_39_V_fu_5486_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_3_V_reg_6554 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_3_V_reg_6554 <= last_value_3_V_fu_4802_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_40_V_reg_6776 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_40_V_reg_6776 <= last_value_40_V_fu_5505_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_41_V_reg_6782 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_41_V_reg_6782 <= last_value_41_V_fu_5524_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_42_V_reg_6788 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_42_V_reg_6788 <= last_value_42_V_fu_5543_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_43_V_reg_6794 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_43_V_reg_6794 <= last_value_43_V_fu_5562_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_44_V_reg_6800 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_44_V_reg_6800 <= last_value_44_V_fu_5581_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_45_V_reg_6806 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_45_V_reg_6806 <= last_value_45_V_fu_5600_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_46_V_reg_6812 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_46_V_reg_6812 <= last_value_46_V_fu_5619_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_47_V_reg_6818 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_47_V_reg_6818 <= last_value_47_V_fu_5638_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_48_V_reg_6824 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_48_V_reg_6824 <= last_value_48_V_fu_5657_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_49_V_reg_6830 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_49_V_reg_6830 <= last_value_49_V_fu_5676_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_4_V_reg_6560 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_4_V_reg_6560 <= last_value_4_V_fu_4821_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_50_V_reg_6836 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_50_V_reg_6836 <= last_value_50_V_fu_5695_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_51_V_reg_6842 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_51_V_reg_6842 <= last_value_51_V_fu_5714_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_52_V_reg_6848 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_52_V_reg_6848 <= last_value_52_V_fu_5733_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_53_V_reg_6854 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_53_V_reg_6854 <= last_value_53_V_fu_5752_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_54_V_reg_6860 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_54_V_reg_6860 <= last_value_54_V_fu_5771_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_55_V_reg_6866 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_55_V_reg_6866 <= last_value_55_V_fu_5790_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_56_V_reg_6872 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_56_V_reg_6872 <= last_value_56_V_fu_5809_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_57_V_reg_6878 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_57_V_reg_6878 <= last_value_57_V_fu_5828_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_58_V_reg_6884 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_58_V_reg_6884 <= last_value_58_V_fu_5847_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_59_V_reg_6890 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_59_V_reg_6890 <= last_value_59_V_fu_5866_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_5_V_reg_6566 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_5_V_reg_6566 <= last_value_5_V_fu_4840_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_60_V_reg_6896 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_60_V_reg_6896 <= last_value_60_V_fu_5885_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_61_V_reg_6902 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_61_V_reg_6902 <= last_value_61_V_fu_5904_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_62_V_reg_6908 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_62_V_reg_6908 <= last_value_62_V_fu_5923_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_63_V_reg_6914 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_63_V_reg_6914 <= last_value_63_V_fu_5942_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_6_V_reg_6572 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_6_V_reg_6572 <= last_value_6_V_fu_4859_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_7_V_reg_6578 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_7_V_reg_6578 <= last_value_7_V_fu_4878_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_8_V_reg_6584 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_8_V_reg_6584 <= last_value_8_V_fu_4897_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_9_V_reg_6590 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            last_value_9_V_reg_6590 <= last_value_9_V_fu_4916_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_10_reg_4226 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_10_reg_4226 <= last_value_10_V_reg_6596;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_10_reg_4226 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_11_reg_4214 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_11_reg_4214 <= last_value_11_V_reg_6602;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_11_reg_4214 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_12_reg_4202 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_12_reg_4202 <= last_value_12_V_reg_6608;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_12_reg_4202 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_13_reg_4190 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_13_reg_4190 <= last_value_13_V_reg_6614;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_13_reg_4190 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_14_reg_4178 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_14_reg_4178 <= last_value_14_V_reg_6620;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_14_reg_4178 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_15_reg_4166 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_15_reg_4166 <= last_value_15_V_reg_6626;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_15_reg_4166 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_16_reg_4154 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_16_reg_4154 <= last_value_16_V_reg_6632;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_16_reg_4154 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_17_reg_4142 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_17_reg_4142 <= last_value_17_V_reg_6638;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_17_reg_4142 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_18_reg_4130 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_18_reg_4130 <= last_value_18_V_reg_6644;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_18_reg_4130 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_19_reg_4118 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_19_reg_4118 <= last_value_19_V_reg_6650;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_19_reg_4118 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_1_reg_4334 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_1_reg_4334 <= last_value_1_V_reg_6542;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_1_reg_4334 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_20_reg_4106 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_20_reg_4106 <= last_value_20_V_reg_6656;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_20_reg_4106 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_21_reg_4094 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_21_reg_4094 <= last_value_21_V_reg_6662;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_21_reg_4094 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_22_reg_4082 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_22_reg_4082 <= last_value_22_V_reg_6668;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_22_reg_4082 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_23_reg_4070 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_23_reg_4070 <= last_value_23_V_reg_6674;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_23_reg_4070 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_24_reg_4058 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_24_reg_4058 <= last_value_24_V_reg_6680;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_24_reg_4058 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_25_reg_4046 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_25_reg_4046 <= last_value_25_V_reg_6686;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_25_reg_4046 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_26_reg_4034 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_26_reg_4034 <= last_value_26_V_reg_6692;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_26_reg_4034 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_27_reg_4022 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_27_reg_4022 <= last_value_27_V_reg_6698;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_27_reg_4022 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_28_reg_4010 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_28_reg_4010 <= last_value_28_V_reg_6704;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_28_reg_4010 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_29_reg_3998 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_29_reg_3998 <= last_value_29_V_reg_6710;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_29_reg_3998 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_2_reg_4322 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_2_reg_4322 <= last_value_2_V_reg_6548;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_2_reg_4322 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_30_reg_3986 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_30_reg_3986 <= last_value_30_V_reg_6716;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_30_reg_3986 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_31_reg_3974 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_31_reg_3974 <= last_value_31_V_reg_6722;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_31_reg_3974 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_32_reg_3962 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_32_reg_3962 <= last_value_32_V_reg_6728;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_32_reg_3962 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_33_reg_3950 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_33_reg_3950 <= last_value_33_V_reg_6734;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_33_reg_3950 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_34_reg_3938 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_34_reg_3938 <= last_value_34_V_reg_6740;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_34_reg_3938 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_35_reg_3926 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_35_reg_3926 <= last_value_35_V_reg_6746;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_35_reg_3926 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_36_reg_3914 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_36_reg_3914 <= last_value_36_V_reg_6752;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_36_reg_3914 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_37_reg_3902 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_37_reg_3902 <= last_value_37_V_reg_6758;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_37_reg_3902 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_38_reg_3890 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_38_reg_3890 <= last_value_38_V_reg_6764;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_38_reg_3890 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_39_reg_3878 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_39_reg_3878 <= last_value_39_V_reg_6770;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_39_reg_3878 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_3_reg_4310 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_3_reg_4310 <= last_value_3_V_reg_6554;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_3_reg_4310 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_40_reg_3866 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_40_reg_3866 <= last_value_40_V_reg_6776;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_40_reg_3866 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_41_reg_3854 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_41_reg_3854 <= last_value_41_V_reg_6782;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_41_reg_3854 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_42_reg_3842 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_42_reg_3842 <= last_value_42_V_reg_6788;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_42_reg_3842 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_43_reg_3830 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_43_reg_3830 <= last_value_43_V_reg_6794;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_43_reg_3830 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_44_reg_3818 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_44_reg_3818 <= last_value_44_V_reg_6800;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_44_reg_3818 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_45_reg_3806 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_45_reg_3806 <= last_value_45_V_reg_6806;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_45_reg_3806 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_46_reg_3794 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_46_reg_3794 <= last_value_46_V_reg_6812;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_46_reg_3794 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_47_reg_3782 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_47_reg_3782 <= last_value_47_V_reg_6818;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_47_reg_3782 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_48_reg_3770 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_48_reg_3770 <= last_value_48_V_reg_6824;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_48_reg_3770 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_49_reg_3758 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_49_reg_3758 <= last_value_49_V_reg_6830;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_49_reg_3758 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_4_reg_4298 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_4_reg_4298 <= last_value_4_V_reg_6560;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_4_reg_4298 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_50_reg_3746 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_50_reg_3746 <= last_value_50_V_reg_6836;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_50_reg_3746 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_51_reg_3734 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_51_reg_3734 <= last_value_51_V_reg_6842;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_51_reg_3734 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_52_reg_3722 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_52_reg_3722 <= last_value_52_V_reg_6848;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_52_reg_3722 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_53_reg_3710 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_53_reg_3710 <= last_value_53_V_reg_6854;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_53_reg_3710 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_54_reg_3698 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_54_reg_3698 <= last_value_54_V_reg_6860;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_54_reg_3698 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_55_reg_3686 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_55_reg_3686 <= last_value_55_V_reg_6866;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_55_reg_3686 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_56_reg_3674 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_56_reg_3674 <= last_value_56_V_reg_6872;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_56_reg_3674 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_57_reg_3662 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_57_reg_3662 <= last_value_57_V_reg_6878;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_57_reg_3662 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_58_reg_3650 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_58_reg_3650 <= last_value_58_V_reg_6884;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_58_reg_3650 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_59_reg_3638 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_59_reg_3638 <= last_value_59_V_reg_6890;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_59_reg_3638 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_5_reg_4286 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_5_reg_4286 <= last_value_5_V_reg_6566;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_5_reg_4286 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_60_reg_3626 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_60_reg_3626 <= last_value_60_V_reg_6896;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_60_reg_3626 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_61_reg_3614 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_61_reg_3614 <= last_value_61_V_reg_6902;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_61_reg_3614 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_62_reg_3602 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_62_reg_3602 <= last_value_62_V_reg_6908;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_62_reg_3602 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_6_reg_4274 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_6_reg_4274 <= last_value_6_V_reg_6572;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_6_reg_4274 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_7_reg_4262 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_7_reg_4262 <= last_value_7_V_reg_6578;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_7_reg_4262 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_8_reg_4250 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_8_reg_4250 <= last_value_8_V_reg_6584;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_8_reg_4250 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_9_reg_4238 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_9_reg_4238 <= last_value_9_V_reg_6590;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_9_reg_4238 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_reg_4346 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_reg_4346 <= last_value_0_V_reg_6536;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_reg_4346 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_value_V_s_reg_3590 <= 8'd0;
    end else begin
        if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
            last_value_V_s_reg_3590 <= last_value_63_V_reg_6914;
        end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
            last_value_V_s_reg_3590 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        newIndex_reg_6939 <= 5'd0;
    end else begin
        if (((exitcond_fu_6023_p2 == 1'd0) & (ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (1'b0 == ap_block_pp2_stage0_11001))) begin
            newIndex_reg_6939 <= {{indvar1_reg_4406[9:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        newIndex_reg_6939_pp2_iter1_reg <= 5'd0;
    end else begin
        if (((ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (1'b0 == ap_block_pp2_stage0_11001))) begin
            newIndex_reg_6939_pp2_iter1_reg <= newIndex_reg_6939;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        now_V_reg_6133 <= 7'd0;
    end else begin
        if (((exitcond4_fu_4621_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            now_V_reg_6133 <= now_V_fu_4641_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        now_V_reg_6133_pp1_iter1_reg <= 7'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            now_V_reg_6133_pp1_iter1_reg <= now_V_reg_6133;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_t_reg_6125 <= 6'd0;
    end else begin
        if (((exitcond1_fu_4528_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm))) begin
            p_t_reg_6125 <= {{indvar_reg_3579[8:3]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_t_reg_6125_pp0_iter1_reg <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm))) begin
            p_t_reg_6125_pp0_iter1_reg <= p_t_reg_6125;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        reg_4417 <= 8'd0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm)) | ((m_axi_cdma_buf_V_RVALID == 1'b1) & (ap_ST_fsm_state8 == ap_CS_fsm)))) begin
            reg_4417 <= m_axi_cdma_buf_V_RDATA;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        reg_4485 <= 8'd0;
    end else begin
        if ((((ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_ST_fsm_state24 == ap_CS_fsm) & (m_axi_cdma_buf_V_RVALID == 1'b1)))) begin
            reg_4485 <= m_axi_cdma_buf_V_RDATA;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_218_reg_6935 <= 5'd0;
    end else begin
        if (((exitcond_fu_6023_p2 == 1'd0) & (ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (1'b0 == ap_block_pp2_stage0_11001))) begin
            tmp_218_reg_6935 <= tmp_218_fu_6035_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_218_reg_6935_pp2_iter1_reg <= 5'd0;
    end else begin
        if (((ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (1'b0 == ap_block_pp2_stage0_11001))) begin
            tmp_218_reg_6935_pp2_iter1_reg <= tmp_218_reg_6935;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_reg_6120 <= 3'd0;
    end else begin
        if (((exitcond1_fu_4528_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm))) begin
            tmp_reg_6120 <= tmp_fu_4540_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_reg_6120_pp0_iter1_reg <= 3'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm))) begin
            tmp_reg_6120_pp0_iter1_reg <= tmp_reg_6120;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_s_reg_6143 <= 1'd0;
    end else begin
        if (((exitcond4_fu_4621_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
            tmp_s_reg_6143 <= tmp_s_fu_4653_p2;
        end
    end
end

always @ (*) begin
    if ((exitcond1_fu_4528_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond4_fu_4621_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state14 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state14 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_6023_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state26 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state26 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_ST_fsm_state1 == ap_CS_fsm) & (ap_start == 1'b0)) | ((m_axi_cdma_BVALID == 1'b1) & (ap_ST_fsm_state37 == ap_CS_fsm)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state1 == ap_CS_fsm) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2225)) begin
        if ((1'b1 == ap_condition_2151)) begin
            ap_phi_mux_delta_id_s_phi_fu_4383_p14 = 3'd0;
        end else if ((r_V_fu_4647_p2 == 7'd2)) begin
            ap_phi_mux_delta_id_s_phi_fu_4383_p14 = 3'd1;
        end else if ((r_V_fu_4647_p2 == 7'd4)) begin
            ap_phi_mux_delta_id_s_phi_fu_4383_p14 = 3'd2;
        end else if ((r_V_fu_4647_p2 == 7'd8)) begin
            ap_phi_mux_delta_id_s_phi_fu_4383_p14 = 3'd3;
        end else if ((r_V_fu_4647_p2 == 7'd16)) begin
            ap_phi_mux_delta_id_s_phi_fu_4383_p14 = 3'd4;
        end else if ((r_V_fu_4647_p2 == 7'd32)) begin
            ap_phi_mux_delta_id_s_phi_fu_4383_p14 = 3'd5;
        end else if ((r_V_fu_4647_p2 == 7'd64)) begin
            ap_phi_mux_delta_id_s_phi_fu_4383_p14 = 3'd6;
        end else begin
            ap_phi_mux_delta_id_s_phi_fu_4383_p14 = ap_phi_reg_pp1_iter0_delta_id_s_reg_4380;
        end
    end else begin
        ap_phi_mux_delta_id_s_phi_fu_4383_p14 = ap_phi_reg_pp1_iter0_delta_id_s_reg_4380;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        ap_phi_mux_last_V_phi_fu_4362_p4 = now_V_reg_6133;
    end else begin
        ap_phi_mux_last_V_phi_fu_4362_p4 = last_V_reg_4358;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_10_phi_fu_4230_p4 = last_value_10_V_reg_6596;
    end else begin
        ap_phi_mux_last_value_V_10_phi_fu_4230_p4 = last_value_V_10_reg_4226;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_11_phi_fu_4218_p4 = last_value_11_V_reg_6602;
    end else begin
        ap_phi_mux_last_value_V_11_phi_fu_4218_p4 = last_value_V_11_reg_4214;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_12_phi_fu_4206_p4 = last_value_12_V_reg_6608;
    end else begin
        ap_phi_mux_last_value_V_12_phi_fu_4206_p4 = last_value_V_12_reg_4202;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_13_phi_fu_4194_p4 = last_value_13_V_reg_6614;
    end else begin
        ap_phi_mux_last_value_V_13_phi_fu_4194_p4 = last_value_V_13_reg_4190;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_14_phi_fu_4182_p4 = last_value_14_V_reg_6620;
    end else begin
        ap_phi_mux_last_value_V_14_phi_fu_4182_p4 = last_value_V_14_reg_4178;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_15_phi_fu_4170_p4 = last_value_15_V_reg_6626;
    end else begin
        ap_phi_mux_last_value_V_15_phi_fu_4170_p4 = last_value_V_15_reg_4166;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_16_phi_fu_4158_p4 = last_value_16_V_reg_6632;
    end else begin
        ap_phi_mux_last_value_V_16_phi_fu_4158_p4 = last_value_V_16_reg_4154;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_17_phi_fu_4146_p4 = last_value_17_V_reg_6638;
    end else begin
        ap_phi_mux_last_value_V_17_phi_fu_4146_p4 = last_value_V_17_reg_4142;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_18_phi_fu_4134_p4 = last_value_18_V_reg_6644;
    end else begin
        ap_phi_mux_last_value_V_18_phi_fu_4134_p4 = last_value_V_18_reg_4130;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_19_phi_fu_4122_p4 = last_value_19_V_reg_6650;
    end else begin
        ap_phi_mux_last_value_V_19_phi_fu_4122_p4 = last_value_V_19_reg_4118;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_1_phi_fu_4338_p4 = last_value_1_V_reg_6542;
    end else begin
        ap_phi_mux_last_value_V_1_phi_fu_4338_p4 = last_value_V_1_reg_4334;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_20_phi_fu_4110_p4 = last_value_20_V_reg_6656;
    end else begin
        ap_phi_mux_last_value_V_20_phi_fu_4110_p4 = last_value_V_20_reg_4106;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_21_phi_fu_4098_p4 = last_value_21_V_reg_6662;
    end else begin
        ap_phi_mux_last_value_V_21_phi_fu_4098_p4 = last_value_V_21_reg_4094;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_22_phi_fu_4086_p4 = last_value_22_V_reg_6668;
    end else begin
        ap_phi_mux_last_value_V_22_phi_fu_4086_p4 = last_value_V_22_reg_4082;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_23_phi_fu_4074_p4 = last_value_23_V_reg_6674;
    end else begin
        ap_phi_mux_last_value_V_23_phi_fu_4074_p4 = last_value_V_23_reg_4070;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_24_phi_fu_4062_p4 = last_value_24_V_reg_6680;
    end else begin
        ap_phi_mux_last_value_V_24_phi_fu_4062_p4 = last_value_V_24_reg_4058;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_25_phi_fu_4050_p4 = last_value_25_V_reg_6686;
    end else begin
        ap_phi_mux_last_value_V_25_phi_fu_4050_p4 = last_value_V_25_reg_4046;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_26_phi_fu_4038_p4 = last_value_26_V_reg_6692;
    end else begin
        ap_phi_mux_last_value_V_26_phi_fu_4038_p4 = last_value_V_26_reg_4034;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_27_phi_fu_4026_p4 = last_value_27_V_reg_6698;
    end else begin
        ap_phi_mux_last_value_V_27_phi_fu_4026_p4 = last_value_V_27_reg_4022;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_28_phi_fu_4014_p4 = last_value_28_V_reg_6704;
    end else begin
        ap_phi_mux_last_value_V_28_phi_fu_4014_p4 = last_value_V_28_reg_4010;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_29_phi_fu_4002_p4 = last_value_29_V_reg_6710;
    end else begin
        ap_phi_mux_last_value_V_29_phi_fu_4002_p4 = last_value_V_29_reg_3998;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_2_phi_fu_4326_p4 = last_value_2_V_reg_6548;
    end else begin
        ap_phi_mux_last_value_V_2_phi_fu_4326_p4 = last_value_V_2_reg_4322;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_30_phi_fu_3990_p4 = last_value_30_V_reg_6716;
    end else begin
        ap_phi_mux_last_value_V_30_phi_fu_3990_p4 = last_value_V_30_reg_3986;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_31_phi_fu_3978_p4 = last_value_31_V_reg_6722;
    end else begin
        ap_phi_mux_last_value_V_31_phi_fu_3978_p4 = last_value_V_31_reg_3974;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_32_phi_fu_3966_p4 = last_value_32_V_reg_6728;
    end else begin
        ap_phi_mux_last_value_V_32_phi_fu_3966_p4 = last_value_V_32_reg_3962;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_33_phi_fu_3954_p4 = last_value_33_V_reg_6734;
    end else begin
        ap_phi_mux_last_value_V_33_phi_fu_3954_p4 = last_value_V_33_reg_3950;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_34_phi_fu_3942_p4 = last_value_34_V_reg_6740;
    end else begin
        ap_phi_mux_last_value_V_34_phi_fu_3942_p4 = last_value_V_34_reg_3938;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_35_phi_fu_3930_p4 = last_value_35_V_reg_6746;
    end else begin
        ap_phi_mux_last_value_V_35_phi_fu_3930_p4 = last_value_V_35_reg_3926;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_36_phi_fu_3918_p4 = last_value_36_V_reg_6752;
    end else begin
        ap_phi_mux_last_value_V_36_phi_fu_3918_p4 = last_value_V_36_reg_3914;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_37_phi_fu_3906_p4 = last_value_37_V_reg_6758;
    end else begin
        ap_phi_mux_last_value_V_37_phi_fu_3906_p4 = last_value_V_37_reg_3902;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_38_phi_fu_3894_p4 = last_value_38_V_reg_6764;
    end else begin
        ap_phi_mux_last_value_V_38_phi_fu_3894_p4 = last_value_V_38_reg_3890;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_39_phi_fu_3882_p4 = last_value_39_V_reg_6770;
    end else begin
        ap_phi_mux_last_value_V_39_phi_fu_3882_p4 = last_value_V_39_reg_3878;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_3_phi_fu_4314_p4 = last_value_3_V_reg_6554;
    end else begin
        ap_phi_mux_last_value_V_3_phi_fu_4314_p4 = last_value_V_3_reg_4310;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_40_phi_fu_3870_p4 = last_value_40_V_reg_6776;
    end else begin
        ap_phi_mux_last_value_V_40_phi_fu_3870_p4 = last_value_V_40_reg_3866;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_41_phi_fu_3858_p4 = last_value_41_V_reg_6782;
    end else begin
        ap_phi_mux_last_value_V_41_phi_fu_3858_p4 = last_value_V_41_reg_3854;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_42_phi_fu_3846_p4 = last_value_42_V_reg_6788;
    end else begin
        ap_phi_mux_last_value_V_42_phi_fu_3846_p4 = last_value_V_42_reg_3842;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_43_phi_fu_3834_p4 = last_value_43_V_reg_6794;
    end else begin
        ap_phi_mux_last_value_V_43_phi_fu_3834_p4 = last_value_V_43_reg_3830;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_44_phi_fu_3822_p4 = last_value_44_V_reg_6800;
    end else begin
        ap_phi_mux_last_value_V_44_phi_fu_3822_p4 = last_value_V_44_reg_3818;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_45_phi_fu_3810_p4 = last_value_45_V_reg_6806;
    end else begin
        ap_phi_mux_last_value_V_45_phi_fu_3810_p4 = last_value_V_45_reg_3806;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_46_phi_fu_3798_p4 = last_value_46_V_reg_6812;
    end else begin
        ap_phi_mux_last_value_V_46_phi_fu_3798_p4 = last_value_V_46_reg_3794;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_47_phi_fu_3786_p4 = last_value_47_V_reg_6818;
    end else begin
        ap_phi_mux_last_value_V_47_phi_fu_3786_p4 = last_value_V_47_reg_3782;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_48_phi_fu_3774_p4 = last_value_48_V_reg_6824;
    end else begin
        ap_phi_mux_last_value_V_48_phi_fu_3774_p4 = last_value_V_48_reg_3770;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_49_phi_fu_3762_p4 = last_value_49_V_reg_6830;
    end else begin
        ap_phi_mux_last_value_V_49_phi_fu_3762_p4 = last_value_V_49_reg_3758;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_4_phi_fu_4302_p4 = last_value_4_V_reg_6560;
    end else begin
        ap_phi_mux_last_value_V_4_phi_fu_4302_p4 = last_value_V_4_reg_4298;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_50_phi_fu_3750_p4 = last_value_50_V_reg_6836;
    end else begin
        ap_phi_mux_last_value_V_50_phi_fu_3750_p4 = last_value_V_50_reg_3746;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_51_phi_fu_3738_p4 = last_value_51_V_reg_6842;
    end else begin
        ap_phi_mux_last_value_V_51_phi_fu_3738_p4 = last_value_V_51_reg_3734;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_52_phi_fu_3726_p4 = last_value_52_V_reg_6848;
    end else begin
        ap_phi_mux_last_value_V_52_phi_fu_3726_p4 = last_value_V_52_reg_3722;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_53_phi_fu_3714_p4 = last_value_53_V_reg_6854;
    end else begin
        ap_phi_mux_last_value_V_53_phi_fu_3714_p4 = last_value_V_53_reg_3710;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_54_phi_fu_3702_p4 = last_value_54_V_reg_6860;
    end else begin
        ap_phi_mux_last_value_V_54_phi_fu_3702_p4 = last_value_V_54_reg_3698;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_55_phi_fu_3690_p4 = last_value_55_V_reg_6866;
    end else begin
        ap_phi_mux_last_value_V_55_phi_fu_3690_p4 = last_value_V_55_reg_3686;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_56_phi_fu_3678_p4 = last_value_56_V_reg_6872;
    end else begin
        ap_phi_mux_last_value_V_56_phi_fu_3678_p4 = last_value_V_56_reg_3674;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_57_phi_fu_3666_p4 = last_value_57_V_reg_6878;
    end else begin
        ap_phi_mux_last_value_V_57_phi_fu_3666_p4 = last_value_V_57_reg_3662;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_58_phi_fu_3654_p4 = last_value_58_V_reg_6884;
    end else begin
        ap_phi_mux_last_value_V_58_phi_fu_3654_p4 = last_value_V_58_reg_3650;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_59_phi_fu_3642_p4 = last_value_59_V_reg_6890;
    end else begin
        ap_phi_mux_last_value_V_59_phi_fu_3642_p4 = last_value_V_59_reg_3638;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_5_phi_fu_4290_p4 = last_value_5_V_reg_6566;
    end else begin
        ap_phi_mux_last_value_V_5_phi_fu_4290_p4 = last_value_V_5_reg_4286;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_60_phi_fu_3630_p4 = last_value_60_V_reg_6896;
    end else begin
        ap_phi_mux_last_value_V_60_phi_fu_3630_p4 = last_value_V_60_reg_3626;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_61_phi_fu_3618_p4 = last_value_61_V_reg_6902;
    end else begin
        ap_phi_mux_last_value_V_61_phi_fu_3618_p4 = last_value_V_61_reg_3614;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_62_phi_fu_3606_p4 = last_value_62_V_reg_6908;
    end else begin
        ap_phi_mux_last_value_V_62_phi_fu_3606_p4 = last_value_V_62_reg_3602;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_6_phi_fu_4278_p4 = last_value_6_V_reg_6572;
    end else begin
        ap_phi_mux_last_value_V_6_phi_fu_4278_p4 = last_value_V_6_reg_4274;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_7_phi_fu_4266_p4 = last_value_7_V_reg_6578;
    end else begin
        ap_phi_mux_last_value_V_7_phi_fu_4266_p4 = last_value_V_7_reg_4262;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_8_phi_fu_4254_p4 = last_value_8_V_reg_6584;
    end else begin
        ap_phi_mux_last_value_V_8_phi_fu_4254_p4 = last_value_V_8_reg_4250;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_9_phi_fu_4242_p4 = last_value_9_V_reg_6590;
    end else begin
        ap_phi_mux_last_value_V_9_phi_fu_4242_p4 = last_value_V_9_reg_4238;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_phi_fu_4350_p4 = last_value_0_V_reg_6536;
    end else begin
        ap_phi_mux_last_value_V_phi_fu_4350_p4 = last_value_V_reg_4346;
    end
end

always @ (*) begin
    if (((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_last_value_V_s_phi_fu_3594_p4 = last_value_63_V_reg_6914;
    end else begin
        ap_phi_mux_last_value_V_s_phi_fu_3594_p4 = last_value_V_s_reg_3590;
    end
end

always @ (*) begin
    if (((m_axi_cdma_BVALID == 1'b1) & (ap_ST_fsm_state37 == ap_CS_fsm))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_cdma_AWREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_cdma_AWREADY = m_axi_cdma_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_cdma_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_cdma_WREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_cdma_WREADY = m_axi_cdma_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_cdma_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY = m_axi_cdma_buf_V_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state31 == ap_CS_fsm) | (ap_ST_fsm_state30 == ap_CS_fsm) | (ap_ST_fsm_state29 == ap_CS_fsm))) begin
        cdma_blk_n_AW = m_axi_cdma_AWREADY;
    end else begin
        cdma_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state37 == ap_CS_fsm) | (ap_ST_fsm_state36 == ap_CS_fsm) | (ap_ST_fsm_state35 == ap_CS_fsm))) begin
        cdma_blk_n_B = m_axi_cdma_BVALID;
    end else begin
        cdma_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state32 == ap_CS_fsm) | (ap_ST_fsm_state31 == ap_CS_fsm) | (ap_ST_fsm_state30 == ap_CS_fsm))) begin
        cdma_blk_n_W = m_axi_cdma_WREADY;
    end else begin
        cdma_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state3 == ap_CS_fsm) | (ap_ST_fsm_state19 == ap_CS_fsm) | (ap_ST_fsm_state17 == ap_CS_fsm) | ((ap_ST_fsm_state1 == ap_CS_fsm) & (ap_start == 1'b1)))) begin
        cdma_buf_V_blk_n_AR = m_axi_cdma_buf_V_ARREADY;
    end else begin
        cdma_buf_V_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state24 == ap_CS_fsm) | (ap_ST_fsm_state8 == ap_CS_fsm) | ((ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm)))) begin
        cdma_buf_V_blk_n_R = m_axi_cdma_buf_V_RVALID;
    end else begin
        cdma_buf_V_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        hard_partition_V_0_address0 = newIndex1_fu_6049_p1;
    end else if ((ap_ST_fsm_state25 == ap_CS_fsm)) begin
        hard_partition_V_0_address0 = 4'd0;
    end else begin
        hard_partition_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state25 == ap_CS_fsm) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        hard_partition_V_0_ce0 = 1'b1;
    end else begin
        hard_partition_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state25 == ap_CS_fsm) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        hard_partition_V_0_we0 = 1'b1;
    end else begin
        hard_partition_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_10_ce0 = 1'b1;
    end else begin
        hard_partition_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_10_we0 = 1'b1;
    end else begin
        hard_partition_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_11_ce0 = 1'b1;
    end else begin
        hard_partition_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_11_we0 = 1'b1;
    end else begin
        hard_partition_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_12_ce0 = 1'b1;
    end else begin
        hard_partition_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_12_we0 = 1'b1;
    end else begin
        hard_partition_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_13_ce0 = 1'b1;
    end else begin
        hard_partition_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_13_we0 = 1'b1;
    end else begin
        hard_partition_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_14_ce0 = 1'b1;
    end else begin
        hard_partition_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_14_we0 = 1'b1;
    end else begin
        hard_partition_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_15_ce0 = 1'b1;
    end else begin
        hard_partition_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_15_we0 = 1'b1;
    end else begin
        hard_partition_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_16_ce0 = 1'b1;
    end else begin
        hard_partition_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd16) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_16_we0 = 1'b1;
    end else begin
        hard_partition_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_17_ce0 = 1'b1;
    end else begin
        hard_partition_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd17) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_17_we0 = 1'b1;
    end else begin
        hard_partition_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_18_ce0 = 1'b1;
    end else begin
        hard_partition_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd18) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_18_we0 = 1'b1;
    end else begin
        hard_partition_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_19_ce0 = 1'b1;
    end else begin
        hard_partition_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd19) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_19_we0 = 1'b1;
    end else begin
        hard_partition_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_1_ce0 = 1'b1;
    end else begin
        hard_partition_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_1_we0 = 1'b1;
    end else begin
        hard_partition_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_20_ce0 = 1'b1;
    end else begin
        hard_partition_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd20) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_20_we0 = 1'b1;
    end else begin
        hard_partition_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_21_ce0 = 1'b1;
    end else begin
        hard_partition_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd21) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_21_we0 = 1'b1;
    end else begin
        hard_partition_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_22_ce0 = 1'b1;
    end else begin
        hard_partition_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd22) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_22_we0 = 1'b1;
    end else begin
        hard_partition_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_23_ce0 = 1'b1;
    end else begin
        hard_partition_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd23) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_23_we0 = 1'b1;
    end else begin
        hard_partition_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_24_ce0 = 1'b1;
    end else begin
        hard_partition_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd24) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_24_we0 = 1'b1;
    end else begin
        hard_partition_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_25_ce0 = 1'b1;
    end else begin
        hard_partition_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd25) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_25_we0 = 1'b1;
    end else begin
        hard_partition_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_26_ce0 = 1'b1;
    end else begin
        hard_partition_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd26) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_26_we0 = 1'b1;
    end else begin
        hard_partition_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_27_ce0 = 1'b1;
    end else begin
        hard_partition_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd27) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_27_we0 = 1'b1;
    end else begin
        hard_partition_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_28_ce0 = 1'b1;
    end else begin
        hard_partition_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd28) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_28_we0 = 1'b1;
    end else begin
        hard_partition_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_29_ce0 = 1'b1;
    end else begin
        hard_partition_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd29) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_29_we0 = 1'b1;
    end else begin
        hard_partition_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_2_ce0 = 1'b1;
    end else begin
        hard_partition_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_2_we0 = 1'b1;
    end else begin
        hard_partition_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_30_ce0 = 1'b1;
    end else begin
        hard_partition_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd30) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_30_we0 = 1'b1;
    end else begin
        hard_partition_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_31_ce0 = 1'b1;
    end else begin
        hard_partition_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd31) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_31_we0 = 1'b1;
    end else begin
        hard_partition_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_3_ce0 = 1'b1;
    end else begin
        hard_partition_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_3_we0 = 1'b1;
    end else begin
        hard_partition_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_4_ce0 = 1'b1;
    end else begin
        hard_partition_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_4_we0 = 1'b1;
    end else begin
        hard_partition_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_5_ce0 = 1'b1;
    end else begin
        hard_partition_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_5_we0 = 1'b1;
    end else begin
        hard_partition_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_6_ce0 = 1'b1;
    end else begin
        hard_partition_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_6_we0 = 1'b1;
    end else begin
        hard_partition_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_7_ce0 = 1'b1;
    end else begin
        hard_partition_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_7_we0 = 1'b1;
    end else begin
        hard_partition_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_8_ce0 = 1'b1;
    end else begin
        hard_partition_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_8_we0 = 1'b1;
    end else begin
        hard_partition_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_9_ce0 = 1'b1;
    end else begin
        hard_partition_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (tmp_218_reg_6935_pp2_iter1_reg == 5'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        hard_partition_V_9_we0 = 1'b1;
    end else begin
        hard_partition_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_cdma_AWREADY == 1'b0)) begin
        if ((ap_ST_fsm_state31 == ap_CS_fsm)) begin
            m_axi_cdma_AWADDR = 64'd33554442;
        end else if ((ap_ST_fsm_state30 == ap_CS_fsm)) begin
            m_axi_cdma_AWADDR = 64'd33554440;
        end else if ((ap_ST_fsm_state29 == ap_CS_fsm)) begin
            m_axi_cdma_AWADDR = 64'd33554438;
        end else begin
            m_axi_cdma_AWADDR = 'bx;
        end
    end else begin
        m_axi_cdma_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_m_axi_cdma_AWREADY == 1'b0) & (ap_ST_fsm_state31 == ap_CS_fsm)) | ((ap_reg_ioackin_m_axi_cdma_AWREADY == 1'b0) & (ap_ST_fsm_state30 == ap_CS_fsm)) | ((ap_reg_ioackin_m_axi_cdma_AWREADY == 1'b0) & (ap_ST_fsm_state29 == ap_CS_fsm)))) begin
        m_axi_cdma_AWVALID = 1'b1;
    end else begin
        m_axi_cdma_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_cdma_BVALID == 1'b1) & (ap_ST_fsm_state37 == ap_CS_fsm)) | ((m_axi_cdma_BVALID == 1'b1) & (ap_ST_fsm_state36 == ap_CS_fsm)) | ((m_axi_cdma_BVALID == 1'b1) & (ap_ST_fsm_state35 == ap_CS_fsm)))) begin
        m_axi_cdma_BREADY = 1'b1;
    end else begin
        m_axi_cdma_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_cdma_WREADY == 1'b0)) begin
        if ((ap_ST_fsm_state32 == ap_CS_fsm)) begin
            m_axi_cdma_WDATA = 32'd1024;
        end else if ((ap_ST_fsm_state31 == ap_CS_fsm)) begin
            m_axi_cdma_WDATA = 32'd2097152;
        end else if ((ap_ST_fsm_state30 == ap_CS_fsm)) begin
            m_axi_cdma_WDATA = 32'd67108864;
        end else begin
            m_axi_cdma_WDATA = 'bx;
        end
    end else begin
        m_axi_cdma_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_m_axi_cdma_WREADY == 1'b0) & (ap_ST_fsm_state32 == ap_CS_fsm)) | ((ap_reg_ioackin_m_axi_cdma_WREADY == 1'b0) & (ap_ST_fsm_state31 == ap_CS_fsm)) | ((ap_reg_ioackin_m_axi_cdma_WREADY == 1'b0) & (ap_ST_fsm_state30 == ap_CS_fsm)))) begin
        m_axi_cdma_WVALID = 1'b1;
    end else begin
        m_axi_cdma_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0)) begin
        if ((ap_ST_fsm_state19 == ap_CS_fsm)) begin
            m_axi_cdma_buf_V_ARADDR = cdma_buf_V_addr_1_reg_6920;
        end else if ((ap_ST_fsm_state17 == ap_CS_fsm)) begin
            m_axi_cdma_buf_V_ARADDR = 64'd2097664;
        end else if ((ap_ST_fsm_state3 == ap_CS_fsm)) begin
            m_axi_cdma_buf_V_ARADDR = cdma_buf_V_addr_reg_6105;
        end else if (((ap_ST_fsm_state1 == ap_CS_fsm) & (ap_start == 1'b1))) begin
            m_axi_cdma_buf_V_ARADDR = 64'd2097152;
        end else begin
            m_axi_cdma_buf_V_ARADDR = 'bx;
        end
    end else begin
        m_axi_cdma_buf_V_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0) & (ap_ST_fsm_state19 == ap_CS_fsm)) | ((ap_ST_fsm_state3 == ap_CS_fsm) & (ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0)))) begin
        m_axi_cdma_buf_V_ARLEN = 32'd512;
    end else if ((((ap_ST_fsm_state1 == ap_CS_fsm) & (ap_start == 1'b1) & (ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0)) | ((ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0) & (ap_ST_fsm_state17 == ap_CS_fsm)))) begin
        m_axi_cdma_buf_V_ARLEN = 32'd1;
    end else begin
        m_axi_cdma_buf_V_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((ap_ST_fsm_state1 == ap_CS_fsm) & (ap_start == 1'b1) & (ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0)) | ((ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0) & (ap_ST_fsm_state19 == ap_CS_fsm)) | ((ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0) & (ap_ST_fsm_state17 == ap_CS_fsm)) | ((ap_ST_fsm_state3 == ap_CS_fsm) & (ap_reg_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0)))) begin
        m_axi_cdma_buf_V_ARVALID = 1'b1;
    end else begin
        m_axi_cdma_buf_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_ST_fsm_state24 == ap_CS_fsm) & (m_axi_cdma_buf_V_RVALID == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm)) | ((m_axi_cdma_buf_V_RVALID == 1'b1) & (ap_ST_fsm_state8 == ap_CS_fsm)))) begin
        m_axi_cdma_buf_V_RREADY = 1'b1;
    end else begin
        m_axi_cdma_buf_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_0_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_0_address0 = 8'd0;
    end else begin
        merge_weights_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_0_ce0 = 1'b1;
    end else begin
        merge_weights_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_0_d0 = last_value_0_V_reg_6536;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_0_d0 = 8'd0;
    end else begin
        merge_weights_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_0_we0 = 1'b1;
    end else begin
        merge_weights_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_10_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_10_address0 = 8'd0;
    end else begin
        merge_weights_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_10_ce0 = 1'b1;
    end else begin
        merge_weights_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_10_d0 = last_value_10_V_reg_6596;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_10_d0 = 8'd0;
    end else begin
        merge_weights_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_10_we0 = 1'b1;
    end else begin
        merge_weights_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_11_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_11_address0 = 8'd0;
    end else begin
        merge_weights_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_11_ce0 = 1'b1;
    end else begin
        merge_weights_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_11_d0 = last_value_11_V_reg_6602;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_11_d0 = 8'd0;
    end else begin
        merge_weights_V_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_11_we0 = 1'b1;
    end else begin
        merge_weights_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_12_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_12_address0 = 8'd0;
    end else begin
        merge_weights_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_12_ce0 = 1'b1;
    end else begin
        merge_weights_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_12_d0 = last_value_12_V_reg_6608;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_12_d0 = 8'd0;
    end else begin
        merge_weights_V_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_12_we0 = 1'b1;
    end else begin
        merge_weights_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_13_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_13_address0 = 8'd0;
    end else begin
        merge_weights_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_13_ce0 = 1'b1;
    end else begin
        merge_weights_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_13_d0 = last_value_13_V_reg_6614;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_13_d0 = 8'd0;
    end else begin
        merge_weights_V_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_13_we0 = 1'b1;
    end else begin
        merge_weights_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_14_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_14_address0 = 8'd0;
    end else begin
        merge_weights_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_14_ce0 = 1'b1;
    end else begin
        merge_weights_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_14_d0 = last_value_14_V_reg_6620;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_14_d0 = 8'd0;
    end else begin
        merge_weights_V_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_14_we0 = 1'b1;
    end else begin
        merge_weights_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_15_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_15_address0 = 8'd0;
    end else begin
        merge_weights_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_15_ce0 = 1'b1;
    end else begin
        merge_weights_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_15_d0 = last_value_15_V_reg_6626;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_15_d0 = 8'd0;
    end else begin
        merge_weights_V_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_15_we0 = 1'b1;
    end else begin
        merge_weights_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_16_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_16_address0 = 8'd0;
    end else begin
        merge_weights_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_16_ce0 = 1'b1;
    end else begin
        merge_weights_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_16_d0 = last_value_16_V_reg_6632;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_16_d0 = 8'd0;
    end else begin
        merge_weights_V_16_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_16_we0 = 1'b1;
    end else begin
        merge_weights_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_17_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_17_address0 = 8'd0;
    end else begin
        merge_weights_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_17_ce0 = 1'b1;
    end else begin
        merge_weights_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_17_d0 = last_value_17_V_reg_6638;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_17_d0 = 8'd0;
    end else begin
        merge_weights_V_17_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_17_we0 = 1'b1;
    end else begin
        merge_weights_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_18_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_18_address0 = 8'd0;
    end else begin
        merge_weights_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_18_ce0 = 1'b1;
    end else begin
        merge_weights_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_18_d0 = last_value_18_V_reg_6644;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_18_d0 = 8'd0;
    end else begin
        merge_weights_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_18_we0 = 1'b1;
    end else begin
        merge_weights_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_19_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_19_address0 = 8'd0;
    end else begin
        merge_weights_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_19_ce0 = 1'b1;
    end else begin
        merge_weights_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_19_d0 = last_value_19_V_reg_6650;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_19_d0 = 8'd0;
    end else begin
        merge_weights_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_19_we0 = 1'b1;
    end else begin
        merge_weights_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_1_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_1_address0 = 8'd0;
    end else begin
        merge_weights_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_1_ce0 = 1'b1;
    end else begin
        merge_weights_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_1_d0 = last_value_1_V_reg_6542;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_1_d0 = 8'd0;
    end else begin
        merge_weights_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_1_we0 = 1'b1;
    end else begin
        merge_weights_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_20_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_20_address0 = 8'd0;
    end else begin
        merge_weights_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_20_ce0 = 1'b1;
    end else begin
        merge_weights_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_20_d0 = last_value_20_V_reg_6656;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_20_d0 = 8'd0;
    end else begin
        merge_weights_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_20_we0 = 1'b1;
    end else begin
        merge_weights_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_21_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_21_address0 = 8'd0;
    end else begin
        merge_weights_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_21_ce0 = 1'b1;
    end else begin
        merge_weights_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_21_d0 = last_value_21_V_reg_6662;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_21_d0 = 8'd0;
    end else begin
        merge_weights_V_21_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_21_we0 = 1'b1;
    end else begin
        merge_weights_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_22_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_22_address0 = 8'd0;
    end else begin
        merge_weights_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_22_ce0 = 1'b1;
    end else begin
        merge_weights_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_22_d0 = last_value_22_V_reg_6668;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_22_d0 = 8'd0;
    end else begin
        merge_weights_V_22_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_22_we0 = 1'b1;
    end else begin
        merge_weights_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_23_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_23_address0 = 8'd0;
    end else begin
        merge_weights_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_23_ce0 = 1'b1;
    end else begin
        merge_weights_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_23_d0 = last_value_23_V_reg_6674;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_23_d0 = 8'd0;
    end else begin
        merge_weights_V_23_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_23_we0 = 1'b1;
    end else begin
        merge_weights_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_24_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_24_address0 = 8'd0;
    end else begin
        merge_weights_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_24_ce0 = 1'b1;
    end else begin
        merge_weights_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_24_d0 = last_value_24_V_reg_6680;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_24_d0 = 8'd0;
    end else begin
        merge_weights_V_24_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_24_we0 = 1'b1;
    end else begin
        merge_weights_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_25_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_25_address0 = 8'd0;
    end else begin
        merge_weights_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_25_ce0 = 1'b1;
    end else begin
        merge_weights_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_25_d0 = last_value_25_V_reg_6686;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_25_d0 = 8'd0;
    end else begin
        merge_weights_V_25_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_25_we0 = 1'b1;
    end else begin
        merge_weights_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_26_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_26_address0 = 8'd0;
    end else begin
        merge_weights_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_26_ce0 = 1'b1;
    end else begin
        merge_weights_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_26_d0 = last_value_26_V_reg_6692;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_26_d0 = 8'd0;
    end else begin
        merge_weights_V_26_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_26_we0 = 1'b1;
    end else begin
        merge_weights_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_27_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_27_address0 = 8'd0;
    end else begin
        merge_weights_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_27_ce0 = 1'b1;
    end else begin
        merge_weights_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_27_d0 = last_value_27_V_reg_6698;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_27_d0 = 8'd0;
    end else begin
        merge_weights_V_27_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_27_we0 = 1'b1;
    end else begin
        merge_weights_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_28_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_28_address0 = 8'd0;
    end else begin
        merge_weights_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_28_ce0 = 1'b1;
    end else begin
        merge_weights_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_28_d0 = last_value_28_V_reg_6704;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_28_d0 = 8'd0;
    end else begin
        merge_weights_V_28_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_28_we0 = 1'b1;
    end else begin
        merge_weights_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_29_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_29_address0 = 8'd0;
    end else begin
        merge_weights_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_29_ce0 = 1'b1;
    end else begin
        merge_weights_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_29_d0 = last_value_29_V_reg_6710;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_29_d0 = 8'd0;
    end else begin
        merge_weights_V_29_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_29_we0 = 1'b1;
    end else begin
        merge_weights_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_2_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_2_address0 = 8'd0;
    end else begin
        merge_weights_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_2_ce0 = 1'b1;
    end else begin
        merge_weights_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_2_d0 = last_value_2_V_reg_6548;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_2_d0 = 8'd0;
    end else begin
        merge_weights_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_2_we0 = 1'b1;
    end else begin
        merge_weights_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_30_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_30_address0 = 8'd0;
    end else begin
        merge_weights_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_30_ce0 = 1'b1;
    end else begin
        merge_weights_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_30_d0 = last_value_30_V_reg_6716;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_30_d0 = 8'd0;
    end else begin
        merge_weights_V_30_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_30_we0 = 1'b1;
    end else begin
        merge_weights_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_31_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_31_address0 = 8'd0;
    end else begin
        merge_weights_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_31_ce0 = 1'b1;
    end else begin
        merge_weights_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_31_d0 = last_value_31_V_reg_6722;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_31_d0 = 8'd0;
    end else begin
        merge_weights_V_31_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_31_we0 = 1'b1;
    end else begin
        merge_weights_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_32_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_32_address0 = 8'd0;
    end else begin
        merge_weights_V_32_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_32_ce0 = 1'b1;
    end else begin
        merge_weights_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_32_d0 = last_value_32_V_reg_6728;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_32_d0 = 8'd0;
    end else begin
        merge_weights_V_32_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_32_we0 = 1'b1;
    end else begin
        merge_weights_V_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_33_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_33_address0 = 8'd0;
    end else begin
        merge_weights_V_33_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_33_ce0 = 1'b1;
    end else begin
        merge_weights_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_33_d0 = last_value_33_V_reg_6734;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_33_d0 = 8'd0;
    end else begin
        merge_weights_V_33_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_33_we0 = 1'b1;
    end else begin
        merge_weights_V_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_34_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_34_address0 = 8'd0;
    end else begin
        merge_weights_V_34_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_34_ce0 = 1'b1;
    end else begin
        merge_weights_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_34_d0 = last_value_34_V_reg_6740;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_34_d0 = 8'd0;
    end else begin
        merge_weights_V_34_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_34_we0 = 1'b1;
    end else begin
        merge_weights_V_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_35_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_35_address0 = 8'd0;
    end else begin
        merge_weights_V_35_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_35_ce0 = 1'b1;
    end else begin
        merge_weights_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_35_d0 = last_value_35_V_reg_6746;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_35_d0 = 8'd0;
    end else begin
        merge_weights_V_35_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_35_we0 = 1'b1;
    end else begin
        merge_weights_V_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_36_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_36_address0 = 8'd0;
    end else begin
        merge_weights_V_36_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_36_ce0 = 1'b1;
    end else begin
        merge_weights_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_36_d0 = last_value_36_V_reg_6752;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_36_d0 = 8'd0;
    end else begin
        merge_weights_V_36_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_36_we0 = 1'b1;
    end else begin
        merge_weights_V_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_37_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_37_address0 = 8'd0;
    end else begin
        merge_weights_V_37_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_37_ce0 = 1'b1;
    end else begin
        merge_weights_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_37_d0 = last_value_37_V_reg_6758;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_37_d0 = 8'd0;
    end else begin
        merge_weights_V_37_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_37_we0 = 1'b1;
    end else begin
        merge_weights_V_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_38_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_38_address0 = 8'd0;
    end else begin
        merge_weights_V_38_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_38_ce0 = 1'b1;
    end else begin
        merge_weights_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_38_d0 = last_value_38_V_reg_6764;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_38_d0 = 8'd0;
    end else begin
        merge_weights_V_38_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_38_we0 = 1'b1;
    end else begin
        merge_weights_V_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_39_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_39_address0 = 8'd0;
    end else begin
        merge_weights_V_39_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_39_ce0 = 1'b1;
    end else begin
        merge_weights_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_39_d0 = last_value_39_V_reg_6770;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_39_d0 = 8'd0;
    end else begin
        merge_weights_V_39_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_39_we0 = 1'b1;
    end else begin
        merge_weights_V_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_3_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_3_address0 = 8'd0;
    end else begin
        merge_weights_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_3_ce0 = 1'b1;
    end else begin
        merge_weights_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_3_d0 = last_value_3_V_reg_6554;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_3_d0 = 8'd0;
    end else begin
        merge_weights_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_3_we0 = 1'b1;
    end else begin
        merge_weights_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_40_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_40_address0 = 8'd0;
    end else begin
        merge_weights_V_40_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_40_ce0 = 1'b1;
    end else begin
        merge_weights_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_40_d0 = last_value_40_V_reg_6776;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_40_d0 = 8'd0;
    end else begin
        merge_weights_V_40_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_40_we0 = 1'b1;
    end else begin
        merge_weights_V_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_41_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_41_address0 = 8'd0;
    end else begin
        merge_weights_V_41_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_41_ce0 = 1'b1;
    end else begin
        merge_weights_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_41_d0 = last_value_41_V_reg_6782;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_41_d0 = 8'd0;
    end else begin
        merge_weights_V_41_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_41_we0 = 1'b1;
    end else begin
        merge_weights_V_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_42_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_42_address0 = 8'd0;
    end else begin
        merge_weights_V_42_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_42_ce0 = 1'b1;
    end else begin
        merge_weights_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_42_d0 = last_value_42_V_reg_6788;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_42_d0 = 8'd0;
    end else begin
        merge_weights_V_42_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_42_we0 = 1'b1;
    end else begin
        merge_weights_V_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_43_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_43_address0 = 8'd0;
    end else begin
        merge_weights_V_43_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_43_ce0 = 1'b1;
    end else begin
        merge_weights_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_43_d0 = last_value_43_V_reg_6794;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_43_d0 = 8'd0;
    end else begin
        merge_weights_V_43_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_43_we0 = 1'b1;
    end else begin
        merge_weights_V_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_44_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_44_address0 = 8'd0;
    end else begin
        merge_weights_V_44_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_44_ce0 = 1'b1;
    end else begin
        merge_weights_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_44_d0 = last_value_44_V_reg_6800;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_44_d0 = 8'd0;
    end else begin
        merge_weights_V_44_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_44_we0 = 1'b1;
    end else begin
        merge_weights_V_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_45_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_45_address0 = 8'd0;
    end else begin
        merge_weights_V_45_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_45_ce0 = 1'b1;
    end else begin
        merge_weights_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_45_d0 = last_value_45_V_reg_6806;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_45_d0 = 8'd0;
    end else begin
        merge_weights_V_45_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_45_we0 = 1'b1;
    end else begin
        merge_weights_V_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_46_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_46_address0 = 8'd0;
    end else begin
        merge_weights_V_46_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_46_ce0 = 1'b1;
    end else begin
        merge_weights_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_46_d0 = last_value_46_V_reg_6812;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_46_d0 = 8'd0;
    end else begin
        merge_weights_V_46_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_46_we0 = 1'b1;
    end else begin
        merge_weights_V_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_47_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_47_address0 = 8'd0;
    end else begin
        merge_weights_V_47_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_47_ce0 = 1'b1;
    end else begin
        merge_weights_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_47_d0 = last_value_47_V_reg_6818;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_47_d0 = 8'd0;
    end else begin
        merge_weights_V_47_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_47_we0 = 1'b1;
    end else begin
        merge_weights_V_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_48_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_48_address0 = 8'd0;
    end else begin
        merge_weights_V_48_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_48_ce0 = 1'b1;
    end else begin
        merge_weights_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_48_d0 = last_value_48_V_reg_6824;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_48_d0 = 8'd0;
    end else begin
        merge_weights_V_48_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_48_we0 = 1'b1;
    end else begin
        merge_weights_V_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_49_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_49_address0 = 8'd0;
    end else begin
        merge_weights_V_49_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_49_ce0 = 1'b1;
    end else begin
        merge_weights_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_49_d0 = last_value_49_V_reg_6830;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_49_d0 = 8'd0;
    end else begin
        merge_weights_V_49_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_49_we0 = 1'b1;
    end else begin
        merge_weights_V_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_4_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_4_address0 = 8'd0;
    end else begin
        merge_weights_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_4_ce0 = 1'b1;
    end else begin
        merge_weights_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_4_d0 = last_value_4_V_reg_6560;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_4_d0 = 8'd0;
    end else begin
        merge_weights_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_4_we0 = 1'b1;
    end else begin
        merge_weights_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_50_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_50_address0 = 8'd0;
    end else begin
        merge_weights_V_50_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_50_ce0 = 1'b1;
    end else begin
        merge_weights_V_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_50_d0 = last_value_50_V_reg_6836;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_50_d0 = 8'd0;
    end else begin
        merge_weights_V_50_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_50_we0 = 1'b1;
    end else begin
        merge_weights_V_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_51_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_51_address0 = 8'd0;
    end else begin
        merge_weights_V_51_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_51_ce0 = 1'b1;
    end else begin
        merge_weights_V_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_51_d0 = last_value_51_V_reg_6842;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_51_d0 = 8'd0;
    end else begin
        merge_weights_V_51_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_51_we0 = 1'b1;
    end else begin
        merge_weights_V_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_52_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_52_address0 = 8'd0;
    end else begin
        merge_weights_V_52_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_52_ce0 = 1'b1;
    end else begin
        merge_weights_V_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_52_d0 = last_value_52_V_reg_6848;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_52_d0 = 8'd0;
    end else begin
        merge_weights_V_52_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_52_we0 = 1'b1;
    end else begin
        merge_weights_V_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_53_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_53_address0 = 8'd0;
    end else begin
        merge_weights_V_53_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_53_ce0 = 1'b1;
    end else begin
        merge_weights_V_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_53_d0 = last_value_53_V_reg_6854;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_53_d0 = 8'd0;
    end else begin
        merge_weights_V_53_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_53_we0 = 1'b1;
    end else begin
        merge_weights_V_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_54_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_54_address0 = 8'd0;
    end else begin
        merge_weights_V_54_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_54_ce0 = 1'b1;
    end else begin
        merge_weights_V_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_54_d0 = last_value_54_V_reg_6860;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_54_d0 = 8'd0;
    end else begin
        merge_weights_V_54_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_54_we0 = 1'b1;
    end else begin
        merge_weights_V_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_55_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_55_address0 = 8'd0;
    end else begin
        merge_weights_V_55_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_55_ce0 = 1'b1;
    end else begin
        merge_weights_V_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_55_d0 = last_value_55_V_reg_6866;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_55_d0 = 8'd0;
    end else begin
        merge_weights_V_55_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_55_we0 = 1'b1;
    end else begin
        merge_weights_V_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_56_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_56_address0 = 8'd0;
    end else begin
        merge_weights_V_56_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_56_ce0 = 1'b1;
    end else begin
        merge_weights_V_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_56_d0 = last_value_56_V_reg_6872;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_56_d0 = 8'd0;
    end else begin
        merge_weights_V_56_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_56_we0 = 1'b1;
    end else begin
        merge_weights_V_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_57_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_57_address0 = 8'd0;
    end else begin
        merge_weights_V_57_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_57_ce0 = 1'b1;
    end else begin
        merge_weights_V_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_57_d0 = last_value_57_V_reg_6878;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_57_d0 = 8'd0;
    end else begin
        merge_weights_V_57_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_57_we0 = 1'b1;
    end else begin
        merge_weights_V_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_58_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_58_address0 = 8'd0;
    end else begin
        merge_weights_V_58_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_58_ce0 = 1'b1;
    end else begin
        merge_weights_V_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_58_d0 = last_value_58_V_reg_6884;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_58_d0 = 8'd0;
    end else begin
        merge_weights_V_58_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_58_we0 = 1'b1;
    end else begin
        merge_weights_V_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_59_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_59_address0 = 8'd0;
    end else begin
        merge_weights_V_59_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_59_ce0 = 1'b1;
    end else begin
        merge_weights_V_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_59_d0 = last_value_59_V_reg_6890;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_59_d0 = 8'd0;
    end else begin
        merge_weights_V_59_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_59_we0 = 1'b1;
    end else begin
        merge_weights_V_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_5_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_5_address0 = 8'd0;
    end else begin
        merge_weights_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_5_ce0 = 1'b1;
    end else begin
        merge_weights_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_5_d0 = last_value_5_V_reg_6566;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_5_d0 = 8'd0;
    end else begin
        merge_weights_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_5_we0 = 1'b1;
    end else begin
        merge_weights_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_60_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_60_address0 = 8'd0;
    end else begin
        merge_weights_V_60_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_60_ce0 = 1'b1;
    end else begin
        merge_weights_V_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_60_d0 = last_value_60_V_reg_6896;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_60_d0 = 8'd0;
    end else begin
        merge_weights_V_60_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_60_we0 = 1'b1;
    end else begin
        merge_weights_V_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_61_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_61_address0 = 8'd0;
    end else begin
        merge_weights_V_61_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_61_ce0 = 1'b1;
    end else begin
        merge_weights_V_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_61_d0 = last_value_61_V_reg_6902;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_61_d0 = 8'd0;
    end else begin
        merge_weights_V_61_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_61_we0 = 1'b1;
    end else begin
        merge_weights_V_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_62_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_62_address0 = 8'd0;
    end else begin
        merge_weights_V_62_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_62_ce0 = 1'b1;
    end else begin
        merge_weights_V_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_62_d0 = last_value_62_V_reg_6908;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_62_d0 = 8'd0;
    end else begin
        merge_weights_V_62_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_62_we0 = 1'b1;
    end else begin
        merge_weights_V_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_63_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_63_address0 = 8'd0;
    end else begin
        merge_weights_V_63_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_63_ce0 = 1'b1;
    end else begin
        merge_weights_V_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_63_d0 = last_value_63_V_reg_6914;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_63_d0 = 8'd0;
    end else begin
        merge_weights_V_63_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_63_we0 = 1'b1;
    end else begin
        merge_weights_V_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_6_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_6_address0 = 8'd0;
    end else begin
        merge_weights_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_6_ce0 = 1'b1;
    end else begin
        merge_weights_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_6_d0 = last_value_6_V_reg_6572;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_6_d0 = 8'd0;
    end else begin
        merge_weights_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_6_we0 = 1'b1;
    end else begin
        merge_weights_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_7_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_7_address0 = 8'd0;
    end else begin
        merge_weights_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_7_ce0 = 1'b1;
    end else begin
        merge_weights_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_7_d0 = last_value_7_V_reg_6578;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_7_d0 = 8'd0;
    end else begin
        merge_weights_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_7_we0 = 1'b1;
    end else begin
        merge_weights_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_8_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_8_address0 = 8'd0;
    end else begin
        merge_weights_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_8_ce0 = 1'b1;
    end else begin
        merge_weights_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_8_d0 = last_value_8_V_reg_6584;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_8_d0 = 8'd0;
    end else begin
        merge_weights_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_8_we0 = 1'b1;
    end else begin
        merge_weights_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_9_address0 = tmp_44_fu_5949_p1;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_9_address0 = 8'd0;
    end else begin
        merge_weights_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_9_ce0 = 1'b1;
    end else begin
        merge_weights_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        merge_weights_V_9_d0 = last_value_9_V_reg_6590;
    end else if ((ap_ST_fsm_state13 == ap_CS_fsm)) begin
        merge_weights_V_9_d0 = 8'd0;
    end else begin
        merge_weights_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state13 == ap_CS_fsm) | ((exitcond4_reg_6129_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        merge_weights_V_9_we0 = 1'b1;
    end else begin
        merge_weights_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_0_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_0_address0 = tmp_27_cast_fu_4554_p1;
    end else if ((ap_ST_fsm_state9 == ap_CS_fsm)) begin
        weights_V_0_address0 = 3'd0;
    end else begin
        weights_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state9 == ap_CS_fsm) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_0_ce0 = 1'b1;
    end else begin
        weights_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state9 == ap_CS_fsm) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_0_we0 = 1'b1;
    end else begin
        weights_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_10_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_10_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_10_ce0 = 1'b1;
    end else begin
        weights_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_10_we0 = 1'b1;
    end else begin
        weights_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_11_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_11_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_11_ce0 = 1'b1;
    end else begin
        weights_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_11_we0 = 1'b1;
    end else begin
        weights_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_12_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_12_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_12_ce0 = 1'b1;
    end else begin
        weights_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_12_we0 = 1'b1;
    end else begin
        weights_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_13_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_13_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_13_ce0 = 1'b1;
    end else begin
        weights_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_13_we0 = 1'b1;
    end else begin
        weights_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_14_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_14_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_14_ce0 = 1'b1;
    end else begin
        weights_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_14_we0 = 1'b1;
    end else begin
        weights_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_15_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_15_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_15_ce0 = 1'b1;
    end else begin
        weights_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_15_we0 = 1'b1;
    end else begin
        weights_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_16_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_16_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_16_ce0 = 1'b1;
    end else begin
        weights_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_16_we0 = 1'b1;
    end else begin
        weights_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_17_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_17_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_17_ce0 = 1'b1;
    end else begin
        weights_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_17_we0 = 1'b1;
    end else begin
        weights_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_18_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_18_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_18_ce0 = 1'b1;
    end else begin
        weights_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_18_we0 = 1'b1;
    end else begin
        weights_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_19_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_19_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_19_ce0 = 1'b1;
    end else begin
        weights_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_19_we0 = 1'b1;
    end else begin
        weights_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_1_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_1_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_1_ce0 = 1'b1;
    end else begin
        weights_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_1_we0 = 1'b1;
    end else begin
        weights_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_20_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_20_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_20_ce0 = 1'b1;
    end else begin
        weights_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_20_we0 = 1'b1;
    end else begin
        weights_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_21_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_21_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_21_ce0 = 1'b1;
    end else begin
        weights_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_21_we0 = 1'b1;
    end else begin
        weights_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_22_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_22_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_22_ce0 = 1'b1;
    end else begin
        weights_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_22_we0 = 1'b1;
    end else begin
        weights_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_23_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_23_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_23_ce0 = 1'b1;
    end else begin
        weights_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_23_we0 = 1'b1;
    end else begin
        weights_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_24_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_24_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_24_ce0 = 1'b1;
    end else begin
        weights_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_24_we0 = 1'b1;
    end else begin
        weights_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_25_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_25_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_25_ce0 = 1'b1;
    end else begin
        weights_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_25_we0 = 1'b1;
    end else begin
        weights_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_26_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_26_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_26_ce0 = 1'b1;
    end else begin
        weights_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_26_we0 = 1'b1;
    end else begin
        weights_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_27_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_27_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_27_ce0 = 1'b1;
    end else begin
        weights_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_27_we0 = 1'b1;
    end else begin
        weights_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_28_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_28_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_28_ce0 = 1'b1;
    end else begin
        weights_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_28_we0 = 1'b1;
    end else begin
        weights_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_29_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_29_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_29_ce0 = 1'b1;
    end else begin
        weights_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_29_we0 = 1'b1;
    end else begin
        weights_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_2_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_2_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_2_ce0 = 1'b1;
    end else begin
        weights_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_2_we0 = 1'b1;
    end else begin
        weights_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_30_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_30_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_30_ce0 = 1'b1;
    end else begin
        weights_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_30_we0 = 1'b1;
    end else begin
        weights_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_31_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_31_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_31_ce0 = 1'b1;
    end else begin
        weights_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_31_we0 = 1'b1;
    end else begin
        weights_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_32_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_32_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_32_ce0 = 1'b1;
    end else begin
        weights_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_32_we0 = 1'b1;
    end else begin
        weights_V_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_33_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_33_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_33_ce0 = 1'b1;
    end else begin
        weights_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_33_we0 = 1'b1;
    end else begin
        weights_V_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_34_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_34_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_34_ce0 = 1'b1;
    end else begin
        weights_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_34_we0 = 1'b1;
    end else begin
        weights_V_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_35_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_35_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_35_ce0 = 1'b1;
    end else begin
        weights_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_35_we0 = 1'b1;
    end else begin
        weights_V_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_36_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_36_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_36_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_36_ce0 = 1'b1;
    end else begin
        weights_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_36_we0 = 1'b1;
    end else begin
        weights_V_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_37_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_37_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_37_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_37_ce0 = 1'b1;
    end else begin
        weights_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_37_we0 = 1'b1;
    end else begin
        weights_V_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_38_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_38_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_38_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_38_ce0 = 1'b1;
    end else begin
        weights_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_38_we0 = 1'b1;
    end else begin
        weights_V_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_39_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_39_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_39_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_39_ce0 = 1'b1;
    end else begin
        weights_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_39_we0 = 1'b1;
    end else begin
        weights_V_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_3_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_3_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_3_ce0 = 1'b1;
    end else begin
        weights_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_3_we0 = 1'b1;
    end else begin
        weights_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_40_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_40_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_40_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_40_ce0 = 1'b1;
    end else begin
        weights_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_40_we0 = 1'b1;
    end else begin
        weights_V_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_41_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_41_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_41_ce0 = 1'b1;
    end else begin
        weights_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_41_we0 = 1'b1;
    end else begin
        weights_V_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_42_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_42_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_42_ce0 = 1'b1;
    end else begin
        weights_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_42_we0 = 1'b1;
    end else begin
        weights_V_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_43_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_43_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_43_ce0 = 1'b1;
    end else begin
        weights_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_43_we0 = 1'b1;
    end else begin
        weights_V_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_44_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_44_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_44_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_44_ce0 = 1'b1;
    end else begin
        weights_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_44_we0 = 1'b1;
    end else begin
        weights_V_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_45_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_45_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_45_ce0 = 1'b1;
    end else begin
        weights_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_45_we0 = 1'b1;
    end else begin
        weights_V_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_46_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_46_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_46_ce0 = 1'b1;
    end else begin
        weights_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_46_we0 = 1'b1;
    end else begin
        weights_V_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_47_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_47_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_47_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_47_ce0 = 1'b1;
    end else begin
        weights_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_47_we0 = 1'b1;
    end else begin
        weights_V_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_48_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_48_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_48_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_48_ce0 = 1'b1;
    end else begin
        weights_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_48_we0 = 1'b1;
    end else begin
        weights_V_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_49_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_49_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_49_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_49_ce0 = 1'b1;
    end else begin
        weights_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_49_we0 = 1'b1;
    end else begin
        weights_V_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_4_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_4_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_4_ce0 = 1'b1;
    end else begin
        weights_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_4_we0 = 1'b1;
    end else begin
        weights_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_50_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_50_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_50_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_50_ce0 = 1'b1;
    end else begin
        weights_V_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_50_we0 = 1'b1;
    end else begin
        weights_V_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_51_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_51_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_51_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_51_ce0 = 1'b1;
    end else begin
        weights_V_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_51_we0 = 1'b1;
    end else begin
        weights_V_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_52_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_52_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_52_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_52_ce0 = 1'b1;
    end else begin
        weights_V_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_52_we0 = 1'b1;
    end else begin
        weights_V_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_53_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_53_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_53_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_53_ce0 = 1'b1;
    end else begin
        weights_V_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_53_we0 = 1'b1;
    end else begin
        weights_V_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_54_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_54_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_54_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_54_ce0 = 1'b1;
    end else begin
        weights_V_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_54_we0 = 1'b1;
    end else begin
        weights_V_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_55_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_55_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_55_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_55_ce0 = 1'b1;
    end else begin
        weights_V_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_55_we0 = 1'b1;
    end else begin
        weights_V_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_56_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_56_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_56_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_56_ce0 = 1'b1;
    end else begin
        weights_V_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_56_we0 = 1'b1;
    end else begin
        weights_V_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_57_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_57_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_57_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_57_ce0 = 1'b1;
    end else begin
        weights_V_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_57_we0 = 1'b1;
    end else begin
        weights_V_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_58_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_58_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_58_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_58_ce0 = 1'b1;
    end else begin
        weights_V_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_58_we0 = 1'b1;
    end else begin
        weights_V_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_59_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_59_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_59_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_59_ce0 = 1'b1;
    end else begin
        weights_V_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_59_we0 = 1'b1;
    end else begin
        weights_V_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_5_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_5_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_5_ce0 = 1'b1;
    end else begin
        weights_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_5_we0 = 1'b1;
    end else begin
        weights_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_60_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_60_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_60_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_60_ce0 = 1'b1;
    end else begin
        weights_V_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_60_we0 = 1'b1;
    end else begin
        weights_V_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_61_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_61_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_61_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_61_ce0 = 1'b1;
    end else begin
        weights_V_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_61_we0 = 1'b1;
    end else begin
        weights_V_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_62_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_62_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_62_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_62_ce0 = 1'b1;
    end else begin
        weights_V_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_62_we0 = 1'b1;
    end else begin
        weights_V_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_63_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_63_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_63_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_63_ce0 = 1'b1;
    end else begin
        weights_V_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_63_we0 = 1'b1;
    end else begin
        weights_V_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_6_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_6_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_6_ce0 = 1'b1;
    end else begin
        weights_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_6_we0 = 1'b1;
    end else begin
        weights_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_7_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_7_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_7_ce0 = 1'b1;
    end else begin
        weights_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_7_we0 = 1'b1;
    end else begin
        weights_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_8_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_8_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_8_ce0 = 1'b1;
    end else begin
        weights_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_8_we0 = 1'b1;
    end else begin
        weights_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm))) begin
        weights_V_9_address0 = tmp_43_fu_4659_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        weights_V_9_address0 = tmp_27_cast_fu_4554_p1;
    end else begin
        weights_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weights_V_9_ce0 = 1'b1;
    end else begin
        weights_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_t_reg_6125_pp0_iter1_reg == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_V_9_we0 = 1'b1;
    end else begin
        weights_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b0)) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((ap_ST_fsm_state3 == ap_CS_fsm) & (ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((m_axi_cdma_buf_V_RVALID == 1'b1) & (ap_ST_fsm_state8 == ap_CS_fsm))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond1_fu_4528_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond1_fu_4528_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (exitcond4_fu_4621_p2 == 1'd1)) & ~((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (exitcond4_fu_4621_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b1) & (ap_ST_fsm_state17 == ap_CS_fsm))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((ap_ST_fsm_state19 == ap_CS_fsm) & (ap_sig_ioackin_m_axi_cdma_buf_V_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((ap_ST_fsm_state24 == ap_CS_fsm) & (m_axi_cdma_buf_V_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond_fu_6023_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0)) | ((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond_fu_6023_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((ap_ST_fsm_state29 == ap_CS_fsm) & (ap_sig_ioackin_m_axi_cdma_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((ap_ST_fsm_state30 == ap_CS_fsm) & (1'b0 == ap_block_state30_io))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((ap_ST_fsm_state31 == ap_CS_fsm) & (1'b0 == ap_block_state31_io))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((ap_ST_fsm_state32 == ap_CS_fsm) & (ap_sig_ioackin_m_axi_cdma_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((m_axi_cdma_BVALID == 1'b1) & (ap_ST_fsm_state35 == ap_CS_fsm))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((m_axi_cdma_BVALID == 1'b1) & (ap_ST_fsm_state36 == ap_CS_fsm))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((m_axi_cdma_BVALID == 1'b1) & (ap_ST_fsm_state37 == ap_CS_fsm))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_cdma_buf_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_cdma_buf_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((m_axi_cdma_buf_V_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((m_axi_cdma_buf_V_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = (m_axi_cdma_buf_V_RVALID == 1'b0);
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_pp2_stage0_iter1 = (m_axi_cdma_buf_V_RVALID == 1'b0);
end

assign ap_block_state28_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_io = ((ap_sig_ioackin_m_axi_cdma_WREADY == 1'b0) | (ap_sig_ioackin_m_axi_cdma_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state31_io = ((ap_sig_ioackin_m_axi_cdma_WREADY == 1'b0) | (ap_sig_ioackin_m_axi_cdma_AWREADY == 1'b0));
end

always @ (*) begin
    ap_condition_2151 = (~(r_V_fu_4647_p2 == 7'd2) & ~(r_V_fu_4647_p2 == 7'd4) & ~(r_V_fu_4647_p2 == 7'd8) & ~(r_V_fu_4647_p2 == 7'd16) & ~(r_V_fu_4647_p2 == 7'd32) & ~(r_V_fu_4647_p2 == 7'd64));
end

always @ (*) begin
    ap_condition_2225 = ((exitcond4_fu_4621_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_delta_id_s_reg_4380 = 'bx;

assign cdma_buf_V_addr_1_reg_6920 = 64'd2097664;

assign cdma_buf_V_addr_reg_6105 = 64'd2097152;

assign exitcond1_fu_4528_p2 = ((indvar_reg_3579 == 10'd512) ? 1'b1 : 1'b0);

assign exitcond4_fu_4621_p2 = ((gray_reg_4369 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond_fu_6023_p2 = ((indvar1_reg_4406 == 10'd512) ? 1'b1 : 1'b0);

assign gray_1_fu_4727_p2 = (gray_reg_4369 + 8'd1);

assign hard_partition_V_0_d0 = reg_4485;

assign hard_partition_V_10_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_10_d0 = reg_4485;

assign hard_partition_V_11_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_11_d0 = reg_4485;

assign hard_partition_V_12_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_12_d0 = reg_4485;

assign hard_partition_V_13_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_13_d0 = reg_4485;

assign hard_partition_V_14_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_14_d0 = reg_4485;

assign hard_partition_V_15_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_15_d0 = reg_4485;

assign hard_partition_V_16_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_16_d0 = reg_4485;

assign hard_partition_V_17_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_17_d0 = reg_4485;

assign hard_partition_V_18_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_18_d0 = reg_4485;

assign hard_partition_V_19_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_19_d0 = reg_4485;

assign hard_partition_V_1_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_1_d0 = reg_4485;

assign hard_partition_V_20_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_20_d0 = reg_4485;

assign hard_partition_V_21_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_21_d0 = reg_4485;

assign hard_partition_V_22_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_22_d0 = reg_4485;

assign hard_partition_V_23_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_23_d0 = reg_4485;

assign hard_partition_V_24_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_24_d0 = reg_4485;

assign hard_partition_V_25_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_25_d0 = reg_4485;

assign hard_partition_V_26_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_26_d0 = reg_4485;

assign hard_partition_V_27_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_27_d0 = reg_4485;

assign hard_partition_V_28_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_28_d0 = reg_4485;

assign hard_partition_V_29_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_29_d0 = reg_4485;

assign hard_partition_V_2_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_2_d0 = reg_4485;

assign hard_partition_V_30_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_30_d0 = reg_4485;

assign hard_partition_V_31_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_31_d0 = reg_4485;

assign hard_partition_V_3_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_3_d0 = reg_4485;

assign hard_partition_V_4_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_4_d0 = reg_4485;

assign hard_partition_V_5_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_5_d0 = reg_4485;

assign hard_partition_V_6_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_6_d0 = reg_4485;

assign hard_partition_V_7_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_7_d0 = reg_4485;

assign hard_partition_V_8_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_8_d0 = reg_4485;

assign hard_partition_V_9_address0 = newIndex1_fu_6049_p1;

assign hard_partition_V_9_d0 = reg_4485;

assign indvar_next1_fu_6029_p2 = (indvar1_reg_4406 + 10'd1);

assign indvar_next_fu_4534_p2 = (indvar_reg_3579 + 10'd1);

assign last_value_0_V_fu_4745_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_46_fu_4739_p2 : tmp_45_fu_4733_p2);

assign last_value_10_V_fu_4935_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_s_fu_4929_p2 : tmp_73_s_fu_4923_p2);

assign last_value_11_V_fu_4954_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_10_fu_4948_p2 : tmp_73_10_fu_4942_p2);

assign last_value_12_V_fu_4973_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_11_fu_4967_p2 : tmp_73_11_fu_4961_p2);

assign last_value_13_V_fu_4992_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_12_fu_4986_p2 : tmp_73_12_fu_4980_p2);

assign last_value_14_V_fu_5011_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_13_fu_5005_p2 : tmp_73_13_fu_4999_p2);

assign last_value_15_V_fu_5030_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_14_fu_5024_p2 : tmp_73_14_fu_5018_p2);

assign last_value_16_V_fu_5049_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_15_fu_5043_p2 : tmp_73_15_fu_5037_p2);

assign last_value_17_V_fu_5068_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_16_fu_5062_p2 : tmp_73_16_fu_5056_p2);

assign last_value_18_V_fu_5087_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_17_fu_5081_p2 : tmp_73_17_fu_5075_p2);

assign last_value_19_V_fu_5106_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_18_fu_5100_p2 : tmp_73_18_fu_5094_p2);

assign last_value_1_V_fu_4764_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_1_fu_4758_p2 : tmp_73_1_fu_4752_p2);

assign last_value_20_V_fu_5125_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_19_fu_5119_p2 : tmp_73_19_fu_5113_p2);

assign last_value_21_V_fu_5144_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_20_fu_5138_p2 : tmp_73_20_fu_5132_p2);

assign last_value_22_V_fu_5163_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_21_fu_5157_p2 : tmp_73_21_fu_5151_p2);

assign last_value_23_V_fu_5182_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_22_fu_5176_p2 : tmp_73_22_fu_5170_p2);

assign last_value_24_V_fu_5201_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_23_fu_5195_p2 : tmp_73_23_fu_5189_p2);

assign last_value_25_V_fu_5220_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_24_fu_5214_p2 : tmp_73_24_fu_5208_p2);

assign last_value_26_V_fu_5239_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_25_fu_5233_p2 : tmp_73_25_fu_5227_p2);

assign last_value_27_V_fu_5258_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_26_fu_5252_p2 : tmp_73_26_fu_5246_p2);

assign last_value_28_V_fu_5277_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_27_fu_5271_p2 : tmp_73_27_fu_5265_p2);

assign last_value_29_V_fu_5296_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_28_fu_5290_p2 : tmp_73_28_fu_5284_p2);

assign last_value_2_V_fu_4783_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_2_fu_4777_p2 : tmp_73_2_fu_4771_p2);

assign last_value_30_V_fu_5315_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_29_fu_5309_p2 : tmp_73_29_fu_5303_p2);

assign last_value_31_V_fu_5334_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_30_fu_5328_p2 : tmp_73_30_fu_5322_p2);

assign last_value_32_V_fu_5353_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_31_fu_5347_p2 : tmp_73_31_fu_5341_p2);

assign last_value_33_V_fu_5372_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_32_fu_5366_p2 : tmp_73_32_fu_5360_p2);

assign last_value_34_V_fu_5391_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_33_fu_5385_p2 : tmp_73_33_fu_5379_p2);

assign last_value_35_V_fu_5410_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_34_fu_5404_p2 : tmp_73_34_fu_5398_p2);

assign last_value_36_V_fu_5429_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_35_fu_5423_p2 : tmp_73_35_fu_5417_p2);

assign last_value_37_V_fu_5448_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_36_fu_5442_p2 : tmp_73_36_fu_5436_p2);

assign last_value_38_V_fu_5467_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_37_fu_5461_p2 : tmp_73_37_fu_5455_p2);

assign last_value_39_V_fu_5486_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_38_fu_5480_p2 : tmp_73_38_fu_5474_p2);

assign last_value_3_V_fu_4802_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_3_fu_4796_p2 : tmp_73_3_fu_4790_p2);

assign last_value_40_V_fu_5505_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_39_fu_5499_p2 : tmp_73_39_fu_5493_p2);

assign last_value_41_V_fu_5524_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_40_fu_5518_p2 : tmp_73_40_fu_5512_p2);

assign last_value_42_V_fu_5543_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_41_fu_5537_p2 : tmp_73_41_fu_5531_p2);

assign last_value_43_V_fu_5562_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_42_fu_5556_p2 : tmp_73_42_fu_5550_p2);

assign last_value_44_V_fu_5581_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_43_fu_5575_p2 : tmp_73_43_fu_5569_p2);

assign last_value_45_V_fu_5600_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_44_fu_5594_p2 : tmp_73_44_fu_5588_p2);

assign last_value_46_V_fu_5619_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_45_fu_5613_p2 : tmp_73_45_fu_5607_p2);

assign last_value_47_V_fu_5638_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_46_fu_5632_p2 : tmp_73_46_fu_5626_p2);

assign last_value_48_V_fu_5657_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_47_fu_5651_p2 : tmp_73_47_fu_5645_p2);

assign last_value_49_V_fu_5676_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_48_fu_5670_p2 : tmp_73_48_fu_5664_p2);

assign last_value_4_V_fu_4821_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_4_fu_4815_p2 : tmp_73_4_fu_4809_p2);

assign last_value_50_V_fu_5695_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_49_fu_5689_p2 : tmp_73_49_fu_5683_p2);

assign last_value_51_V_fu_5714_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_50_fu_5708_p2 : tmp_73_50_fu_5702_p2);

assign last_value_52_V_fu_5733_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_51_fu_5727_p2 : tmp_73_51_fu_5721_p2);

assign last_value_53_V_fu_5752_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_52_fu_5746_p2 : tmp_73_52_fu_5740_p2);

assign last_value_54_V_fu_5771_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_53_fu_5765_p2 : tmp_73_53_fu_5759_p2);

assign last_value_55_V_fu_5790_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_54_fu_5784_p2 : tmp_73_54_fu_5778_p2);

assign last_value_56_V_fu_5809_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_55_fu_5803_p2 : tmp_73_55_fu_5797_p2);

assign last_value_57_V_fu_5828_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_56_fu_5822_p2 : tmp_73_56_fu_5816_p2);

assign last_value_58_V_fu_5847_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_57_fu_5841_p2 : tmp_73_57_fu_5835_p2);

assign last_value_59_V_fu_5866_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_58_fu_5860_p2 : tmp_73_58_fu_5854_p2);

assign last_value_5_V_fu_4840_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_5_fu_4834_p2 : tmp_73_5_fu_4828_p2);

assign last_value_60_V_fu_5885_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_59_fu_5879_p2 : tmp_73_59_fu_5873_p2);

assign last_value_61_V_fu_5904_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_60_fu_5898_p2 : tmp_73_60_fu_5892_p2);

assign last_value_62_V_fu_5923_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_61_fu_5917_p2 : tmp_73_61_fu_5911_p2);

assign last_value_63_V_fu_5942_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_62_fu_5936_p2 : tmp_73_62_fu_5930_p2);

assign last_value_6_V_fu_4859_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_6_fu_4853_p2 : tmp_73_6_fu_4847_p2);

assign last_value_7_V_fu_4878_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_7_fu_4872_p2 : tmp_73_7_fu_4866_p2);

assign last_value_8_V_fu_4897_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_8_fu_4891_p2 : tmp_73_8_fu_4885_p2);

assign last_value_9_V_fu_4916_p3 = ((tmp_s_reg_6143[0:0] === 1'b1) ? tmp_71_9_fu_4910_p2 : tmp_73_9_fu_4904_p2);

assign m_axi_cdma_ARADDR = 32'd0;

assign m_axi_cdma_ARBURST = 2'd0;

assign m_axi_cdma_ARCACHE = 4'd0;

assign m_axi_cdma_ARID = 1'd0;

assign m_axi_cdma_ARLEN = 32'd0;

assign m_axi_cdma_ARLOCK = 2'd0;

assign m_axi_cdma_ARPROT = 3'd0;

assign m_axi_cdma_ARQOS = 4'd0;

assign m_axi_cdma_ARREGION = 4'd0;

assign m_axi_cdma_ARSIZE = 3'd0;

assign m_axi_cdma_ARUSER = 1'd0;

assign m_axi_cdma_ARVALID = 1'b0;

assign m_axi_cdma_AWBURST = 2'd0;

assign m_axi_cdma_AWCACHE = 4'd0;

assign m_axi_cdma_AWID = 1'd0;

assign m_axi_cdma_AWLEN = 32'd1;

assign m_axi_cdma_AWLOCK = 2'd0;

assign m_axi_cdma_AWPROT = 3'd0;

assign m_axi_cdma_AWQOS = 4'd0;

assign m_axi_cdma_AWREGION = 4'd0;

assign m_axi_cdma_AWSIZE = 3'd0;

assign m_axi_cdma_AWUSER = 1'd0;

assign m_axi_cdma_RREADY = 1'b0;

assign m_axi_cdma_WID = 1'd0;

assign m_axi_cdma_WLAST = 1'b0;

assign m_axi_cdma_WSTRB = 4'd15;

assign m_axi_cdma_WUSER = 1'd0;

assign m_axi_cdma_buf_V_ARBURST = 2'd0;

assign m_axi_cdma_buf_V_ARCACHE = 4'd0;

assign m_axi_cdma_buf_V_ARID = 1'd0;

assign m_axi_cdma_buf_V_ARLOCK = 2'd0;

assign m_axi_cdma_buf_V_ARPROT = 3'd0;

assign m_axi_cdma_buf_V_ARQOS = 4'd0;

assign m_axi_cdma_buf_V_ARREGION = 4'd0;

assign m_axi_cdma_buf_V_ARSIZE = 3'd0;

assign m_axi_cdma_buf_V_ARUSER = 1'd0;

assign m_axi_cdma_buf_V_AWADDR = 32'd0;

assign m_axi_cdma_buf_V_AWBURST = 2'd0;

assign m_axi_cdma_buf_V_AWCACHE = 4'd0;

assign m_axi_cdma_buf_V_AWID = 1'd0;

assign m_axi_cdma_buf_V_AWLEN = 32'd0;

assign m_axi_cdma_buf_V_AWLOCK = 2'd0;

assign m_axi_cdma_buf_V_AWPROT = 3'd0;

assign m_axi_cdma_buf_V_AWQOS = 4'd0;

assign m_axi_cdma_buf_V_AWREGION = 4'd0;

assign m_axi_cdma_buf_V_AWSIZE = 3'd0;

assign m_axi_cdma_buf_V_AWUSER = 1'd0;

assign m_axi_cdma_buf_V_AWVALID = 1'b0;

assign m_axi_cdma_buf_V_BREADY = 1'b0;

assign m_axi_cdma_buf_V_WDATA = 8'd0;

assign m_axi_cdma_buf_V_WID = 1'd0;

assign m_axi_cdma_buf_V_WLAST = 1'b0;

assign m_axi_cdma_buf_V_WSTRB = 1'd0;

assign m_axi_cdma_buf_V_WUSER = 1'd0;

assign m_axi_cdma_buf_V_WVALID = 1'b0;

assign newIndex1_fu_6049_p1 = newIndex_reg_6939_pp2_iter1_reg;

assign now_V_fu_4641_p2 = (tmp_30_cast_fu_4631_p4 ^ tmp_217_fu_4627_p1);

assign r_V_fu_4647_p2 = (now_V_fu_4641_p2 ^ ap_phi_mux_last_V_phi_fu_4362_p4);

assign tmp_217_fu_4627_p1 = gray_reg_4369[6:0];

assign tmp_218_fu_6035_p1 = indvar1_reg_4406[4:0];

assign tmp_27_cast_fu_4554_p1 = tmp_reg_6120_pp0_iter1_reg;

assign tmp_30_cast_fu_4631_p4 = {{gray_reg_4369[7:1]}};

assign tmp_43_fu_4659_p1 = ap_phi_mux_delta_id_s_phi_fu_4383_p14;

assign tmp_44_fu_5949_p1 = now_V_reg_6133_pp1_iter1_reg;

assign tmp_45_fu_4733_p2 = (ap_phi_mux_last_value_V_phi_fu_4350_p4 - weights_V_0_q0);

assign tmp_46_fu_4739_p2 = (weights_V_0_q0 + ap_phi_mux_last_value_V_phi_fu_4350_p4);

assign tmp_71_10_fu_4948_p2 = (weights_V_11_q0 + ap_phi_mux_last_value_V_11_phi_fu_4218_p4);

assign tmp_71_11_fu_4967_p2 = (weights_V_12_q0 + ap_phi_mux_last_value_V_12_phi_fu_4206_p4);

assign tmp_71_12_fu_4986_p2 = (weights_V_13_q0 + ap_phi_mux_last_value_V_13_phi_fu_4194_p4);

assign tmp_71_13_fu_5005_p2 = (weights_V_14_q0 + ap_phi_mux_last_value_V_14_phi_fu_4182_p4);

assign tmp_71_14_fu_5024_p2 = (weights_V_15_q0 + ap_phi_mux_last_value_V_15_phi_fu_4170_p4);

assign tmp_71_15_fu_5043_p2 = (weights_V_16_q0 + ap_phi_mux_last_value_V_16_phi_fu_4158_p4);

assign tmp_71_16_fu_5062_p2 = (weights_V_17_q0 + ap_phi_mux_last_value_V_17_phi_fu_4146_p4);

assign tmp_71_17_fu_5081_p2 = (weights_V_18_q0 + ap_phi_mux_last_value_V_18_phi_fu_4134_p4);

assign tmp_71_18_fu_5100_p2 = (weights_V_19_q0 + ap_phi_mux_last_value_V_19_phi_fu_4122_p4);

assign tmp_71_19_fu_5119_p2 = (weights_V_20_q0 + ap_phi_mux_last_value_V_20_phi_fu_4110_p4);

assign tmp_71_1_fu_4758_p2 = (weights_V_1_q0 + ap_phi_mux_last_value_V_1_phi_fu_4338_p4);

assign tmp_71_20_fu_5138_p2 = (weights_V_21_q0 + ap_phi_mux_last_value_V_21_phi_fu_4098_p4);

assign tmp_71_21_fu_5157_p2 = (weights_V_22_q0 + ap_phi_mux_last_value_V_22_phi_fu_4086_p4);

assign tmp_71_22_fu_5176_p2 = (weights_V_23_q0 + ap_phi_mux_last_value_V_23_phi_fu_4074_p4);

assign tmp_71_23_fu_5195_p2 = (weights_V_24_q0 + ap_phi_mux_last_value_V_24_phi_fu_4062_p4);

assign tmp_71_24_fu_5214_p2 = (weights_V_25_q0 + ap_phi_mux_last_value_V_25_phi_fu_4050_p4);

assign tmp_71_25_fu_5233_p2 = (weights_V_26_q0 + ap_phi_mux_last_value_V_26_phi_fu_4038_p4);

assign tmp_71_26_fu_5252_p2 = (weights_V_27_q0 + ap_phi_mux_last_value_V_27_phi_fu_4026_p4);

assign tmp_71_27_fu_5271_p2 = (weights_V_28_q0 + ap_phi_mux_last_value_V_28_phi_fu_4014_p4);

assign tmp_71_28_fu_5290_p2 = (weights_V_29_q0 + ap_phi_mux_last_value_V_29_phi_fu_4002_p4);

assign tmp_71_29_fu_5309_p2 = (weights_V_30_q0 + ap_phi_mux_last_value_V_30_phi_fu_3990_p4);

assign tmp_71_2_fu_4777_p2 = (weights_V_2_q0 + ap_phi_mux_last_value_V_2_phi_fu_4326_p4);

assign tmp_71_30_fu_5328_p2 = (weights_V_31_q0 + ap_phi_mux_last_value_V_31_phi_fu_3978_p4);

assign tmp_71_31_fu_5347_p2 = (weights_V_32_q0 + ap_phi_mux_last_value_V_32_phi_fu_3966_p4);

assign tmp_71_32_fu_5366_p2 = (weights_V_33_q0 + ap_phi_mux_last_value_V_33_phi_fu_3954_p4);

assign tmp_71_33_fu_5385_p2 = (weights_V_34_q0 + ap_phi_mux_last_value_V_34_phi_fu_3942_p4);

assign tmp_71_34_fu_5404_p2 = (weights_V_35_q0 + ap_phi_mux_last_value_V_35_phi_fu_3930_p4);

assign tmp_71_35_fu_5423_p2 = (weights_V_36_q0 + ap_phi_mux_last_value_V_36_phi_fu_3918_p4);

assign tmp_71_36_fu_5442_p2 = (weights_V_37_q0 + ap_phi_mux_last_value_V_37_phi_fu_3906_p4);

assign tmp_71_37_fu_5461_p2 = (weights_V_38_q0 + ap_phi_mux_last_value_V_38_phi_fu_3894_p4);

assign tmp_71_38_fu_5480_p2 = (weights_V_39_q0 + ap_phi_mux_last_value_V_39_phi_fu_3882_p4);

assign tmp_71_39_fu_5499_p2 = (weights_V_40_q0 + ap_phi_mux_last_value_V_40_phi_fu_3870_p4);

assign tmp_71_3_fu_4796_p2 = (weights_V_3_q0 + ap_phi_mux_last_value_V_3_phi_fu_4314_p4);

assign tmp_71_40_fu_5518_p2 = (weights_V_41_q0 + ap_phi_mux_last_value_V_41_phi_fu_3858_p4);

assign tmp_71_41_fu_5537_p2 = (weights_V_42_q0 + ap_phi_mux_last_value_V_42_phi_fu_3846_p4);

assign tmp_71_42_fu_5556_p2 = (weights_V_43_q0 + ap_phi_mux_last_value_V_43_phi_fu_3834_p4);

assign tmp_71_43_fu_5575_p2 = (weights_V_44_q0 + ap_phi_mux_last_value_V_44_phi_fu_3822_p4);

assign tmp_71_44_fu_5594_p2 = (weights_V_45_q0 + ap_phi_mux_last_value_V_45_phi_fu_3810_p4);

assign tmp_71_45_fu_5613_p2 = (weights_V_46_q0 + ap_phi_mux_last_value_V_46_phi_fu_3798_p4);

assign tmp_71_46_fu_5632_p2 = (weights_V_47_q0 + ap_phi_mux_last_value_V_47_phi_fu_3786_p4);

assign tmp_71_47_fu_5651_p2 = (weights_V_48_q0 + ap_phi_mux_last_value_V_48_phi_fu_3774_p4);

assign tmp_71_48_fu_5670_p2 = (weights_V_49_q0 + ap_phi_mux_last_value_V_49_phi_fu_3762_p4);

assign tmp_71_49_fu_5689_p2 = (weights_V_50_q0 + ap_phi_mux_last_value_V_50_phi_fu_3750_p4);

assign tmp_71_4_fu_4815_p2 = (weights_V_4_q0 + ap_phi_mux_last_value_V_4_phi_fu_4302_p4);

assign tmp_71_50_fu_5708_p2 = (weights_V_51_q0 + ap_phi_mux_last_value_V_51_phi_fu_3738_p4);

assign tmp_71_51_fu_5727_p2 = (weights_V_52_q0 + ap_phi_mux_last_value_V_52_phi_fu_3726_p4);

assign tmp_71_52_fu_5746_p2 = (weights_V_53_q0 + ap_phi_mux_last_value_V_53_phi_fu_3714_p4);

assign tmp_71_53_fu_5765_p2 = (weights_V_54_q0 + ap_phi_mux_last_value_V_54_phi_fu_3702_p4);

assign tmp_71_54_fu_5784_p2 = (weights_V_55_q0 + ap_phi_mux_last_value_V_55_phi_fu_3690_p4);

assign tmp_71_55_fu_5803_p2 = (weights_V_56_q0 + ap_phi_mux_last_value_V_56_phi_fu_3678_p4);

assign tmp_71_56_fu_5822_p2 = (weights_V_57_q0 + ap_phi_mux_last_value_V_57_phi_fu_3666_p4);

assign tmp_71_57_fu_5841_p2 = (weights_V_58_q0 + ap_phi_mux_last_value_V_58_phi_fu_3654_p4);

assign tmp_71_58_fu_5860_p2 = (weights_V_59_q0 + ap_phi_mux_last_value_V_59_phi_fu_3642_p4);

assign tmp_71_59_fu_5879_p2 = (weights_V_60_q0 + ap_phi_mux_last_value_V_60_phi_fu_3630_p4);

assign tmp_71_5_fu_4834_p2 = (weights_V_5_q0 + ap_phi_mux_last_value_V_5_phi_fu_4290_p4);

assign tmp_71_60_fu_5898_p2 = (weights_V_61_q0 + ap_phi_mux_last_value_V_61_phi_fu_3618_p4);

assign tmp_71_61_fu_5917_p2 = (weights_V_62_q0 + ap_phi_mux_last_value_V_62_phi_fu_3606_p4);

assign tmp_71_62_fu_5936_p2 = (weights_V_63_q0 + ap_phi_mux_last_value_V_s_phi_fu_3594_p4);

assign tmp_71_6_fu_4853_p2 = (weights_V_6_q0 + ap_phi_mux_last_value_V_6_phi_fu_4278_p4);

assign tmp_71_7_fu_4872_p2 = (weights_V_7_q0 + ap_phi_mux_last_value_V_7_phi_fu_4266_p4);

assign tmp_71_8_fu_4891_p2 = (weights_V_8_q0 + ap_phi_mux_last_value_V_8_phi_fu_4254_p4);

assign tmp_71_9_fu_4910_p2 = (weights_V_9_q0 + ap_phi_mux_last_value_V_9_phi_fu_4242_p4);

assign tmp_71_s_fu_4929_p2 = (weights_V_10_q0 + ap_phi_mux_last_value_V_10_phi_fu_4230_p4);

assign tmp_73_10_fu_4942_p2 = (ap_phi_mux_last_value_V_11_phi_fu_4218_p4 - weights_V_11_q0);

assign tmp_73_11_fu_4961_p2 = (ap_phi_mux_last_value_V_12_phi_fu_4206_p4 - weights_V_12_q0);

assign tmp_73_12_fu_4980_p2 = (ap_phi_mux_last_value_V_13_phi_fu_4194_p4 - weights_V_13_q0);

assign tmp_73_13_fu_4999_p2 = (ap_phi_mux_last_value_V_14_phi_fu_4182_p4 - weights_V_14_q0);

assign tmp_73_14_fu_5018_p2 = (ap_phi_mux_last_value_V_15_phi_fu_4170_p4 - weights_V_15_q0);

assign tmp_73_15_fu_5037_p2 = (ap_phi_mux_last_value_V_16_phi_fu_4158_p4 - weights_V_16_q0);

assign tmp_73_16_fu_5056_p2 = (ap_phi_mux_last_value_V_17_phi_fu_4146_p4 - weights_V_17_q0);

assign tmp_73_17_fu_5075_p2 = (ap_phi_mux_last_value_V_18_phi_fu_4134_p4 - weights_V_18_q0);

assign tmp_73_18_fu_5094_p2 = (ap_phi_mux_last_value_V_19_phi_fu_4122_p4 - weights_V_19_q0);

assign tmp_73_19_fu_5113_p2 = (ap_phi_mux_last_value_V_20_phi_fu_4110_p4 - weights_V_20_q0);

assign tmp_73_1_fu_4752_p2 = (ap_phi_mux_last_value_V_1_phi_fu_4338_p4 - weights_V_1_q0);

assign tmp_73_20_fu_5132_p2 = (ap_phi_mux_last_value_V_21_phi_fu_4098_p4 - weights_V_21_q0);

assign tmp_73_21_fu_5151_p2 = (ap_phi_mux_last_value_V_22_phi_fu_4086_p4 - weights_V_22_q0);

assign tmp_73_22_fu_5170_p2 = (ap_phi_mux_last_value_V_23_phi_fu_4074_p4 - weights_V_23_q0);

assign tmp_73_23_fu_5189_p2 = (ap_phi_mux_last_value_V_24_phi_fu_4062_p4 - weights_V_24_q0);

assign tmp_73_24_fu_5208_p2 = (ap_phi_mux_last_value_V_25_phi_fu_4050_p4 - weights_V_25_q0);

assign tmp_73_25_fu_5227_p2 = (ap_phi_mux_last_value_V_26_phi_fu_4038_p4 - weights_V_26_q0);

assign tmp_73_26_fu_5246_p2 = (ap_phi_mux_last_value_V_27_phi_fu_4026_p4 - weights_V_27_q0);

assign tmp_73_27_fu_5265_p2 = (ap_phi_mux_last_value_V_28_phi_fu_4014_p4 - weights_V_28_q0);

assign tmp_73_28_fu_5284_p2 = (ap_phi_mux_last_value_V_29_phi_fu_4002_p4 - weights_V_29_q0);

assign tmp_73_29_fu_5303_p2 = (ap_phi_mux_last_value_V_30_phi_fu_3990_p4 - weights_V_30_q0);

assign tmp_73_2_fu_4771_p2 = (ap_phi_mux_last_value_V_2_phi_fu_4326_p4 - weights_V_2_q0);

assign tmp_73_30_fu_5322_p2 = (ap_phi_mux_last_value_V_31_phi_fu_3978_p4 - weights_V_31_q0);

assign tmp_73_31_fu_5341_p2 = (ap_phi_mux_last_value_V_32_phi_fu_3966_p4 - weights_V_32_q0);

assign tmp_73_32_fu_5360_p2 = (ap_phi_mux_last_value_V_33_phi_fu_3954_p4 - weights_V_33_q0);

assign tmp_73_33_fu_5379_p2 = (ap_phi_mux_last_value_V_34_phi_fu_3942_p4 - weights_V_34_q0);

assign tmp_73_34_fu_5398_p2 = (ap_phi_mux_last_value_V_35_phi_fu_3930_p4 - weights_V_35_q0);

assign tmp_73_35_fu_5417_p2 = (ap_phi_mux_last_value_V_36_phi_fu_3918_p4 - weights_V_36_q0);

assign tmp_73_36_fu_5436_p2 = (ap_phi_mux_last_value_V_37_phi_fu_3906_p4 - weights_V_37_q0);

assign tmp_73_37_fu_5455_p2 = (ap_phi_mux_last_value_V_38_phi_fu_3894_p4 - weights_V_38_q0);

assign tmp_73_38_fu_5474_p2 = (ap_phi_mux_last_value_V_39_phi_fu_3882_p4 - weights_V_39_q0);

assign tmp_73_39_fu_5493_p2 = (ap_phi_mux_last_value_V_40_phi_fu_3870_p4 - weights_V_40_q0);

assign tmp_73_3_fu_4790_p2 = (ap_phi_mux_last_value_V_3_phi_fu_4314_p4 - weights_V_3_q0);

assign tmp_73_40_fu_5512_p2 = (ap_phi_mux_last_value_V_41_phi_fu_3858_p4 - weights_V_41_q0);

assign tmp_73_41_fu_5531_p2 = (ap_phi_mux_last_value_V_42_phi_fu_3846_p4 - weights_V_42_q0);

assign tmp_73_42_fu_5550_p2 = (ap_phi_mux_last_value_V_43_phi_fu_3834_p4 - weights_V_43_q0);

assign tmp_73_43_fu_5569_p2 = (ap_phi_mux_last_value_V_44_phi_fu_3822_p4 - weights_V_44_q0);

assign tmp_73_44_fu_5588_p2 = (ap_phi_mux_last_value_V_45_phi_fu_3810_p4 - weights_V_45_q0);

assign tmp_73_45_fu_5607_p2 = (ap_phi_mux_last_value_V_46_phi_fu_3798_p4 - weights_V_46_q0);

assign tmp_73_46_fu_5626_p2 = (ap_phi_mux_last_value_V_47_phi_fu_3786_p4 - weights_V_47_q0);

assign tmp_73_47_fu_5645_p2 = (ap_phi_mux_last_value_V_48_phi_fu_3774_p4 - weights_V_48_q0);

assign tmp_73_48_fu_5664_p2 = (ap_phi_mux_last_value_V_49_phi_fu_3762_p4 - weights_V_49_q0);

assign tmp_73_49_fu_5683_p2 = (ap_phi_mux_last_value_V_50_phi_fu_3750_p4 - weights_V_50_q0);

assign tmp_73_4_fu_4809_p2 = (ap_phi_mux_last_value_V_4_phi_fu_4302_p4 - weights_V_4_q0);

assign tmp_73_50_fu_5702_p2 = (ap_phi_mux_last_value_V_51_phi_fu_3738_p4 - weights_V_51_q0);

assign tmp_73_51_fu_5721_p2 = (ap_phi_mux_last_value_V_52_phi_fu_3726_p4 - weights_V_52_q0);

assign tmp_73_52_fu_5740_p2 = (ap_phi_mux_last_value_V_53_phi_fu_3714_p4 - weights_V_53_q0);

assign tmp_73_53_fu_5759_p2 = (ap_phi_mux_last_value_V_54_phi_fu_3702_p4 - weights_V_54_q0);

assign tmp_73_54_fu_5778_p2 = (ap_phi_mux_last_value_V_55_phi_fu_3690_p4 - weights_V_55_q0);

assign tmp_73_55_fu_5797_p2 = (ap_phi_mux_last_value_V_56_phi_fu_3678_p4 - weights_V_56_q0);

assign tmp_73_56_fu_5816_p2 = (ap_phi_mux_last_value_V_57_phi_fu_3666_p4 - weights_V_57_q0);

assign tmp_73_57_fu_5835_p2 = (ap_phi_mux_last_value_V_58_phi_fu_3654_p4 - weights_V_58_q0);

assign tmp_73_58_fu_5854_p2 = (ap_phi_mux_last_value_V_59_phi_fu_3642_p4 - weights_V_59_q0);

assign tmp_73_59_fu_5873_p2 = (ap_phi_mux_last_value_V_60_phi_fu_3630_p4 - weights_V_60_q0);

assign tmp_73_5_fu_4828_p2 = (ap_phi_mux_last_value_V_5_phi_fu_4290_p4 - weights_V_5_q0);

assign tmp_73_60_fu_5892_p2 = (ap_phi_mux_last_value_V_61_phi_fu_3618_p4 - weights_V_61_q0);

assign tmp_73_61_fu_5911_p2 = (ap_phi_mux_last_value_V_62_phi_fu_3606_p4 - weights_V_62_q0);

assign tmp_73_62_fu_5930_p2 = (ap_phi_mux_last_value_V_s_phi_fu_3594_p4 - weights_V_63_q0);

assign tmp_73_6_fu_4847_p2 = (ap_phi_mux_last_value_V_6_phi_fu_4278_p4 - weights_V_6_q0);

assign tmp_73_7_fu_4866_p2 = (ap_phi_mux_last_value_V_7_phi_fu_4266_p4 - weights_V_7_q0);

assign tmp_73_8_fu_4885_p2 = (ap_phi_mux_last_value_V_8_phi_fu_4254_p4 - weights_V_8_q0);

assign tmp_73_9_fu_4904_p2 = (ap_phi_mux_last_value_V_9_phi_fu_4242_p4 - weights_V_9_q0);

assign tmp_73_s_fu_4923_p2 = (ap_phi_mux_last_value_V_10_phi_fu_4230_p4 - weights_V_10_q0);

assign tmp_fu_4540_p1 = indvar_reg_3579[2:0];

assign tmp_s_fu_4653_p2 = ((now_V_fu_4641_p2 > ap_phi_mux_last_V_phi_fu_4362_p4) ? 1'b1 : 1'b0);

endmodule //init_weight
