<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sam_v4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="multiboot.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="multiboot.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="multiboot.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="multiboot.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="multiboot.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiboot.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiboot.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="multiboot.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="multiboot.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multiboot_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiboot_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multiboot_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiboot_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tld_sam_v4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tld_sam_v4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tld_sam_v4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tld_sam_v4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tld_sam_v4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tld_sam_v4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tld_sam_v4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tld_sam_v4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tld_sam_v4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tld_sam_v4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tld_sam_v4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tld_sam_v4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tld_sam_v4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tld_sam_v4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tld_sam_v4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tld_sam_v4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tld_sam_v4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tld_sam_v4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tld_sam_v4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tld_sam_v4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tld_sam_v4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tld_sam_v4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tld_sam_v4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tld_sam_v4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tld_sam_v4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tld_sam_v4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tld_sam_v4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tld_sam_v4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tld_sam_v4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tld_sam_v4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tld_sam_v4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tld_sam_v4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tld_sam_v4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tld_sam_v4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tld_sam_v4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tld_sam_v4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tld_sam_v4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tld_sam_v4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1646781171" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1646781171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646781394" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5811060157505365566" xil_pn:start_ts="1646781394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676838947" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8510882303403101688" xil_pn:start_ts="1676838947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646781394" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1646781394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646781394" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6275763235045964732" xil_pn:start_ts="1646781394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676838947" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426877399996" xil_pn:start_ts="1676838947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676838947" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3299841145466361218" xil_pn:start_ts="1676838947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676839829" xil_pn:in_ck="2211775451302090110" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4101380299576696165" xil_pn:start_ts="1676839780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tld_sam_v4.lso"/>
      <outfile xil_pn:name="tld_sam_v4.ngc"/>
      <outfile xil_pn:name="tld_sam_v4.ngr"/>
      <outfile xil_pn:name="tld_sam_v4.prj"/>
      <outfile xil_pn:name="tld_sam_v4.stx"/>
      <outfile xil_pn:name="tld_sam_v4.syr"/>
      <outfile xil_pn:name="tld_sam_v4.xst"/>
      <outfile xil_pn:name="tld_sam_v4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1676839569" xil_pn:in_ck="5624863481944391159" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767985526236010223" xil_pn:start_ts="1676839569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676839835" xil_pn:in_ck="6818287868659318954" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7243065880977901017" xil_pn:start_ts="1676839829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tld_sam_v4.bld"/>
      <outfile xil_pn:name="tld_sam_v4.ngd"/>
      <outfile xil_pn:name="tld_sam_v4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1676839872" xil_pn:in_ck="6818287868659318955" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3780623260089497210" xil_pn:start_ts="1676839835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tld_sam_v4.pcf"/>
      <outfile xil_pn:name="tld_sam_v4_map.map"/>
      <outfile xil_pn:name="tld_sam_v4_map.mrp"/>
      <outfile xil_pn:name="tld_sam_v4_map.ncd"/>
      <outfile xil_pn:name="tld_sam_v4_map.ngm"/>
      <outfile xil_pn:name="tld_sam_v4_map.xrpt"/>
      <outfile xil_pn:name="tld_sam_v4_summary.xml"/>
      <outfile xil_pn:name="tld_sam_v4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1676839920" xil_pn:in_ck="4970220570132507972" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="4359007435969677251" xil_pn:start_ts="1676839872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="tld_sam_v4.ncd"/>
      <outfile xil_pn:name="tld_sam_v4.pad"/>
      <outfile xil_pn:name="tld_sam_v4.par"/>
      <outfile xil_pn:name="tld_sam_v4.ptwx"/>
      <outfile xil_pn:name="tld_sam_v4.unroutes"/>
      <outfile xil_pn:name="tld_sam_v4.xpi"/>
      <outfile xil_pn:name="tld_sam_v4_pad.csv"/>
      <outfile xil_pn:name="tld_sam_v4_pad.txt"/>
      <outfile xil_pn:name="tld_sam_v4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1676839935" xil_pn:in_ck="2977429784444591600" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1676839920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tld_sam_v4.bgn"/>
      <outfile xil_pn:name="tld_sam_v4.bit"/>
      <outfile xil_pn:name="tld_sam_v4.drc"/>
      <outfile xil_pn:name="tld_sam_v4.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1676839920" xil_pn:in_ck="6818287868659318823" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1676839913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tld_sam_v4.twr"/>
      <outfile xil_pn:name="tld_sam_v4.twx"/>
    </transform>
    <transform xil_pn:end_ts="1648910844" xil_pn:in_ck="6818287868659318955" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1648910843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
