<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd'
(VHDL-1481) Analyzing VHDL file 'E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(8,8-8,15) (VHDL-1012) analyzing entity 'klasika'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(21,14-21,23) (VHDL-1010) analyzing architecture 'schematic'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(8,8-8,15) (VHDL-1067) elaborating 'KLASIKA(SCHEMATIC)'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(185,4-186,73) (VHDL-1399) going to Verilog side to elaborate module 'or5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1114,8-1114,11) (VERI-1018) compiling module 'OR5_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1114,1-1121,10) (VERI-9000) elaborating module 'OR5_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(185,4-186,73) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(187,4-188,58) (VHDL-1399) going to Verilog side to elaborate module 'and4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module 'AND4_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(187,4-188,58) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(189,4-190,58) (VHDL-1399) going to Verilog side to elaborate module 'and4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module 'AND4_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_2'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(189,4-190,58) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(191,4-192,58) (VHDL-1399) going to Verilog side to elaborate module 'and4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module 'AND4_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_3'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(191,4-192,58) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(193,4-194,62) (VHDL-1399) going to Verilog side to elaborate module 'and4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module 'AND4_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_4'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(193,4-194,62) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(195,4-197,37) (VHDL-1399) going to Verilog side to elaborate module 'mux41'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(885,8-885,13) (VERI-1018) compiling module 'MUX41_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(885,1-893,10) (VERI-9000) elaborating module 'MUX41_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(195,4-197,37) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(198,4-199,46) (VHDL-1399) going to Verilog side to elaborate module 'nd2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module 'ND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(198,4-199,46) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(200,4-201,64) (VHDL-1399) going to Verilog side to elaborate module 'nd4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,9-923,12) (VERI-1018) compiling module 'ND4_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(200,4-201,64) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(202,4-203,53) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(202,4-203,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(204,4-205,57) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_2'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(204,4-205,57) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(206,4-207,55) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_3'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(206,4-207,55) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(208,4-209,55) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_4'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(208,4-209,55) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(210,4-211,53) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_5'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(210,4-211,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(212,4-213,55) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_6'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(212,4-213,55) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(214,4-215,51) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_7'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(214,4-215,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(216,4-217,51) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_8'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(216,4-217,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(218,4-219,51) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_9'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(218,4-219,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(220,4-221,53) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_10'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(220,4-221,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(222,4-223,51) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_11'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(222,4-223,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(224,4-225,49) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_12'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(224,4-225,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(226,4-227,51) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_13'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(226,4-227,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(228,4-229,49) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_14'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(228,4-229,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(230,4-231,52) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_15'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(230,4-231,52) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(232,4-233,54) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_16'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(232,4-233,54) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(234,4-235,51) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_17'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(234,4-235,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(236,4-237,53) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_18'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(236,4-237,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(238,4-239,64) (VHDL-1399) going to Verilog side to elaborate module 'or4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,8-1106,11) (VERI-1018) compiling module 'OR4_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,1-1112,10) (VERI-9000) elaborating module 'OR4_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(238,4-239,64) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(240,4-241,67) (VHDL-1399) going to Verilog side to elaborate module 'or4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,8-1106,11) (VERI-1018) compiling module 'OR4_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,1-1112,10) (VERI-9000) elaborating module 'OR4_uniq_2'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(240,4-241,67) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(242,4-243,49) (VHDL-1399) going to Verilog side to elaborate module 'or2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module 'OR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(242,4-243,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(244,4-245,55) (VHDL-1399) going to Verilog side to elaborate module 'or3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,8-1099,11) (VERI-1018) compiling module 'OR3_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(244,4-245,55) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(246,4-247,55) (VHDL-1399) going to Verilog side to elaborate module 'or3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,8-1099,11) (VERI-1018) compiling module 'OR3_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_2'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(246,4-247,55) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(248,4-249,59) (VHDL-1399) going to Verilog side to elaborate module 'or3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,8-1099,11) (VERI-1018) compiling module 'OR3_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_3'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(248,4-249,59) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(250,4-251,59) (VHDL-1399) going to Verilog side to elaborate module 'or3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,8-1099,11) (VERI-1018) compiling module 'OR3_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_4'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(250,4-251,59) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(252,4-253,59) (VHDL-1399) going to Verilog side to elaborate module 'or3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,8-1099,11) (VERI-1018) compiling module 'OR3_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_5'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(252,4-253,59) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(254,4-255,53) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(254,4-255,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(256,4-257,53) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_2'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(256,4-257,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(258,4-259,51) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_3'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(258,4-259,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(260,4-261,53) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_4'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(260,4-261,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(262,4-263,51) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_5'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(262,4-263,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(264,4-265,49) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_6'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(264,4-265,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(266,4-267,49) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_7'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(266,4-267,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(268,4-269,49) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_8'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(268,4-269,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(270,4-271,49) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_9'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(270,4-271,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(272,4-273,51) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_10'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(272,4-273,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(274,4-275,53) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_11'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(274,4-275,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(276,4-277,50) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_12'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(276,4-277,50) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(278,4-279,51) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_13'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(278,4-279,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(280,4-281,53) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_14'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(280,4-281,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(282,4-283,51) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_15'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(282,4-283,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(284,4-285,50) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_16'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(284,4-285,50) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(286,4-287,51) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_17'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(286,4-287,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(288,4-289,53) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_18'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(288,4-289,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(290,4-291,52) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_19'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_19'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(290,4-291,52) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(292,4-293,52) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_20'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_20'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(292,4-293,52) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(294,4-295,51) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_21'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_21'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(294,4-295,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(296,4-297,52) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_22'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_22'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(296,4-297,52) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(298,4-299,55) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_23'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_23'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(298,4-299,55) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(300,4-301,54) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_24'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_24'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(300,4-301,54) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(302,4-303,53) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_25'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_25'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(302,4-303,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(304,4-305,56) (VHDL-1399) going to Verilog side to elaborate module 'and3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module 'AND3_uniq_26'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_26'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(304,4-305,56) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(306,4-307,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(306,4-307,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(308,4-309,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(308,4-309,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(310,4-311,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(310,4-311,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(312,4-313,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(312,4-313,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(314,4-315,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_5'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(314,4-315,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(316,4-317,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_6'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(316,4-317,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(318,4-319,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_7'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(318,4-319,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(320,4-321,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_8'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(320,4-321,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(322,4-323,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_9'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(322,4-323,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(324,4-325,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_10'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(324,4-325,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(326,4-327,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_11'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(326,4-327,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(328,4-329,34) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_12'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(328,4-329,34) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(330,4-331,34) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_13'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(330,4-331,34) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(332,4-333,34) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_14'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(332,4-333,34) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(334,4-335,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_15'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(334,4-335,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(336,4-337,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_16'
INFO - E:/KTU PIRMI METAI/Pavasario semestras/Skaitmenine Logika/Pirmas Laboras/Schema1/Klasika.vhd(336,4-337,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1114,1-1121,10) (VERI-9000) elaborating module 'OR5_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(885,1-893,10) (VERI-9000) elaborating module 'MUX41_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,1-1112,10) (VERI-9000) elaborating module 'OR4_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1106,1-1112,10) (VERI-9000) elaborating module 'OR4_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_19'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_20'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_21'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_22'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_23'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_24'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_25'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_26'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_16'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>