Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Mar  4 10:56:44 2025
| Host         : fl-tp-br-634 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file sobelSys_control_sets_placed.rpt
| Design       : sobelSys
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |              18 |            5 |
| No           | Yes                   | No                     |              17 |            7 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |             114 |           45 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                           Enable Signal                          |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 |                                                                  | vga_inst1/vga_red_reg[3]_i_1_n_0                |                4 |              7 |         1.75 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | sobelProc_inst1/automate_1/D[0]                                  | sobelProc_inst1/operativeUnit_1/regUnit_1/AR[0] |                2 |              7 |         3.50 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[8]_0[0]  | sobelProc_inst1/operativeUnit_1/regUnit_1/AR[0] |                3 |              7 |         2.33 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | sobelProc_inst1/automate_1/E[0]                                  | sobelProc_inst1/operativeUnit_1/regUnit_1/AR[0] |                3 |              8 |         2.67 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[10]_0[0] | sobelProc_inst1/operativeUnit_1/regUnit_1/AR[0] |                4 |              8 |         2.00 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[12]_0[0] | sobelProc_inst1/operativeUnit_1/regUnit_1/AR[0] |                6 |              8 |         1.33 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 |                                                                  |                                                 |                6 |              9 |         1.50 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 |                                                                  | vga_inst1/eqOp10_in                             |                3 |             10 |         3.33 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | vga_inst1/eqOp10_in                                              | vga_inst1/v_cntr_reg0                           |                3 |             12 |         4.00 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[16]_0[0] | sobelProc_inst1/operativeUnit_1/regUnit_1/AR[0] |                5 |             14 |         2.80 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[16]_1[0] | sobelProc_inst1/operativeUnit_1/regUnit_1/AR[0] |                5 |             14 |         2.80 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | vga_inst1/S_enM_vga_region2                                      |                                                 |                5 |             14 |         2.80 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 |                                                                  | sobelProc_inst1/operativeUnit_1/regUnit_1/AR[0] |                5 |             18 |         3.60 |
|  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1 | sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[9]_0[0]  | sobelProc_inst1/operativeUnit_1/regUnit_1/AR[0] |               17 |             48 |         2.82 |
+-------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


