
stm32f7-drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009368  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08009548  08009548  00019548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095b4  080095b4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080095b4  080095b4  000195b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095bc  080095bc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095bc  080095bc  000195bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095c0  080095c0  000195c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080095c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000052c  20000074  08009638  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  08009638  000205a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c69  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b38  00000000  00000000  00035d0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012d0  00000000  00000000  00038848  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001168  00000000  00000000  00039b18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004647  00000000  00000000  0003ac80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f74e  00000000  00000000  0003f2c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e2213  00000000  00000000  0004ea15  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00130c28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005328  00000000  00000000  00130ca4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000074 	.word	0x20000074
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009530 	.word	0x08009530

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000078 	.word	0x20000078
 800021c:	08009530 	.word	0x08009530

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__aeabi_d2iz>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a74:	d215      	bcs.n	8000aa2 <__aeabi_d2iz+0x36>
 8000a76:	d511      	bpl.n	8000a9c <__aeabi_d2iz+0x30>
 8000a78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d912      	bls.n	8000aa8 <__aeabi_d2iz+0x3c>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d105      	bne.n	8000ab4 <__aeabi_d2iz+0x48>
 8000aa8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	bf08      	it	eq
 8000aae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_d2uiz>:
 8000abc:	004a      	lsls	r2, r1, #1
 8000abe:	d211      	bcs.n	8000ae4 <__aeabi_d2uiz+0x28>
 8000ac0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac4:	d211      	bcs.n	8000aea <__aeabi_d2uiz+0x2e>
 8000ac6:	d50d      	bpl.n	8000ae4 <__aeabi_d2uiz+0x28>
 8000ac8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad0:	d40e      	bmi.n	8000af0 <__aeabi_d2uiz+0x34>
 8000ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d102      	bne.n	8000af6 <__aeabi_d2uiz+0x3a>
 8000af0:	f04f 30ff 	mov.w	r0, #4294967295
 8000af4:	4770      	bx	lr
 8000af6:	f04f 0000 	mov.w	r0, #0
 8000afa:	4770      	bx	lr

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b972 	b.w	8000df8 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9e08      	ldr	r6, [sp, #32]
 8000b32:	4604      	mov	r4, r0
 8000b34:	4688      	mov	r8, r1
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d14b      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3a:	428a      	cmp	r2, r1
 8000b3c:	4615      	mov	r5, r2
 8000b3e:	d967      	bls.n	8000c10 <__udivmoddi4+0xe4>
 8000b40:	fab2 f282 	clz	r2, r2
 8000b44:	b14a      	cbz	r2, 8000b5a <__udivmoddi4+0x2e>
 8000b46:	f1c2 0720 	rsb	r7, r2, #32
 8000b4a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b4e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b52:	4095      	lsls	r5, r2
 8000b54:	ea47 0803 	orr.w	r8, r7, r3
 8000b58:	4094      	lsls	r4, r2
 8000b5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b5e:	0c23      	lsrs	r3, r4, #16
 8000b60:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b64:	fa1f fc85 	uxth.w	ip, r5
 8000b68:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b6c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b70:	fb07 f10c 	mul.w	r1, r7, ip
 8000b74:	4299      	cmp	r1, r3
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x60>
 8000b78:	18eb      	adds	r3, r5, r3
 8000b7a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b7e:	f080 811b 	bcs.w	8000db8 <__udivmoddi4+0x28c>
 8000b82:	4299      	cmp	r1, r3
 8000b84:	f240 8118 	bls.w	8000db8 <__udivmoddi4+0x28c>
 8000b88:	3f02      	subs	r7, #2
 8000b8a:	442b      	add	r3, r5
 8000b8c:	1a5b      	subs	r3, r3, r1
 8000b8e:	b2a4      	uxth	r4, r4
 8000b90:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b94:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b9c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba0:	45a4      	cmp	ip, r4
 8000ba2:	d909      	bls.n	8000bb8 <__udivmoddi4+0x8c>
 8000ba4:	192c      	adds	r4, r5, r4
 8000ba6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000baa:	f080 8107 	bcs.w	8000dbc <__udivmoddi4+0x290>
 8000bae:	45a4      	cmp	ip, r4
 8000bb0:	f240 8104 	bls.w	8000dbc <__udivmoddi4+0x290>
 8000bb4:	3802      	subs	r0, #2
 8000bb6:	442c      	add	r4, r5
 8000bb8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bbc:	eba4 040c 	sub.w	r4, r4, ip
 8000bc0:	2700      	movs	r7, #0
 8000bc2:	b11e      	cbz	r6, 8000bcc <__udivmoddi4+0xa0>
 8000bc4:	40d4      	lsrs	r4, r2
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bcc:	4639      	mov	r1, r7
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0xbe>
 8000bd6:	2e00      	cmp	r6, #0
 8000bd8:	f000 80eb 	beq.w	8000db2 <__udivmoddi4+0x286>
 8000bdc:	2700      	movs	r7, #0
 8000bde:	e9c6 0100 	strd	r0, r1, [r6]
 8000be2:	4638      	mov	r0, r7
 8000be4:	4639      	mov	r1, r7
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	fab3 f783 	clz	r7, r3
 8000bee:	2f00      	cmp	r7, #0
 8000bf0:	d147      	bne.n	8000c82 <__udivmoddi4+0x156>
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d302      	bcc.n	8000bfc <__udivmoddi4+0xd0>
 8000bf6:	4282      	cmp	r2, r0
 8000bf8:	f200 80fa 	bhi.w	8000df0 <__udivmoddi4+0x2c4>
 8000bfc:	1a84      	subs	r4, r0, r2
 8000bfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000c02:	2001      	movs	r0, #1
 8000c04:	4698      	mov	r8, r3
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d0e0      	beq.n	8000bcc <__udivmoddi4+0xa0>
 8000c0a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c0e:	e7dd      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000c10:	b902      	cbnz	r2, 8000c14 <__udivmoddi4+0xe8>
 8000c12:	deff      	udf	#255	; 0xff
 8000c14:	fab2 f282 	clz	r2, r2
 8000c18:	2a00      	cmp	r2, #0
 8000c1a:	f040 808f 	bne.w	8000d3c <__udivmoddi4+0x210>
 8000c1e:	1b49      	subs	r1, r1, r5
 8000c20:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c24:	fa1f f885 	uxth.w	r8, r5
 8000c28:	2701      	movs	r7, #1
 8000c2a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c2e:	0c23      	lsrs	r3, r4, #16
 8000c30:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c38:	fb08 f10c 	mul.w	r1, r8, ip
 8000c3c:	4299      	cmp	r1, r3
 8000c3e:	d907      	bls.n	8000c50 <__udivmoddi4+0x124>
 8000c40:	18eb      	adds	r3, r5, r3
 8000c42:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c46:	d202      	bcs.n	8000c4e <__udivmoddi4+0x122>
 8000c48:	4299      	cmp	r1, r3
 8000c4a:	f200 80cd 	bhi.w	8000de8 <__udivmoddi4+0x2bc>
 8000c4e:	4684      	mov	ip, r0
 8000c50:	1a59      	subs	r1, r3, r1
 8000c52:	b2a3      	uxth	r3, r4
 8000c54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c58:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c5c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c60:	fb08 f800 	mul.w	r8, r8, r0
 8000c64:	45a0      	cmp	r8, r4
 8000c66:	d907      	bls.n	8000c78 <__udivmoddi4+0x14c>
 8000c68:	192c      	adds	r4, r5, r4
 8000c6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x14a>
 8000c70:	45a0      	cmp	r8, r4
 8000c72:	f200 80b6 	bhi.w	8000de2 <__udivmoddi4+0x2b6>
 8000c76:	4618      	mov	r0, r3
 8000c78:	eba4 0408 	sub.w	r4, r4, r8
 8000c7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c80:	e79f      	b.n	8000bc2 <__udivmoddi4+0x96>
 8000c82:	f1c7 0c20 	rsb	ip, r7, #32
 8000c86:	40bb      	lsls	r3, r7
 8000c88:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c8c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c90:	fa01 f407 	lsl.w	r4, r1, r7
 8000c94:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c98:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c9c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ca0:	4325      	orrs	r5, r4
 8000ca2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000ca6:	0c2c      	lsrs	r4, r5, #16
 8000ca8:	fb08 3319 	mls	r3, r8, r9, r3
 8000cac:	fa1f fa8e 	uxth.w	sl, lr
 8000cb0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cb4:	fb09 f40a 	mul.w	r4, r9, sl
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	fa02 f207 	lsl.w	r2, r2, r7
 8000cbe:	fa00 f107 	lsl.w	r1, r0, r7
 8000cc2:	d90b      	bls.n	8000cdc <__udivmoddi4+0x1b0>
 8000cc4:	eb1e 0303 	adds.w	r3, lr, r3
 8000cc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ccc:	f080 8087 	bcs.w	8000dde <__udivmoddi4+0x2b2>
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	f240 8084 	bls.w	8000dde <__udivmoddi4+0x2b2>
 8000cd6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cda:	4473      	add	r3, lr
 8000cdc:	1b1b      	subs	r3, r3, r4
 8000cde:	b2ad      	uxth	r5, r5
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cec:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cf0:	45a2      	cmp	sl, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x1da>
 8000cf4:	eb1e 0404 	adds.w	r4, lr, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	d26b      	bcs.n	8000dd6 <__udivmoddi4+0x2aa>
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d969      	bls.n	8000dd6 <__udivmoddi4+0x2aa>
 8000d02:	3802      	subs	r0, #2
 8000d04:	4474      	add	r4, lr
 8000d06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	eba4 040a 	sub.w	r4, r4, sl
 8000d12:	454c      	cmp	r4, r9
 8000d14:	46c2      	mov	sl, r8
 8000d16:	464b      	mov	r3, r9
 8000d18:	d354      	bcc.n	8000dc4 <__udivmoddi4+0x298>
 8000d1a:	d051      	beq.n	8000dc0 <__udivmoddi4+0x294>
 8000d1c:	2e00      	cmp	r6, #0
 8000d1e:	d069      	beq.n	8000df4 <__udivmoddi4+0x2c8>
 8000d20:	ebb1 050a 	subs.w	r5, r1, sl
 8000d24:	eb64 0403 	sbc.w	r4, r4, r3
 8000d28:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d2c:	40fd      	lsrs	r5, r7
 8000d2e:	40fc      	lsrs	r4, r7
 8000d30:	ea4c 0505 	orr.w	r5, ip, r5
 8000d34:	e9c6 5400 	strd	r5, r4, [r6]
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e747      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f703 	lsr.w	r7, r0, r3
 8000d44:	4095      	lsls	r5, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d4e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d52:	4338      	orrs	r0, r7
 8000d54:	0c01      	lsrs	r1, r0, #16
 8000d56:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d5a:	fa1f f885 	uxth.w	r8, r5
 8000d5e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d66:	fb07 f308 	mul.w	r3, r7, r8
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d70:	d907      	bls.n	8000d82 <__udivmoddi4+0x256>
 8000d72:	1869      	adds	r1, r5, r1
 8000d74:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d78:	d22f      	bcs.n	8000dda <__udivmoddi4+0x2ae>
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d92d      	bls.n	8000dda <__udivmoddi4+0x2ae>
 8000d7e:	3f02      	subs	r7, #2
 8000d80:	4429      	add	r1, r5
 8000d82:	1acb      	subs	r3, r1, r3
 8000d84:	b281      	uxth	r1, r0
 8000d86:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d92:	fb00 f308 	mul.w	r3, r0, r8
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x27e>
 8000d9a:	1869      	adds	r1, r5, r1
 8000d9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da0:	d217      	bcs.n	8000dd2 <__udivmoddi4+0x2a6>
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d915      	bls.n	8000dd2 <__udivmoddi4+0x2a6>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4429      	add	r1, r5
 8000daa:	1ac9      	subs	r1, r1, r3
 8000dac:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db0:	e73b      	b.n	8000c2a <__udivmoddi4+0xfe>
 8000db2:	4637      	mov	r7, r6
 8000db4:	4630      	mov	r0, r6
 8000db6:	e709      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000db8:	4607      	mov	r7, r0
 8000dba:	e6e7      	b.n	8000b8c <__udivmoddi4+0x60>
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	e6fb      	b.n	8000bb8 <__udivmoddi4+0x8c>
 8000dc0:	4541      	cmp	r1, r8
 8000dc2:	d2ab      	bcs.n	8000d1c <__udivmoddi4+0x1f0>
 8000dc4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dc8:	eb69 020e 	sbc.w	r2, r9, lr
 8000dcc:	3801      	subs	r0, #1
 8000dce:	4613      	mov	r3, r2
 8000dd0:	e7a4      	b.n	8000d1c <__udivmoddi4+0x1f0>
 8000dd2:	4660      	mov	r0, ip
 8000dd4:	e7e9      	b.n	8000daa <__udivmoddi4+0x27e>
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	e795      	b.n	8000d06 <__udivmoddi4+0x1da>
 8000dda:	4667      	mov	r7, ip
 8000ddc:	e7d1      	b.n	8000d82 <__udivmoddi4+0x256>
 8000dde:	4681      	mov	r9, r0
 8000de0:	e77c      	b.n	8000cdc <__udivmoddi4+0x1b0>
 8000de2:	3802      	subs	r0, #2
 8000de4:	442c      	add	r4, r5
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0x14c>
 8000de8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dec:	442b      	add	r3, r5
 8000dee:	e72f      	b.n	8000c50 <__udivmoddi4+0x124>
 8000df0:	4638      	mov	r0, r7
 8000df2:	e708      	b.n	8000c06 <__udivmoddi4+0xda>
 8000df4:	4637      	mov	r7, r6
 8000df6:	e6e9      	b.n	8000bcc <__udivmoddi4+0xa0>

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <ESC_INIT>:
//{
//
//}

ESC_CONTROLLER* ESC_INIT(TIM_HandleTypeDef** dmaTickTimers, TIM_HandleTypeDef* pwmTimer, DMA_HandleTypeDef** dmaHandlers)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	; 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
	dmaTickTimers[0]->Instance->ARR = TIMER_ARR - 1; 	// htim4 ARR, synchronize timer that control DMA requests
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8000e12:	62da      	str	r2, [r3, #44]	; 0x2c
	dmaTickTimers[1]->Instance->ARR = TIMER_ARR - 1; 	// htim5 ARR, synchronize timer that control DMA requests
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	3304      	adds	r3, #4
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f240 22cf 	movw	r2, #719	; 0x2cf
 8000e20:	62da      	str	r2, [r3, #44]	; 0x2c
	pwmTimer->Instance->ARR = TIMER_ARR - 1;		 		// htim3 ARR, synchronize timer that control DMA requests
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f240 22cf 	movw	r2, #719	; 0x2cf
 8000e2a:	62da      	str	r2, [r3, #44]	; 0x2c
	// Enable DMA requests on CH1 and CH2
	dmaTickTimers[0]->Instance->DIER = TIM_DIER_CC1DE | TIM_DIER_CC2DE | TIM_DIER_CC3DE;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8000e36:	60da      	str	r2, [r3, #12]
	dmaTickTimers[1]->Instance->DIER = TIM_DIER_CC1DE | TIM_DIER_CC2DE;
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	3304      	adds	r3, #4
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000e44:	60da      	str	r2, [r3, #12]
	HAL_TIM_PWM_Start(dmaTickTimers[0], TIM_CHANNEL_1);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f005 fc51 	bl	80066f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(dmaTickTimers[0], TIM_CHANNEL_2);
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2104      	movs	r1, #4
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f005 fc4b 	bl	80066f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(dmaTickTimers[0], TIM_CHANNEL_3);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2108      	movs	r1, #8
 8000e64:	4618      	mov	r0, r3
 8000e66:	f005 fc45 	bl	80066f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(dmaTickTimers[1], TIM_CHANNEL_2);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2104      	movs	r1, #4
 8000e72:	4618      	mov	r0, r3
 8000e74:	f005 fc3e 	bl	80066f4 <HAL_TIM_PWM_Start>
	int bytes = sizeof(ESC_CONTROLLER)*ESC_COUNT;
 8000e78:	f44f 6314 	mov.w	r3, #2368	; 0x940
 8000e7c:	61bb      	str	r3, [r7, #24]
	ESC_CONTROLLER* ESC_SET = malloc(bytes);
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f007 ff3d 	bl	8008d00 <malloc>
 8000e86:	4603      	mov	r3, r0
 8000e88:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < ESC_COUNT; i++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e8e:	e044      	b.n	8000f1a <ESC_INIT+0x11e>
	{
		ESC_SET->Throttle[i] = 0;
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e94:	2100      	movs	r1, #0
 8000e96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int j = 0; j < DSHOT_PACKET_SIZE; j++) ESC_SET->ThrottleDshot[i][j] = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	623b      	str	r3, [r7, #32]
 8000e9e:	e00b      	b.n	8000eb8 <ESC_INIT+0xbc>
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ea4:	0151      	lsls	r1, r2, #5
 8000ea6:	6a3a      	ldr	r2, [r7, #32]
 8000ea8:	440a      	add	r2, r1
 8000eaa:	3204      	adds	r2, #4
 8000eac:	2100      	movs	r1, #0
 8000eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000eb2:	6a3b      	ldr	r3, [r7, #32]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	623b      	str	r3, [r7, #32]
 8000eb8:	6a3b      	ldr	r3, [r7, #32]
 8000eba:	2b1f      	cmp	r3, #31
 8000ebc:	ddf0      	ble.n	8000ea0 <ESC_INIT+0xa4>
		ESC_SET->Channel[i] = 4*i;
 8000ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ec8:	3284      	adds	r2, #132	; 0x84
 8000eca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ESC_SET->Timer[i] = pwmTimer;
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ed2:	3288      	adds	r2, #136	; 0x88
 8000ed4:	68b9      	ldr	r1, [r7, #8]
 8000ed6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ESC_SET->DMA[i] = dmaHandlers[i];
 8000eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	6819      	ldr	r1, [r3, #0]
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ee8:	328c      	adds	r2, #140	; 0x8c
 8000eea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 		ESC_SET->CCR[i] = &(pwmTimer->Instance->CCR1) + i;
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8000ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	18d1      	adds	r1, r2, r3
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f00:	3290      	adds	r2, #144	; 0x90
 8000f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		*ESC_SET->CCR[i] = 0;
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f0a:	3290      	adds	r2, #144	; 0x90
 8000f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ESC_COUNT; i++)
 8000f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f16:	3301      	adds	r3, #1
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
 8000f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	ddb7      	ble.n	8000e90 <ESC_INIT+0x94>
//		void (*cpltCallback) = &ESC_CPLT_CALLBACK;
//		void (*halfCallback) = &ESC_HALF_CALLBACK;
//		HAL_DMA_RegisterCallback(ESC_SET.DMA[i], HAL_DMA_XFER_CPLT_CB_ID, cpltCallback);
//		HAL_DMA_RegisterCallback(ESC_SET.DMA[i], HAL_DMA_XFER_HALFCPLT_CB_ID, halfCallback);
	}
	for (int i = 0; i < ESC_COUNT; i++)
 8000f20:	2300      	movs	r3, #0
 8000f22:	61fb      	str	r3, [r7, #28]
 8000f24:	e01f      	b.n	8000f66 <ESC_INIT+0x16a>
	{
		HAL_TIM_PWM_Start(pwmTimer, ESC_SET->Channel[i]);
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	69fa      	ldr	r2, [r7, #28]
 8000f2a:	3284      	adds	r2, #132	; 0x84
 8000f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f30:	4619      	mov	r1, r3
 8000f32:	68b8      	ldr	r0, [r7, #8]
 8000f34:	f005 fbde 	bl	80066f4 <HAL_TIM_PWM_Start>
		HAL_DMA_Start_IT(ESC_SET->DMA[i], (uint32_t) &ESC_SET->ThrottleDshot[i],
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	69fa      	ldr	r2, [r7, #28]
 8000f3c:	328c      	adds	r2, #140	; 0x8c
 8000f3e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	01db      	lsls	r3, r3, #7
 8000f46:	3310      	adds	r3, #16
 8000f48:	697a      	ldr	r2, [r7, #20]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4619      	mov	r1, r3
								(uint32_t) ESC_SET->CCR[i], DSHOT_PACKET_SIZE);
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	69fa      	ldr	r2, [r7, #28]
 8000f52:	3290      	adds	r2, #144	; 0x90
 8000f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
		HAL_DMA_Start_IT(ESC_SET->DMA[i], (uint32_t) &ESC_SET->ThrottleDshot[i],
 8000f58:	461a      	mov	r2, r3
 8000f5a:	2320      	movs	r3, #32
 8000f5c:	f002 fa8c 	bl	8003478 <HAL_DMA_Start_IT>
	for (int i = 0; i < ESC_COUNT; i++)
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	3301      	adds	r3, #1
 8000f64:	61fb      	str	r3, [r7, #28]
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	2b03      	cmp	r3, #3
 8000f6a:	dddc      	ble.n	8000f26 <ESC_INIT+0x12a>
	}
	return ESC_SET;
 8000f6c:	697b      	ldr	r3, [r7, #20]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3728      	adds	r7, #40	; 0x28
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <makeDshotPacketBytes>:

uint16_t makeDshotPacketBytes(uint32_t value, uint8_t telemBit)
{
 8000f76:	b480      	push	{r7}
 8000f78:	b087      	sub	sp, #28
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
 8000f7e:	460b      	mov	r3, r1
 8000f80:	70fb      	strb	r3, [r7, #3]
	uint16_t packet = (value << 1) | telemBit;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	78fb      	ldrb	r3, [r7, #3]
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	817b      	strh	r3, [r7, #10]
	int csum = 0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	617b      	str	r3, [r7, #20]
	int csumData = packet;
 8000f96:	897b      	ldrh	r3, [r7, #10]
 8000f98:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 3; i++)
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	e009      	b.n	8000fb4 <makeDshotPacketBytes+0x3e>
	{
		csum ^= csumData; // xor data by nibbles
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	4053      	eors	r3, r2
 8000fa6:	617b      	str	r3, [r7, #20]
		csumData >>= 4;
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	111b      	asrs	r3, r3, #4
 8000fac:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 3; i++)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	ddf2      	ble.n	8000fa0 <makeDshotPacketBytes+0x2a>
	}
	csum &= 0xf;
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	f003 030f 	and.w	r3, r3, #15
 8000fc0:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 8000fc2:	897b      	ldrh	r3, [r7, #10]
 8000fc4:	011b      	lsls	r3, r3, #4
 8000fc6:	b21a      	sxth	r2, r3
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	817b      	strh	r3, [r7, #10]
	return packet;
 8000fd2:	897b      	ldrh	r3, [r7, #10]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	371c      	adds	r7, #28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <DSHOT_SEND_PACKET>:

void DSHOT_SEND_PACKET(ESC_CONTROLLER* ESC_SET, uint32_t data, uint32_t telemBit, uint32_t motorNum)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b0a6      	sub	sp, #152	; 0x98
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
 8000fec:	603b      	str	r3, [r7, #0]
	uint16_t dshotBytes = makeDshotPacketBytes(data, telemBit);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	68b8      	ldr	r0, [r7, #8]
 8000ff6:	f7ff ffbe 	bl	8000f76 <makeDshotPacketBytes>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	// 17th bit is to set CCR to 0 to keep it low between packets
	uint32_t dshotPacket[DSHOT_PACKET_SIZE] = {0};
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	2280      	movs	r2, #128	; 0x80
 8001006:	2100      	movs	r1, #0
 8001008:	4618      	mov	r0, r3
 800100a:	f007 fe8c 	bl	8008d26 <memset>
	// Populate checksum bits
	for (int i = 15; i >= 0; i--)
 800100e:	230f      	movs	r3, #15
 8001010:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001014:	e01c      	b.n	8001050 <DSHOT_SEND_PACKET+0x70>
	{
		__DSHOT_CONSUME_BIT(dshotPacket[i], dshotBytes);
 8001016:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	2b00      	cmp	r3, #0
 8001020:	d002      	beq.n	8001028 <DSHOT_SEND_PACKET+0x48>
 8001022:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8001026:	e001      	b.n	800102c <DSHOT_SEND_PACKET+0x4c>
 8001028:	f44f 7287 	mov.w	r2, #270	; 0x10e
 800102c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8001036:	440b      	add	r3, r1
 8001038:	f843 2c88 	str.w	r2, [r3, #-136]
		dshotBytes >>= 1;
 800103c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001040:	085b      	lsrs	r3, r3, #1
 8001042:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	for (int i = 15; i >= 0; i--)
 8001046:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800104a:	3b01      	subs	r3, #1
 800104c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001050:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001054:	2b00      	cmp	r3, #0
 8001056:	dade      	bge.n	8001016 <DSHOT_SEND_PACKET+0x36>
	}
	switch(motorNum) {
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	2b08      	cmp	r3, #8
 800105c:	f200 80a7 	bhi.w	80011ae <DSHOT_SEND_PACKET+0x1ce>
 8001060:	a201      	add	r2, pc, #4	; (adr r2, 8001068 <DSHOT_SEND_PACKET+0x88>)
 8001062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001066:	bf00      	nop
 8001068:	0800108d 	.word	0x0800108d
 800106c:	0800109f 	.word	0x0800109f
 8001070:	080010b1 	.word	0x080010b1
 8001074:	080010c5 	.word	0x080010c5
 8001078:	080010d9 	.word	0x080010d9
 800107c:	080010fd 	.word	0x080010fd
 8001080:	08001121 	.word	0x08001121
 8001084:	08001143 	.word	0x08001143
 8001088:	08001169 	.word	0x08001169
		case (FRONT_LEFT_MOTOR):
			memcpy(ESC_SET->ThrottleDshot[0], dshotPacket, sizeof(dshotPacket));
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3310      	adds	r3, #16
 8001090:	f107 0110 	add.w	r1, r7, #16
 8001094:	2280      	movs	r2, #128	; 0x80
 8001096:	4618      	mov	r0, r3
 8001098:	f007 fe3a 	bl	8008d10 <memcpy>
			break;
 800109c:	e087      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (FRONT_RIGHT_MOTOR):
			memcpy(ESC_SET->ThrottleDshot[1], dshotPacket, sizeof(dshotPacket));
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	3390      	adds	r3, #144	; 0x90
 80010a2:	f107 0110 	add.w	r1, r7, #16
 80010a6:	2280      	movs	r2, #128	; 0x80
 80010a8:	4618      	mov	r0, r3
 80010aa:	f007 fe31 	bl	8008d10 <memcpy>
			break;
 80010ae:	e07e      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (BACK_LEFT_MOTOR):
			memcpy(ESC_SET->ThrottleDshot[2], dshotPacket, sizeof(dshotPacket));
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80010b6:	f107 0110 	add.w	r1, r7, #16
 80010ba:	2280      	movs	r2, #128	; 0x80
 80010bc:	4618      	mov	r0, r3
 80010be:	f007 fe27 	bl	8008d10 <memcpy>
			break;
 80010c2:	e074      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (BACK_RIGHT_MOTOR):
			memcpy(ESC_SET->ThrottleDshot[3], dshotPacket, sizeof(dshotPacket));
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80010ca:	f107 0110 	add.w	r1, r7, #16
 80010ce:	2280      	movs	r2, #128	; 0x80
 80010d0:	4618      	mov	r0, r3
 80010d2:	f007 fe1d 	bl	8008d10 <memcpy>
			break;
 80010d6:	e06a      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (LEFT_SIDE_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[0], dshotPacket, sizeof(dshotPacket));
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	3310      	adds	r3, #16
 80010dc:	f107 0110 	add.w	r1, r7, #16
 80010e0:	2280      	movs	r2, #128	; 0x80
 80010e2:	4618      	mov	r0, r3
 80010e4:	f007 fe14 	bl	8008d10 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[2], dshotPacket, sizeof(dshotPacket));
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80010ee:	f107 0110 	add.w	r1, r7, #16
 80010f2:	2280      	movs	r2, #128	; 0x80
 80010f4:	4618      	mov	r0, r3
 80010f6:	f007 fe0b 	bl	8008d10 <memcpy>
			break;
 80010fa:	e058      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (RIGHT_SIDE_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[1], dshotPacket, sizeof(dshotPacket));
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	3390      	adds	r3, #144	; 0x90
 8001100:	f107 0110 	add.w	r1, r7, #16
 8001104:	2280      	movs	r2, #128	; 0x80
 8001106:	4618      	mov	r0, r3
 8001108:	f007 fe02 	bl	8008d10 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[3], dshotPacket, sizeof(dshotPacket));
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8001112:	f107 0110 	add.w	r1, r7, #16
 8001116:	2280      	movs	r2, #128	; 0x80
 8001118:	4618      	mov	r0, r3
 800111a:	f007 fdf9 	bl	8008d10 <memcpy>
			break;
 800111e:	e046      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (FRONT_SIDE_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[0], dshotPacket, sizeof(dshotPacket));
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	3310      	adds	r3, #16
 8001124:	f107 0110 	add.w	r1, r7, #16
 8001128:	2280      	movs	r2, #128	; 0x80
 800112a:	4618      	mov	r0, r3
 800112c:	f007 fdf0 	bl	8008d10 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[1], dshotPacket, sizeof(dshotPacket));
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	3390      	adds	r3, #144	; 0x90
 8001134:	f107 0110 	add.w	r1, r7, #16
 8001138:	2280      	movs	r2, #128	; 0x80
 800113a:	4618      	mov	r0, r3
 800113c:	f007 fde8 	bl	8008d10 <memcpy>
			break;
 8001140:	e035      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (BACK_SIDE_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[2], dshotPacket, sizeof(dshotPacket));
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001148:	f107 0110 	add.w	r1, r7, #16
 800114c:	2280      	movs	r2, #128	; 0x80
 800114e:	4618      	mov	r0, r3
 8001150:	f007 fdde 	bl	8008d10 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[3], dshotPacket, sizeof(dshotPacket));
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800115a:	f107 0110 	add.w	r1, r7, #16
 800115e:	2280      	movs	r2, #128	; 0x80
 8001160:	4618      	mov	r0, r3
 8001162:	f007 fdd5 	bl	8008d10 <memcpy>
			break;
 8001166:	e022      	b.n	80011ae <DSHOT_SEND_PACKET+0x1ce>
		case (ALL_MOTORS):
			memcpy(ESC_SET->ThrottleDshot[0], dshotPacket, sizeof(dshotPacket));
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	3310      	adds	r3, #16
 800116c:	f107 0110 	add.w	r1, r7, #16
 8001170:	2280      	movs	r2, #128	; 0x80
 8001172:	4618      	mov	r0, r3
 8001174:	f007 fdcc 	bl	8008d10 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[1], dshotPacket, sizeof(dshotPacket));
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	3390      	adds	r3, #144	; 0x90
 800117c:	f107 0110 	add.w	r1, r7, #16
 8001180:	2280      	movs	r2, #128	; 0x80
 8001182:	4618      	mov	r0, r3
 8001184:	f007 fdc4 	bl	8008d10 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[2], dshotPacket, sizeof(dshotPacket));
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800118e:	f107 0110 	add.w	r1, r7, #16
 8001192:	2280      	movs	r2, #128	; 0x80
 8001194:	4618      	mov	r0, r3
 8001196:	f007 fdbb 	bl	8008d10 <memcpy>
			memcpy(ESC_SET->ThrottleDshot[3], dshotPacket, sizeof(dshotPacket));
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80011a0:	f107 0110 	add.w	r1, r7, #16
 80011a4:	2280      	movs	r2, #128	; 0x80
 80011a6:	4618      	mov	r0, r3
 80011a8:	f007 fdb2 	bl	8008d10 <memcpy>
			break;
 80011ac:	bf00      	nop
	}
}
 80011ae:	bf00      	nop
 80011b0:	3798      	adds	r7, #152	; 0x98
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop

080011b8 <ESC_UPDATE_THROTTLE>:

void ESC_UPDATE_THROTTLE(ESC_CONTROLLER* ESC_SET, uint32_t throttle, uint32_t motorNum)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	607a      	str	r2, [r7, #4]
	// Throttle cannot exceed 11 bits, so max value is 2047
	if (throttle > DSHOT_MAX_THROTTLE) throttle = DSHOT_MAX_THROTTLE;
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80011ca:	d303      	bcc.n	80011d4 <ESC_UPDATE_THROTTLE+0x1c>
 80011cc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	e004      	b.n	80011de <ESC_UPDATE_THROTTLE+0x26>
	else if (throttle < DSHOT_MIN_THROTTLE) throttle = DSHOT_MIN_THROTTLE;
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	2b1f      	cmp	r3, #31
 80011d8:	d801      	bhi.n	80011de <ESC_UPDATE_THROTTLE+0x26>
 80011da:	2320      	movs	r3, #32
 80011dc:	60bb      	str	r3, [r7, #8]
	DSHOT_SEND_PACKET(ESC_SET, throttle, 0, motorNum);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2200      	movs	r2, #0
 80011e2:	68b9      	ldr	r1, [r7, #8]
 80011e4:	68f8      	ldr	r0, [r7, #12]
 80011e6:	f7ff fefb 	bl	8000fe0 <DSHOT_SEND_PACKET>
}
 80011ea:	bf00      	nop
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <ESC_SEND_CMD>:

void ESC_SEND_CMD(ESC_CONTROLLER* ESC_SET, uint32_t cmd, uint32_t motorNum)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b086      	sub	sp, #24
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	60f8      	str	r0, [r7, #12]
 80011fa:	60b9      	str	r1, [r7, #8]
 80011fc:	607a      	str	r2, [r7, #4]
	// Need to set telemetry bit to 1 if either of these commands are sent
	if (cmd == 	DSHOT_CMD_SPIN_DIRECTION_NORMAL || DSHOT_CMD_SPIN_DIRECTION_REVERSED ||
				DSHOT_CMD_3D_MODE_ON || DSHOT_CMD_3D_MODE_OFF ||
				DSHOT_CMD_SPIN_DIRECTION_1 || DSHOT_CMD_SPIN_DIRECTION_2)
	{
		for (int i = 0; i < 10; i++) DSHOT_SEND_PACKET(ESC_SET, cmd, 1, motorNum);
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
 8001202:	e008      	b.n	8001216 <ESC_SEND_CMD+0x24>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2201      	movs	r2, #1
 8001208:	68b9      	ldr	r1, [r7, #8]
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	f7ff fee8 	bl	8000fe0 <DSHOT_SEND_PACKET>
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	3301      	adds	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	2b09      	cmp	r3, #9
 800121a:	ddf3      	ble.n	8001204 <ESC_SEND_CMD+0x12>
	}
	else
	{
		DSHOT_SEND_PACKET(ESC_SET, cmd, 0, motorNum);
	}
	for (int i = 0; i < 10; i++) DSHOT_SEND_PACKET(ESC_SET, DSHOT_CMD_SAVE_SETTINGS, 1, motorNum);
 800121c:	2300      	movs	r3, #0
 800121e:	613b      	str	r3, [r7, #16]
 8001220:	e008      	b.n	8001234 <ESC_SEND_CMD+0x42>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2201      	movs	r2, #1
 8001226:	210c      	movs	r1, #12
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f7ff fed9 	bl	8000fe0 <DSHOT_SEND_PACKET>
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	3301      	adds	r3, #1
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	2b09      	cmp	r3, #9
 8001238:	ddf3      	ble.n	8001222 <ESC_SEND_CMD+0x30>
}
 800123a:	bf00      	nop
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <RX_INIT>:
#define RX_OFFSET 			998
#define RX_SWITCH_OFFSET	550


RX_CONTROLLER* RX_INIT(TIM_HandleTypeDef* timerSticks, TIM_HandleTypeDef* timerSwitches)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b084      	sub	sp, #16
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
 800124a:	6039      	str	r1, [r7, #0]
	RX_CONTROLLER* newRX = malloc(sizeof(RX_CONTROLLER));
 800124c:	2024      	movs	r0, #36	; 0x24
 800124e:	f007 fd57 	bl	8008d00 <malloc>
 8001252:	4603      	mov	r3, r0
 8001254:	60fb      	str	r3, [r7, #12]
	newRX->throttle = 0;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
	newRX->pitch = 0;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2200      	movs	r2, #0
 8001260:	605a      	str	r2, [r3, #4]
	newRX->roll = 0;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
	newRX->yaw = 0;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2200      	movs	r2, #0
 800126c:	60da      	str	r2, [r3, #12]
	newRX->switchA = 0;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
	newRX->switchB = 0;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	2200      	movs	r2, #0
 8001278:	615a      	str	r2, [r3, #20]
	newRX->timerSticks = timerSticks;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	619a      	str	r2, [r3, #24]
	newRX->timerSwitches = timerSwitches;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	683a      	ldr	r2, [r7, #0]
 8001284:	61da      	str	r2, [r3, #28]
	HAL_TIM_IC_Start_IT(newRX->timerSticks, TIM_CHANNEL_1);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	2100      	movs	r1, #0
 800128c:	4618      	mov	r0, r3
 800128e:	f005 faab 	bl	80067e8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSticks, TIM_CHANNEL_2);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	2104      	movs	r1, #4
 8001298:	4618      	mov	r0, r3
 800129a:	f005 faa5 	bl	80067e8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSticks, TIM_CHANNEL_3);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	2108      	movs	r1, #8
 80012a4:	4618      	mov	r0, r3
 80012a6:	f005 fa9f 	bl	80067e8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSticks, TIM_CHANNEL_4);
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	699b      	ldr	r3, [r3, #24]
 80012ae:	210c      	movs	r1, #12
 80012b0:	4618      	mov	r0, r3
 80012b2:	f005 fa99 	bl	80067e8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSwitches, TIM_CHANNEL_1);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	2100      	movs	r1, #0
 80012bc:	4618      	mov	r0, r3
 80012be:	f005 fa93 	bl	80067e8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(newRX->timerSwitches, TIM_CHANNEL_4);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	69db      	ldr	r3, [r3, #28]
 80012c6:	210c      	movs	r1, #12
 80012c8:	4618      	mov	r0, r3
 80012ca:	f005 fa8d 	bl	80067e8 <HAL_TIM_IC_Start_IT>
	return newRX;
 80012ce:	68fb      	ldr	r3, [r7, #12]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <RX_UPDATE>:

void RX_UPDATE(RX_CONTROLLER* thisRX)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b089      	sub	sp, #36	; 0x24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	// Calculate RX throttle value
	uint32_t curThrottle = HAL_TIM_ReadCapturedValue(thisRX->timerSticks, TIM_CHANNEL_1);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f005 fe80 	bl	8006fec <HAL_TIM_ReadCapturedValue>
 80012ec:	61f8      	str	r0, [r7, #28]
	if (curThrottle > RX_OFFSET - 1) curThrottle = (curThrottle - RX_OFFSET) * RX_EXPONENT;
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	f240 32e5 	movw	r2, #997	; 0x3e5
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d912      	bls.n	800131e <RX_UPDATE+0x46>
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f2a3 33e6 	subw	r3, r3, #998	; 0x3e6
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f928 	bl	8000554 <__aeabi_ui2d>
 8001304:	a350      	add	r3, pc, #320	; (adr r3, 8001448 <RX_UPDATE+0x170>)
 8001306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130a:	f7ff f99d 	bl	8000648 <__aeabi_dmul>
 800130e:	4603      	mov	r3, r0
 8001310:	460c      	mov	r4, r1
 8001312:	4618      	mov	r0, r3
 8001314:	4621      	mov	r1, r4
 8001316:	f7ff fbd1 	bl	8000abc <__aeabi_d2uiz>
 800131a:	4603      	mov	r3, r0
 800131c:	61fb      	str	r3, [r7, #28]
	thisRX->throttle = curThrottle;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	69fa      	ldr	r2, [r7, #28]
 8001322:	601a      	str	r2, [r3, #0]
	// Calculate RX pitch value
	int32_t curPitch = HAL_TIM_ReadCapturedValue(thisRX->timerSticks, TIM_CHANNEL_2);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	2104      	movs	r1, #4
 800132a:	4618      	mov	r0, r3
 800132c:	f005 fe5e 	bl	8006fec <HAL_TIM_ReadCapturedValue>
 8001330:	4603      	mov	r3, r0
 8001332:	61bb      	str	r3, [r7, #24]
	if (curPitch > RX_OFFSET - 1) curPitch = (curPitch - RX_OFFSET) * RX_EXPONENT;
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	f240 32e5 	movw	r2, #997	; 0x3e5
 800133a:	4293      	cmp	r3, r2
 800133c:	dd12      	ble.n	8001364 <RX_UPDATE+0x8c>
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	f2a3 33e6 	subw	r3, r3, #998	; 0x3e6
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff f915 	bl	8000574 <__aeabi_i2d>
 800134a:	a33f      	add	r3, pc, #252	; (adr r3, 8001448 <RX_UPDATE+0x170>)
 800134c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001350:	f7ff f97a 	bl	8000648 <__aeabi_dmul>
 8001354:	4603      	mov	r3, r0
 8001356:	460c      	mov	r4, r1
 8001358:	4618      	mov	r0, r3
 800135a:	4621      	mov	r1, r4
 800135c:	f7ff fb86 	bl	8000a6c <__aeabi_d2iz>
 8001360:	4603      	mov	r3, r0
 8001362:	61bb      	str	r3, [r7, #24]
	thisRX->pitch = curPitch;
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	605a      	str	r2, [r3, #4]
	// Calculate RX roll value
	uint32_t curRoll = HAL_TIM_ReadCapturedValue(thisRX->timerSticks, TIM_CHANNEL_3);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	699b      	ldr	r3, [r3, #24]
 800136e:	2108      	movs	r1, #8
 8001370:	4618      	mov	r0, r3
 8001372:	f005 fe3b 	bl	8006fec <HAL_TIM_ReadCapturedValue>
 8001376:	6178      	str	r0, [r7, #20]
	if (curRoll > RX_OFFSET - 1) curRoll = (curRoll - RX_OFFSET) * RX_EXPONENT;
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	f240 32e5 	movw	r2, #997	; 0x3e5
 800137e:	4293      	cmp	r3, r2
 8001380:	d912      	bls.n	80013a8 <RX_UPDATE+0xd0>
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	f2a3 33e6 	subw	r3, r3, #998	; 0x3e6
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f8e3 	bl	8000554 <__aeabi_ui2d>
 800138e:	a32e      	add	r3, pc, #184	; (adr r3, 8001448 <RX_UPDATE+0x170>)
 8001390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001394:	f7ff f958 	bl	8000648 <__aeabi_dmul>
 8001398:	4603      	mov	r3, r0
 800139a:	460c      	mov	r4, r1
 800139c:	4618      	mov	r0, r3
 800139e:	4621      	mov	r1, r4
 80013a0:	f7ff fb8c 	bl	8000abc <__aeabi_d2uiz>
 80013a4:	4603      	mov	r3, r0
 80013a6:	617b      	str	r3, [r7, #20]
	thisRX->roll = curRoll;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	609a      	str	r2, [r3, #8]
	// Calculate RX yaw value
	uint32_t curYaw = HAL_TIM_ReadCapturedValue(thisRX->timerSticks, TIM_CHANNEL_4);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	210c      	movs	r1, #12
 80013b4:	4618      	mov	r0, r3
 80013b6:	f005 fe19 	bl	8006fec <HAL_TIM_ReadCapturedValue>
 80013ba:	6138      	str	r0, [r7, #16]
	if (curYaw > RX_OFFSET - 1) curYaw = (curYaw - RX_OFFSET) * RX_EXPONENT;
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	f240 32e5 	movw	r2, #997	; 0x3e5
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d912      	bls.n	80013ec <RX_UPDATE+0x114>
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	f2a3 33e6 	subw	r3, r3, #998	; 0x3e6
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f8c1 	bl	8000554 <__aeabi_ui2d>
 80013d2:	a31d      	add	r3, pc, #116	; (adr r3, 8001448 <RX_UPDATE+0x170>)
 80013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d8:	f7ff f936 	bl	8000648 <__aeabi_dmul>
 80013dc:	4603      	mov	r3, r0
 80013de:	460c      	mov	r4, r1
 80013e0:	4618      	mov	r0, r3
 80013e2:	4621      	mov	r1, r4
 80013e4:	f7ff fb6a 	bl	8000abc <__aeabi_d2uiz>
 80013e8:	4603      	mov	r3, r0
 80013ea:	613b      	str	r3, [r7, #16]
	thisRX->yaw = curYaw;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	60da      	str	r2, [r3, #12]
	// Calculate Switch A state
	uint32_t curSwitchA = HAL_TIM_ReadCapturedValue(thisRX->timerSwitches, TIM_CHANNEL_1);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	2100      	movs	r1, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f005 fdf7 	bl	8006fec <HAL_TIM_ReadCapturedValue>
 80013fe:	60f8      	str	r0, [r7, #12]
	if (curSwitchA < RX_SWITCH_OFFSET) thisRX->switchA = 0;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f240 2225 	movw	r2, #549	; 0x225
 8001406:	4293      	cmp	r3, r2
 8001408:	d803      	bhi.n	8001412 <RX_UPDATE+0x13a>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
 8001410:	e002      	b.n	8001418 <RX_UPDATE+0x140>
	else thisRX->switchA = 1;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2201      	movs	r2, #1
 8001416:	611a      	str	r2, [r3, #16]
	// Calculate Switch B state
	uint32_t curSwitchB = HAL_TIM_ReadCapturedValue(thisRX->timerSwitches, TIM_CHANNEL_4);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	69db      	ldr	r3, [r3, #28]
 800141c:	210c      	movs	r1, #12
 800141e:	4618      	mov	r0, r3
 8001420:	f005 fde4 	bl	8006fec <HAL_TIM_ReadCapturedValue>
 8001424:	60b8      	str	r0, [r7, #8]
	if (curSwitchB < RX_SWITCH_OFFSET) thisRX->switchB = 0;
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	f240 2225 	movw	r2, #549	; 0x225
 800142c:	4293      	cmp	r3, r2
 800142e:	d803      	bhi.n	8001438 <RX_UPDATE+0x160>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2200      	movs	r2, #0
 8001434:	615a      	str	r2, [r3, #20]
	else thisRX->switchB = 1;
}
 8001436:	e002      	b.n	800143e <RX_UPDATE+0x166>
	else thisRX->switchB = 1;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2201      	movs	r2, #1
 800143c:	615a      	str	r2, [r3, #20]
}
 800143e:	bf00      	nop
 8001440:	3724      	adds	r7, #36	; 0x24
 8001442:	46bd      	mov	sp, r7
 8001444:	bd90      	pop	{r4, r7, pc}
 8001446:	bf00      	nop
 8001448:	f5c28f5c 	.word	0xf5c28f5c
 800144c:	40005c28 	.word	0x40005c28

08001450 <XLG_INIT>:
  * @param writeSize	write here
  * @retval void
  */

void XLG_INIT(I2C_HandleTypeDef* i2c)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	uint8_t writeThis = 0b10000000;
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	73fb      	strb	r3, [r7, #15]
	XLG_WRITE(i2c, CTRL1_XL, &writeThis, 1);
 800145c:	f107 020f 	add.w	r2, r7, #15
 8001460:	2301      	movs	r3, #1
 8001462:	2110      	movs	r1, #16
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f000 f80d 	bl	8001484 <XLG_WRITE>
	writeThis = 0b10001100;
 800146a:	238c      	movs	r3, #140	; 0x8c
 800146c:	73fb      	strb	r3, [r7, #15]
	XLG_WRITE(i2c, CTRL2_G, &writeThis, 1);
 800146e:	f107 020f 	add.w	r2, r7, #15
 8001472:	2301      	movs	r3, #1
 8001474:	2111      	movs	r1, #17
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f000 f804 	bl	8001484 <XLG_WRITE>
}
 800147c:	bf00      	nop
 800147e:	3710      	adds	r7, #16
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <XLG_WRITE>:

void XLG_WRITE(I2C_HandleTypeDef* i2c, uint8_t addr, uint8_t* writeByte, uint32_t writeSize)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af02      	add	r7, sp, #8
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	607a      	str	r2, [r7, #4]
 800148e:	603b      	str	r3, [r7, #0]
 8001490:	460b      	mov	r3, r1
 8001492:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Mem_Write_DMA(i2c, XLG_I2C_ADDR, addr, XLG_REG_SIZE, writeByte, writeSize);
 8001494:	7afb      	ldrb	r3, [r7, #11]
 8001496:	b29a      	uxth	r2, r3
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b29b      	uxth	r3, r3
 800149c:	9301      	str	r3, [sp, #4]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	9300      	str	r3, [sp, #0]
 80014a2:	2301      	movs	r3, #1
 80014a4:	21d4      	movs	r1, #212	; 0xd4
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	f002 fd20 	bl	8003eec <HAL_I2C_Mem_Write_DMA>
	while(i2c->hdmatx->State != HAL_DMA_STATE_READY);
 80014ac:	bf00      	nop
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d1f8      	bne.n	80014ae <XLG_WRITE+0x2a>
	i2c->State = HAL_I2C_STATE_READY;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2220      	movs	r2, #32
 80014c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80014c4:	bf00      	nop
 80014c6:	3710      	adds	r7, #16
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Interrupt Routine for command line settings
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
	cmd = escCMD - '0';
 80014d4:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <HAL_UART_RxCpltCallback+0x48>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	3b30      	subs	r3, #48	; 0x30
 80014da:	4a0f      	ldr	r2, [pc, #60]	; (8001518 <HAL_UART_RxCpltCallback+0x4c>)
 80014dc:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(&huart3, &escCMD, 1);
 80014de:	2201      	movs	r2, #1
 80014e0:	490c      	ldr	r1, [pc, #48]	; (8001514 <HAL_UART_RxCpltCallback+0x48>)
 80014e2:	480e      	ldr	r0, [pc, #56]	; (800151c <HAL_UART_RxCpltCallback+0x50>)
 80014e4:	f006 fc98 	bl	8007e18 <HAL_UART_Receive_IT>
	sprintf((char*)sendMsg, "\r\nSending command %c\r\n", escCMD);
 80014e8:	4b0a      	ldr	r3, [pc, #40]	; (8001514 <HAL_UART_RxCpltCallback+0x48>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	461a      	mov	r2, r3
 80014ee:	490c      	ldr	r1, [pc, #48]	; (8001520 <HAL_UART_RxCpltCallback+0x54>)
 80014f0:	480c      	ldr	r0, [pc, #48]	; (8001524 <HAL_UART_RxCpltCallback+0x58>)
 80014f2:	f007 fcd9 	bl	8008ea8 <siprintf>
	HAL_UART_Transmit_IT(&huart3, sendMsg, strlen((char*)sendMsg));
 80014f6:	480b      	ldr	r0, [pc, #44]	; (8001524 <HAL_UART_RxCpltCallback+0x58>)
 80014f8:	f7fe fe92 	bl	8000220 <strlen>
 80014fc:	4603      	mov	r3, r0
 80014fe:	b29b      	uxth	r3, r3
 8001500:	461a      	mov	r2, r3
 8001502:	4908      	ldr	r1, [pc, #32]	; (8001524 <HAL_UART_RxCpltCallback+0x58>)
 8001504:	4805      	ldr	r0, [pc, #20]	; (800151c <HAL_UART_RxCpltCallback+0x50>)
 8001506:	f006 fc2b 	bl	8007d60 <HAL_UART_Transmit_IT>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000288 	.word	0x20000288
 8001518:	20000090 	.word	0x20000090
 800151c:	20000140 	.word	0x20000140
 8001520:	08009548 	.word	0x08009548
 8001524:	20000358 	.word	0x20000358

08001528 <HAL_TIM_IC_CaptureCallback>:

// Interrupt routine for RX
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	RX_UPDATE(myRX);
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <HAL_TIM_IC_CaptureCallback+0x1c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff fecf 	bl	80012d8 <RX_UPDATE>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	2000030c 	.word	0x2000030c

08001548 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001548:	b590      	push	{r4, r7, lr}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800154e:	f001 faee 	bl	8002b2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001552:	f000 f8db 	bl	800170c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001556:	f000 fce5 	bl	8001f24 <MX_GPIO_Init>
  MX_DMA_Init();
 800155a:	f000 fc9d 	bl	8001e98 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800155e:	f000 fc63 	bl	8001e28 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 8001562:	f000 fc91 	bl	8001e88 <MX_USB_OTG_FS_USB_Init>
  MX_TIM4_Init();
 8001566:	f000 fb95 	bl	8001c94 <MX_TIM4_Init>
  MX_ADC1_Init();
 800156a:	f000 f967 	bl	800183c <MX_ADC1_Init>
  MX_I2C1_Init();
 800156e:	f000 f9b7 	bl	80018e0 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001572:	f000 fb13 	bl	8001b9c <MX_TIM3_Init>
  MX_TIM2_Init();
 8001576:	f000 fa93 	bl	8001aa0 <MX_TIM2_Init>
  MX_TIM1_Init();
 800157a:	f000 f9f1 	bl	8001960 <MX_TIM1_Init>
  MX_TIM5_Init();
 800157e:	f000 fbf9 	bl	8001d74 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
	escDMASet[0] = &hdma_tim4_ch1; 		// DMA1: Stream 0 (S0)
 8001582:	4b50      	ldr	r3, [pc, #320]	; (80016c4 <main+0x17c>)
 8001584:	4a50      	ldr	r2, [pc, #320]	; (80016c8 <main+0x180>)
 8001586:	601a      	str	r2, [r3, #0]
	escDMASet[1] = &hdma_tim4_ch2; 		// DMA1: Stream 3 (S3)
 8001588:	4b4e      	ldr	r3, [pc, #312]	; (80016c4 <main+0x17c>)
 800158a:	4a50      	ldr	r2, [pc, #320]	; (80016cc <main+0x184>)
 800158c:	605a      	str	r2, [r3, #4]
	escDMASet[2] = &hdma_tim4_ch3; 		// DMA1: Stream 7 (S7)
 800158e:	4b4d      	ldr	r3, [pc, #308]	; (80016c4 <main+0x17c>)
 8001590:	4a4f      	ldr	r2, [pc, #316]	; (80016d0 <main+0x188>)
 8001592:	609a      	str	r2, [r3, #8]
	escDMASet[3] = &hdma_tim5_ch2; 		// DMA1: Stream 4 (S4)
 8001594:	4b4b      	ldr	r3, [pc, #300]	; (80016c4 <main+0x17c>)
 8001596:	4a4f      	ldr	r2, [pc, #316]	; (80016d4 <main+0x18c>)
 8001598:	60da      	str	r2, [r3, #12]
	dmaPwmTimers[0] = &htim4;
 800159a:	4b4f      	ldr	r3, [pc, #316]	; (80016d8 <main+0x190>)
 800159c:	4a4f      	ldr	r2, [pc, #316]	; (80016dc <main+0x194>)
 800159e:	601a      	str	r2, [r3, #0]
	dmaPwmTimers[1] = &htim5;
 80015a0:	4b4d      	ldr	r3, [pc, #308]	; (80016d8 <main+0x190>)
 80015a2:	4a4f      	ldr	r2, [pc, #316]	; (80016e0 <main+0x198>)
 80015a4:	605a      	str	r2, [r3, #4]
	myESCSet = ESC_INIT(dmaPwmTimers, &htim3, escDMASet);
 80015a6:	4a47      	ldr	r2, [pc, #284]	; (80016c4 <main+0x17c>)
 80015a8:	494e      	ldr	r1, [pc, #312]	; (80016e4 <main+0x19c>)
 80015aa:	484b      	ldr	r0, [pc, #300]	; (80016d8 <main+0x190>)
 80015ac:	f7ff fc26 	bl	8000dfc <ESC_INIT>
 80015b0:	4602      	mov	r2, r0
 80015b2:	4b4d      	ldr	r3, [pc, #308]	; (80016e8 <main+0x1a0>)
 80015b4:	601a      	str	r2, [r3, #0]
	myRX = RX_INIT(&htim1, &htim2);
 80015b6:	494d      	ldr	r1, [pc, #308]	; (80016ec <main+0x1a4>)
 80015b8:	484d      	ldr	r0, [pc, #308]	; (80016f0 <main+0x1a8>)
 80015ba:	f7ff fe42 	bl	8001242 <RX_INIT>
 80015be:	4602      	mov	r2, r0
 80015c0:	4b4c      	ldr	r3, [pc, #304]	; (80016f4 <main+0x1ac>)
 80015c2:	601a      	str	r2, [r3, #0]
	XLG_INIT(&hi2c1);
 80015c4:	484c      	ldr	r0, [pc, #304]	; (80016f8 <main+0x1b0>)
 80015c6:	f7ff ff43 	bl	8001450 <XLG_INIT>

	const int patternSize = 26;
 80015ca:	231a      	movs	r3, #26
 80015cc:	60fb      	str	r3, [r7, #12]
	uint32_t pattern[patternSize];
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	3b01      	subs	r3, #1
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4619      	mov	r1, r3
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	f04f 0300 	mov.w	r3, #0
 80015e0:	f04f 0400 	mov.w	r4, #0
 80015e4:	0154      	lsls	r4, r2, #5
 80015e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80015ea:	014b      	lsls	r3, r1, #5
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4619      	mov	r1, r3
 80015f0:	f04f 0200 	mov.w	r2, #0
 80015f4:	f04f 0300 	mov.w	r3, #0
 80015f8:	f04f 0400 	mov.w	r4, #0
 80015fc:	0154      	lsls	r4, r2, #5
 80015fe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001602:	014b      	lsls	r3, r1, #5
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	3303      	adds	r3, #3
 800160a:	3307      	adds	r3, #7
 800160c:	08db      	lsrs	r3, r3, #3
 800160e:	00db      	lsls	r3, r3, #3
 8001610:	ebad 0d03 	sub.w	sp, sp, r3
 8001614:	466b      	mov	r3, sp
 8001616:	3303      	adds	r3, #3
 8001618:	089b      	lsrs	r3, r3, #2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	607b      	str	r3, [r7, #4]
	pattern[0] = DSHOT_CMD_MOTOR_STOP;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
	pattern[1] = DSHOT_CMD_LED0_ON;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2216      	movs	r2, #22
 8001628:	605a      	str	r2, [r3, #4]
	pattern[2] = DSHOT_CMD_LED0_OFF;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	221a      	movs	r2, #26
 800162e:	609a      	str	r2, [r3, #8]
	pattern[3] = DSHOT_CMD_LED1_ON;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2217      	movs	r2, #23
 8001634:	60da      	str	r2, [r3, #12]
	pattern[4] = DSHOT_CMD_LED1_OFF;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	221b      	movs	r2, #27
 800163a:	611a      	str	r2, [r3, #16]
	pattern[5] = DSHOT_CMD_LED2_ON;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2218      	movs	r2, #24
 8001640:	615a      	str	r2, [r3, #20]
	pattern[6] = DSHOT_CMD_LED2_OFF;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	221c      	movs	r2, #28
 8001646:	619a      	str	r2, [r3, #24]
	pattern[7] = DSHOT_CMD_SPIN_DIRECTION_NORMAL;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2214      	movs	r2, #20
 800164c:	61da      	str	r2, [r3, #28]
	pattern[8] = DSHOT_CMD_SPIN_DIRECTION_REVERSED;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2215      	movs	r2, #21
 8001652:	621a      	str	r2, [r3, #32]
	pattern[9] = DSHOT_CMD_BEACON1;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_UART_Receive_IT(&huart3, &escCMD, 1);
 800165a:	2201      	movs	r2, #1
 800165c:	4927      	ldr	r1, [pc, #156]	; (80016fc <main+0x1b4>)
 800165e:	4828      	ldr	r0, [pc, #160]	; (8001700 <main+0x1b8>)
 8001660:	f006 fbda 	bl	8007e18 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (!myRX->switchA)
 8001664:	4b23      	ldr	r3, [pc, #140]	; (80016f4 <main+0x1ac>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	691b      	ldr	r3, [r3, #16]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d10e      	bne.n	800168c <main+0x144>
	  {
		  ESC_SEND_CMD(myESCSet, pattern[cmd], ALL_MOTORS);
 800166e:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <main+0x1a0>)
 8001670:	6818      	ldr	r0, [r3, #0]
 8001672:	4b24      	ldr	r3, [pc, #144]	; (8001704 <main+0x1bc>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800167c:	2208      	movs	r2, #8
 800167e:	4619      	mov	r1, r3
 8001680:	f7ff fdb7 	bl	80011f2 <ESC_SEND_CMD>
		  throttleHighFlag = 0;
 8001684:	4b20      	ldr	r3, [pc, #128]	; (8001708 <main+0x1c0>)
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	e7eb      	b.n	8001664 <main+0x11c>
	  }
	  else if ((myRX->switchA && (myRX->throttle < 50)) || throttleHighFlag)
 800168c:	4b19      	ldr	r3, [pc, #100]	; (80016f4 <main+0x1ac>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d004      	beq.n	80016a0 <main+0x158>
 8001696:	4b17      	ldr	r3, [pc, #92]	; (80016f4 <main+0x1ac>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b31      	cmp	r3, #49	; 0x31
 800169e:	d903      	bls.n	80016a8 <main+0x160>
 80016a0:	4b19      	ldr	r3, [pc, #100]	; (8001708 <main+0x1c0>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0dd      	beq.n	8001664 <main+0x11c>
	  {
		  ESC_UPDATE_THROTTLE(myESCSet, myRX->throttle, ALL_MOTORS);
 80016a8:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <main+0x1a0>)
 80016aa:	6818      	ldr	r0, [r3, #0]
 80016ac:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <main+0x1ac>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2208      	movs	r2, #8
 80016b4:	4619      	mov	r1, r3
 80016b6:	f7ff fd7f 	bl	80011b8 <ESC_UPDATE_THROTTLE>
		  throttleHighFlag = 1;
 80016ba:	4b13      	ldr	r3, [pc, #76]	; (8001708 <main+0x1c0>)
 80016bc:	2201      	movs	r2, #1
 80016be:	601a      	str	r2, [r3, #0]
	  if (!myRX->switchA)
 80016c0:	e7d0      	b.n	8001664 <main+0x11c>
 80016c2:	bf00      	nop
 80016c4:	200001c0 	.word	0x200001c0
 80016c8:	20000530 	.word	0x20000530
 80016cc:	200000a0 	.word	0x200000a0
 80016d0:	200003f0 	.word	0x200003f0
 80016d4:	20000390 	.word	0x20000390
 80016d8:	2000027c 	.word	0x2000027c
 80016dc:	20000100 	.word	0x20000100
 80016e0:	2000028c 	.word	0x2000028c
 80016e4:	200002cc 	.word	0x200002cc
 80016e8:	20000284 	.word	0x20000284
 80016ec:	200004f0 	.word	0x200004f0
 80016f0:	20000450 	.word	0x20000450
 80016f4:	2000030c 	.word	0x2000030c
 80016f8:	20000230 	.word	0x20000230
 80016fc:	20000288 	.word	0x20000288
 8001700:	20000140 	.word	0x20000140
 8001704:	20000090 	.word	0x20000090
 8001708:	20000000 	.word	0x20000000

0800170c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b0b4      	sub	sp, #208	; 0xd0
 8001710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001712:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001716:	2230      	movs	r2, #48	; 0x30
 8001718:	2100      	movs	r1, #0
 800171a:	4618      	mov	r0, r3
 800171c:	f007 fb03 	bl	8008d26 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001720:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001730:	f107 030c 	add.w	r3, r7, #12
 8001734:	2280      	movs	r2, #128	; 0x80
 8001736:	2100      	movs	r1, #0
 8001738:	4618      	mov	r0, r3
 800173a:	f007 faf4 	bl	8008d26 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800173e:	f003 ff13 	bl	8005568 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b3b      	ldr	r3, [pc, #236]	; (8001830 <SystemClock_Config+0x124>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001746:	4a3a      	ldr	r2, [pc, #232]	; (8001830 <SystemClock_Config+0x124>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174c:	6413      	str	r3, [r2, #64]	; 0x40
 800174e:	4b38      	ldr	r3, [pc, #224]	; (8001830 <SystemClock_Config+0x124>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800175a:	4b36      	ldr	r3, [pc, #216]	; (8001834 <SystemClock_Config+0x128>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a35      	ldr	r2, [pc, #212]	; (8001834 <SystemClock_Config+0x128>)
 8001760:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	4b33      	ldr	r3, [pc, #204]	; (8001834 <SystemClock_Config+0x128>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001772:	2301      	movs	r3, #1
 8001774:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001778:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800177c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001780:	2302      	movs	r3, #2
 8001782:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001786:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800178a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 8;
 800178e:	2308      	movs	r3, #8
 8001790:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001794:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8001798:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800179c:	2302      	movs	r3, #2
 800179e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80017a2:	2309      	movs	r3, #9
 80017a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80017ac:	4618      	mov	r0, r3
 80017ae:	f003 ff3b 	bl	8005628 <HAL_RCC_OscConfig>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80017b8:	f000 fcae 	bl	8002118 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80017bc:	f003 fee4 	bl	8005588 <HAL_PWREx_EnableOverDrive>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80017c6:	f000 fca7 	bl	8002118 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ca:	230f      	movs	r3, #15
 80017cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d0:	2302      	movs	r3, #2
 80017d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d6:	2300      	movs	r3, #0
 80017d8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80017ec:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80017f0:	2107      	movs	r1, #7
 80017f2:	4618      	mov	r0, r3
 80017f4:	f004 f9bc 	bl	8005b70 <HAL_RCC_ClockConfig>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80017fe:	f000 fc8b 	bl	8002118 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
 8001802:	4b0d      	ldr	r3, [pc, #52]	; (8001838 <SystemClock_Config+0x12c>)
 8001804:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001806:	2300      	movs	r3, #0
 8001808:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800180a:	2300      	movs	r3, #0
 800180c:	66bb      	str	r3, [r7, #104]	; 0x68
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800180e:	2300      	movs	r3, #0
 8001810:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001814:	f107 030c 	add.w	r3, r7, #12
 8001818:	4618      	mov	r0, r3
 800181a:	f004 fba1 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 8001824:	f000 fc78 	bl	8002118 <Error_Handler>
  }
}
 8001828:	bf00      	nop
 800182a:	37d0      	adds	r7, #208	; 0xd0
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40023800 	.word	0x40023800
 8001834:	40007000 	.word	0x40007000
 8001838:	00204100 	.word	0x00204100

0800183c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001842:	463b      	mov	r3, r7
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800184e:	4b21      	ldr	r3, [pc, #132]	; (80018d4 <MX_ADC1_Init+0x98>)
 8001850:	4a21      	ldr	r2, [pc, #132]	; (80018d8 <MX_ADC1_Init+0x9c>)
 8001852:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001854:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <MX_ADC1_Init+0x98>)
 8001856:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800185a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800185c:	4b1d      	ldr	r3, [pc, #116]	; (80018d4 <MX_ADC1_Init+0x98>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001862:	4b1c      	ldr	r3, [pc, #112]	; (80018d4 <MX_ADC1_Init+0x98>)
 8001864:	2200      	movs	r2, #0
 8001866:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001868:	4b1a      	ldr	r3, [pc, #104]	; (80018d4 <MX_ADC1_Init+0x98>)
 800186a:	2200      	movs	r2, #0
 800186c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800186e:	4b19      	ldr	r3, [pc, #100]	; (80018d4 <MX_ADC1_Init+0x98>)
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001876:	4b17      	ldr	r3, [pc, #92]	; (80018d4 <MX_ADC1_Init+0x98>)
 8001878:	2200      	movs	r2, #0
 800187a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800187c:	4b15      	ldr	r3, [pc, #84]	; (80018d4 <MX_ADC1_Init+0x98>)
 800187e:	4a17      	ldr	r2, [pc, #92]	; (80018dc <MX_ADC1_Init+0xa0>)
 8001880:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001882:	4b14      	ldr	r3, [pc, #80]	; (80018d4 <MX_ADC1_Init+0x98>)
 8001884:	2200      	movs	r2, #0
 8001886:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001888:	4b12      	ldr	r3, [pc, #72]	; (80018d4 <MX_ADC1_Init+0x98>)
 800188a:	2201      	movs	r2, #1
 800188c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800188e:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <MX_ADC1_Init+0x98>)
 8001890:	2200      	movs	r2, #0
 8001892:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001896:	4b0f      	ldr	r3, [pc, #60]	; (80018d4 <MX_ADC1_Init+0x98>)
 8001898:	2201      	movs	r2, #1
 800189a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800189c:	480d      	ldr	r0, [pc, #52]	; (80018d4 <MX_ADC1_Init+0x98>)
 800189e:	f001 f9a3 	bl	8002be8 <HAL_ADC_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80018a8:	f000 fc36 	bl	8002118 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80018ac:	2309      	movs	r3, #9
 80018ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018b0:	2301      	movs	r3, #1
 80018b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018b4:	2300      	movs	r3, #0
 80018b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b8:	463b      	mov	r3, r7
 80018ba:	4619      	mov	r1, r3
 80018bc:	4805      	ldr	r0, [pc, #20]	; (80018d4 <MX_ADC1_Init+0x98>)
 80018be:	f001 f9d7 	bl	8002c70 <HAL_ADC_ConfigChannel>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80018c8:	f000 fc26 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000310 	.word	0x20000310
 80018d8:	40012000 	.word	0x40012000
 80018dc:	0f000001 	.word	0x0f000001

080018e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018e4:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <MX_I2C1_Init+0x74>)
 80018e6:	4a1c      	ldr	r2, [pc, #112]	; (8001958 <MX_I2C1_Init+0x78>)
 80018e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 80018ea:	4b1a      	ldr	r3, [pc, #104]	; (8001954 <MX_I2C1_Init+0x74>)
 80018ec:	4a1b      	ldr	r2, [pc, #108]	; (800195c <MX_I2C1_Init+0x7c>)
 80018ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 212;
 80018f0:	4b18      	ldr	r3, [pc, #96]	; (8001954 <MX_I2C1_Init+0x74>)
 80018f2:	22d4      	movs	r2, #212	; 0xd4
 80018f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018f6:	4b17      	ldr	r3, [pc, #92]	; (8001954 <MX_I2C1_Init+0x74>)
 80018f8:	2201      	movs	r2, #1
 80018fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018fc:	4b15      	ldr	r3, [pc, #84]	; (8001954 <MX_I2C1_Init+0x74>)
 80018fe:	2200      	movs	r2, #0
 8001900:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001902:	4b14      	ldr	r3, [pc, #80]	; (8001954 <MX_I2C1_Init+0x74>)
 8001904:	2200      	movs	r2, #0
 8001906:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001908:	4b12      	ldr	r3, [pc, #72]	; (8001954 <MX_I2C1_Init+0x74>)
 800190a:	2200      	movs	r2, #0
 800190c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800190e:	4b11      	ldr	r3, [pc, #68]	; (8001954 <MX_I2C1_Init+0x74>)
 8001910:	2200      	movs	r2, #0
 8001912:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001914:	4b0f      	ldr	r3, [pc, #60]	; (8001954 <MX_I2C1_Init+0x74>)
 8001916:	2200      	movs	r2, #0
 8001918:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800191a:	480e      	ldr	r0, [pc, #56]	; (8001954 <MX_I2C1_Init+0x74>)
 800191c:	f002 fa56 	bl	8003dcc <HAL_I2C_Init>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001926:	f000 fbf7 	bl	8002118 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800192a:	2100      	movs	r1, #0
 800192c:	4809      	ldr	r0, [pc, #36]	; (8001954 <MX_I2C1_Init+0x74>)
 800192e:	f003 fd84 	bl	800543a <HAL_I2CEx_ConfigAnalogFilter>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001938:	f000 fbee 	bl	8002118 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800193c:	2100      	movs	r1, #0
 800193e:	4805      	ldr	r0, [pc, #20]	; (8001954 <MX_I2C1_Init+0x74>)
 8001940:	f003 fdc6 	bl	80054d0 <HAL_I2CEx_ConfigDigitalFilter>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800194a:	f000 fbe5 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000230 	.word	0x20000230
 8001958:	40005400 	.word	0x40005400
 800195c:	20404768 	.word	0x20404768

08001960 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08c      	sub	sp, #48	; 0x30
 8001964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001966:	f107 031c 	add.w	r3, r7, #28
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	605a      	str	r2, [r3, #4]
 8001970:	609a      	str	r2, [r3, #8]
 8001972:	60da      	str	r2, [r3, #12]
 8001974:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001976:	f107 0310 	add.w	r3, r7, #16
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001982:	463b      	mov	r3, r7
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800198e:	4b42      	ldr	r3, [pc, #264]	; (8001a98 <MX_TIM1_Init+0x138>)
 8001990:	4a42      	ldr	r2, [pc, #264]	; (8001a9c <MX_TIM1_Init+0x13c>)
 8001992:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 215;
 8001994:	4b40      	ldr	r3, [pc, #256]	; (8001a98 <MX_TIM1_Init+0x138>)
 8001996:	22d7      	movs	r2, #215	; 0xd7
 8001998:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800199a:	4b3f      	ldr	r3, [pc, #252]	; (8001a98 <MX_TIM1_Init+0x138>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80019a0:	4b3d      	ldr	r3, [pc, #244]	; (8001a98 <MX_TIM1_Init+0x138>)
 80019a2:	f242 720f 	movw	r2, #9999	; 0x270f
 80019a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a8:	4b3b      	ldr	r3, [pc, #236]	; (8001a98 <MX_TIM1_Init+0x138>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019ae:	4b3a      	ldr	r3, [pc, #232]	; (8001a98 <MX_TIM1_Init+0x138>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019b4:	4b38      	ldr	r3, [pc, #224]	; (8001a98 <MX_TIM1_Init+0x138>)
 80019b6:	2280      	movs	r2, #128	; 0x80
 80019b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019ba:	4837      	ldr	r0, [pc, #220]	; (8001a98 <MX_TIM1_Init+0x138>)
 80019bc:	f004 fe18 	bl	80065f0 <HAL_TIM_Base_Init>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80019c6:	f000 fba7 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80019ca:	4833      	ldr	r0, [pc, #204]	; (8001a98 <MX_TIM1_Init+0x138>)
 80019cc:	f004 fed6 	bl	800677c <HAL_TIM_IC_Init>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80019d6:	f000 fb9f 	bl	8002118 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80019da:	2304      	movs	r3, #4
 80019dc:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 80019de:	2370      	movs	r3, #112	; 0x70
 80019e0:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 80019e2:	2300      	movs	r3, #0
 80019e4:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 80019e6:	2300      	movs	r3, #0
 80019e8:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80019ee:	f107 031c 	add.w	r3, r7, #28
 80019f2:	4619      	mov	r1, r3
 80019f4:	4828      	ldr	r0, [pc, #160]	; (8001a98 <MX_TIM1_Init+0x138>)
 80019f6:	f005 fab7 	bl	8006f68 <HAL_TIM_SlaveConfigSynchro>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001a00:	f000 fb8a 	bl	8002118 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a04:	2300      	movs	r3, #0
 8001a06:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a10:	f107 0310 	add.w	r3, r7, #16
 8001a14:	4619      	mov	r1, r3
 8001a16:	4820      	ldr	r0, [pc, #128]	; (8001a98 <MX_TIM1_Init+0x138>)
 8001a18:	f006 f8a8 	bl	8007b6c <HAL_TIMEx_MasterConfigSynchronization>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001a22:	f000 fb79 	bl	8002118 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001a26:	2302      	movs	r3, #2
 8001a28:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001a36:	463b      	mov	r3, r7
 8001a38:	2200      	movs	r2, #0
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4816      	ldr	r0, [pc, #88]	; (8001a98 <MX_TIM1_Init+0x138>)
 8001a3e:	f005 f8df 	bl	8006c00 <HAL_TIM_IC_ConfigChannel>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001a48:	f000 fb66 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001a4c:	463b      	mov	r3, r7
 8001a4e:	2204      	movs	r2, #4
 8001a50:	4619      	mov	r1, r3
 8001a52:	4811      	ldr	r0, [pc, #68]	; (8001a98 <MX_TIM1_Init+0x138>)
 8001a54:	f005 f8d4 	bl	8006c00 <HAL_TIM_IC_ConfigChannel>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8001a5e:	f000 fb5b 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001a62:	463b      	mov	r3, r7
 8001a64:	2208      	movs	r2, #8
 8001a66:	4619      	mov	r1, r3
 8001a68:	480b      	ldr	r0, [pc, #44]	; (8001a98 <MX_TIM1_Init+0x138>)
 8001a6a:	f005 f8c9 	bl	8006c00 <HAL_TIM_IC_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001a74:	f000 fb50 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001a78:	463b      	mov	r3, r7
 8001a7a:	220c      	movs	r2, #12
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4806      	ldr	r0, [pc, #24]	; (8001a98 <MX_TIM1_Init+0x138>)
 8001a80:	f005 f8be 	bl	8006c00 <HAL_TIM_IC_ConfigChannel>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001a8a:	f000 fb45 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a8e:	bf00      	nop
 8001a90:	3730      	adds	r7, #48	; 0x30
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000450 	.word	0x20000450
 8001a9c:	40010000 	.word	0x40010000

08001aa0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08c      	sub	sp, #48	; 0x30
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001aa6:	f107 031c 	add.w	r3, r7, #28
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	60da      	str	r2, [r3, #12]
 8001ab4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab6:	f107 0310 	add.w	r3, r7, #16
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ac2:	463b      	mov	r3, r7
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ace:	4b32      	ldr	r3, [pc, #200]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001ad0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ad4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 215;
 8001ad6:	4b30      	ldr	r3, [pc, #192]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001ad8:	22d7      	movs	r2, #215	; 0xd7
 8001ada:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001adc:	4b2e      	ldr	r3, [pc, #184]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001ae2:	4b2d      	ldr	r3, [pc, #180]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001ae4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ae8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aea:	4b2b      	ldr	r3, [pc, #172]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001af0:	4b29      	ldr	r3, [pc, #164]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001af2:	2280      	movs	r2, #128	; 0x80
 8001af4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001af6:	4828      	ldr	r0, [pc, #160]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001af8:	f004 fd7a 	bl	80065f0 <HAL_TIM_Base_Init>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001b02:	f000 fb09 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b06:	4824      	ldr	r0, [pc, #144]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001b08:	f004 fe38 	bl	800677c <HAL_TIM_IC_Init>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001b12:	f000 fb01 	bl	8002118 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001b16:	2304      	movs	r3, #4
 8001b18:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001b1e:	f107 031c 	add.w	r3, r7, #28
 8001b22:	4619      	mov	r1, r3
 8001b24:	481c      	ldr	r0, [pc, #112]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001b26:	f005 fa1f 	bl	8006f68 <HAL_TIM_SlaveConfigSynchro>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001b30:	f000 faf2 	bl	8002118 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b34:	2300      	movs	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b3c:	f107 0310 	add.w	r3, r7, #16
 8001b40:	4619      	mov	r1, r3
 8001b42:	4815      	ldr	r0, [pc, #84]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001b44:	f006 f812 	bl	8007b6c <HAL_TIMEx_MasterConfigSynchronization>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001b4e:	f000 fae3 	bl	8002118 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001b52:	2302      	movs	r3, #2
 8001b54:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b56:	2301      	movs	r3, #1
 8001b58:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b62:	463b      	mov	r3, r7
 8001b64:	2200      	movs	r2, #0
 8001b66:	4619      	mov	r1, r3
 8001b68:	480b      	ldr	r0, [pc, #44]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001b6a:	f005 f849 	bl	8006c00 <HAL_TIM_IC_ConfigChannel>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001b74:	f000 fad0 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001b78:	463b      	mov	r3, r7
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4806      	ldr	r0, [pc, #24]	; (8001b98 <MX_TIM2_Init+0xf8>)
 8001b80:	f005 f83e 	bl	8006c00 <HAL_TIM_IC_ConfigChannel>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001b8a:	f000 fac5 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b8e:	bf00      	nop
 8001b90:	3730      	adds	r7, #48	; 0x30
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	200004f0 	.word	0x200004f0

08001b9c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b08a      	sub	sp, #40	; 0x28
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba2:	f107 031c 	add.w	r3, r7, #28
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	605a      	str	r2, [r3, #4]
 8001bac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bae:	463b      	mov	r3, r7
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]
 8001bbc:	615a      	str	r2, [r3, #20]
 8001bbe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bc0:	4b32      	ldr	r3, [pc, #200]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001bc2:	4a33      	ldr	r2, [pc, #204]	; (8001c90 <MX_TIM3_Init+0xf4>)
 8001bc4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001bc6:	4b31      	ldr	r3, [pc, #196]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bcc:	4b2f      	ldr	r3, [pc, #188]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 359;
 8001bd2:	4b2e      	ldr	r3, [pc, #184]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001bd4:	f240 1267 	movw	r2, #359	; 0x167
 8001bd8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bda:	4b2c      	ldr	r3, [pc, #176]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001be0:	4b2a      	ldr	r3, [pc, #168]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001be2:	2280      	movs	r2, #128	; 0x80
 8001be4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001be6:	4829      	ldr	r0, [pc, #164]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001be8:	f004 fd58 	bl	800669c <HAL_TIM_PWM_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001bf2:	f000 fa91 	bl	8002118 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bfe:	f107 031c 	add.w	r3, r7, #28
 8001c02:	4619      	mov	r1, r3
 8001c04:	4821      	ldr	r0, [pc, #132]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001c06:	f005 ffb1 	bl	8007b6c <HAL_TIMEx_MasterConfigSynchronization>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001c10:	f000 fa82 	bl	8002118 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c14:	2360      	movs	r3, #96	; 0x60
 8001c16:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c20:	2300      	movs	r3, #0
 8001c22:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c24:	463b      	mov	r3, r7
 8001c26:	2200      	movs	r2, #0
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4818      	ldr	r0, [pc, #96]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001c2c:	f005 f884 	bl	8006d38 <HAL_TIM_PWM_ConfigChannel>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001c36:	f000 fa6f 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c3a:	463b      	mov	r3, r7
 8001c3c:	2204      	movs	r2, #4
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4812      	ldr	r0, [pc, #72]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001c42:	f005 f879 	bl	8006d38 <HAL_TIM_PWM_ConfigChannel>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001c4c:	f000 fa64 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c50:	463b      	mov	r3, r7
 8001c52:	2208      	movs	r2, #8
 8001c54:	4619      	mov	r1, r3
 8001c56:	480d      	ldr	r0, [pc, #52]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001c58:	f005 f86e 	bl	8006d38 <HAL_TIM_PWM_ConfigChannel>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8001c62:	f000 fa59 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c66:	463b      	mov	r3, r7
 8001c68:	220c      	movs	r2, #12
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4807      	ldr	r0, [pc, #28]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001c6e:	f005 f863 	bl	8006d38 <HAL_TIM_PWM_ConfigChannel>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8001c78:	f000 fa4e 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c7c:	4803      	ldr	r0, [pc, #12]	; (8001c8c <MX_TIM3_Init+0xf0>)
 8001c7e:	f000 fd4d 	bl	800271c <HAL_TIM_MspPostInit>

}
 8001c82:	bf00      	nop
 8001c84:	3728      	adds	r7, #40	; 0x28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	200002cc 	.word	0x200002cc
 8001c90:	40000400 	.word	0x40000400

08001c94 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08a      	sub	sp, #40	; 0x28
 8001c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c9a:	f107 031c 	add.w	r3, r7, #28
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	605a      	str	r2, [r3, #4]
 8001ca4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
 8001cb4:	615a      	str	r2, [r3, #20]
 8001cb6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001cb8:	4b2c      	ldr	r3, [pc, #176]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001cba:	4a2d      	ldr	r2, [pc, #180]	; (8001d70 <MX_TIM4_Init+0xdc>)
 8001cbc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001cbe:	4b2b      	ldr	r3, [pc, #172]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc4:	4b29      	ldr	r3, [pc, #164]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 359;
 8001cca:	4b28      	ldr	r3, [pc, #160]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001ccc:	f240 1267 	movw	r2, #359	; 0x167
 8001cd0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd2:	4b26      	ldr	r3, [pc, #152]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cd8:	4b24      	ldr	r3, [pc, #144]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001cda:	2280      	movs	r2, #128	; 0x80
 8001cdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001cde:	4823      	ldr	r0, [pc, #140]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001ce0:	f004 fcb1 	bl	8006646 <HAL_TIM_OC_Init>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001cea:	f000 fa15 	bl	8002118 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cf6:	f107 031c 	add.w	r3, r7, #28
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	481b      	ldr	r0, [pc, #108]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001cfe:	f005 ff35 	bl	8007b6c <HAL_TIMEx_MasterConfigSynchronization>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001d08:	f000 fa06 	bl	8002118 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001d0c:	2310      	movs	r3, #16
 8001d0e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 8001d10:	2301      	movs	r3, #1
 8001d12:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d1c:	463b      	mov	r3, r7
 8001d1e:	2200      	movs	r2, #0
 8001d20:	4619      	mov	r1, r3
 8001d22:	4812      	ldr	r0, [pc, #72]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001d24:	f004 feee 	bl	8006b04 <HAL_TIM_OC_ConfigChannel>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001d2e:	f000 f9f3 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d32:	463b      	mov	r3, r7
 8001d34:	2204      	movs	r2, #4
 8001d36:	4619      	mov	r1, r3
 8001d38:	480c      	ldr	r0, [pc, #48]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001d3a:	f004 fee3 	bl	8006b04 <HAL_TIM_OC_ConfigChannel>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001d44:	f000 f9e8 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d48:	463b      	mov	r3, r7
 8001d4a:	2208      	movs	r2, #8
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4807      	ldr	r0, [pc, #28]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001d50:	f004 fed8 	bl	8006b04 <HAL_TIM_OC_ConfigChannel>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 8001d5a:	f000 f9dd 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001d5e:	4803      	ldr	r0, [pc, #12]	; (8001d6c <MX_TIM4_Init+0xd8>)
 8001d60:	f000 fcdc 	bl	800271c <HAL_TIM_MspPostInit>

}
 8001d64:	bf00      	nop
 8001d66:	3728      	adds	r7, #40	; 0x28
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000100 	.word	0x20000100
 8001d70:	40000800 	.word	0x40000800

08001d74 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	; 0x28
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d7a:	f107 031c 	add.w	r3, r7, #28
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d86:	463b      	mov	r3, r7
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
 8001d94:	615a      	str	r2, [r3, #20]
 8001d96:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d98:	4b21      	ldr	r3, [pc, #132]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001d9a:	4a22      	ldr	r2, [pc, #136]	; (8001e24 <MX_TIM5_Init+0xb0>)
 8001d9c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d9e:	4b20      	ldr	r3, [pc, #128]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da4:	4b1e      	ldr	r3, [pc, #120]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 359;
 8001daa:	4b1d      	ldr	r3, [pc, #116]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001dac:	f240 1267 	movw	r2, #359	; 0x167
 8001db0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001db2:	4b1b      	ldr	r3, [pc, #108]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001db8:	4b19      	ldr	r3, [pc, #100]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001dba:	2280      	movs	r2, #128	; 0x80
 8001dbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001dbe:	4818      	ldr	r0, [pc, #96]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001dc0:	f004 fc41 	bl	8006646 <HAL_TIM_OC_Init>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8001dca:	f000 f9a5 	bl	8002118 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dd6:	f107 031c 	add.w	r3, r7, #28
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4810      	ldr	r0, [pc, #64]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001dde:	f005 fec5 	bl	8007b6c <HAL_TIMEx_MasterConfigSynchronization>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8001de8:	f000 f996 	bl	8002118 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001dec:	2310      	movs	r3, #16
 8001dee:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 8001df0:	2301      	movs	r3, #1
 8001df2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001df4:	2300      	movs	r3, #0
 8001df6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	2204      	movs	r2, #4
 8001e00:	4619      	mov	r1, r3
 8001e02:	4807      	ldr	r0, [pc, #28]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001e04:	f004 fe7e 	bl	8006b04 <HAL_TIM_OC_ConfigChannel>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8001e0e:	f000 f983 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001e12:	4803      	ldr	r0, [pc, #12]	; (8001e20 <MX_TIM5_Init+0xac>)
 8001e14:	f000 fc82 	bl	800271c <HAL_TIM_MspPostInit>

}
 8001e18:	bf00      	nop
 8001e1a:	3728      	adds	r7, #40	; 0x28
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	2000028c 	.word	0x2000028c
 8001e24:	40000c00 	.word	0x40000c00

08001e28 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e2c:	4b14      	ldr	r3, [pc, #80]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e2e:	4a15      	ldr	r2, [pc, #84]	; (8001e84 <MX_USART3_UART_Init+0x5c>)
 8001e30:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e32:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e38:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e3a:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e4e:	220c      	movs	r2, #12
 8001e50:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e52:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e5e:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e6a:	4805      	ldr	r0, [pc, #20]	; (8001e80 <MX_USART3_UART_Init+0x58>)
 8001e6c:	f005 ff2a 	bl	8007cc4 <HAL_UART_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001e76:	f000 f94f 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	20000140 	.word	0x20000140
 8001e84:	40004800 	.word	0x40004800

08001e88 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
	...

08001e98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e9e:	4b20      	ldr	r3, [pc, #128]	; (8001f20 <MX_DMA_Init+0x88>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	4a1f      	ldr	r2, [pc, #124]	; (8001f20 <MX_DMA_Init+0x88>)
 8001ea4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eaa:	4b1d      	ldr	r3, [pc, #116]	; (8001f20 <MX_DMA_Init+0x88>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eb2:	607b      	str	r3, [r7, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2100      	movs	r1, #0
 8001eba:	200b      	movs	r0, #11
 8001ebc:	f001 f9f7 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001ec0:	200b      	movs	r0, #11
 8001ec2:	f001 fa10 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2100      	movs	r1, #0
 8001eca:	200e      	movs	r0, #14
 8001ecc:	f001 f9ef 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001ed0:	200e      	movs	r0, #14
 8001ed2:	f001 fa08 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2100      	movs	r1, #0
 8001eda:	200f      	movs	r0, #15
 8001edc:	f001 f9e7 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001ee0:	200f      	movs	r0, #15
 8001ee2:	f001 fa00 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2100      	movs	r1, #0
 8001eea:	2010      	movs	r0, #16
 8001eec:	f001 f9df 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001ef0:	2010      	movs	r0, #16
 8001ef2:	f001 f9f8 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2100      	movs	r1, #0
 8001efa:	2011      	movs	r0, #17
 8001efc:	f001 f9d7 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001f00:	2011      	movs	r0, #17
 8001f02:	f001 f9f0 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2100      	movs	r1, #0
 8001f0a:	202f      	movs	r0, #47	; 0x2f
 8001f0c:	f001 f9cf 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001f10:	202f      	movs	r0, #47	; 0x2f
 8001f12:	f001 f9e8 	bl	80032e6 <HAL_NVIC_EnableIRQ>

}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800

08001f24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08e      	sub	sp, #56	; 0x38
 8001f28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	609a      	str	r2, [r3, #8]
 8001f36:	60da      	str	r2, [r3, #12]
 8001f38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f3a:	4b70      	ldr	r3, [pc, #448]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	4a6f      	ldr	r2, [pc, #444]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f40:	f043 0304 	orr.w	r3, r3, #4
 8001f44:	6313      	str	r3, [r2, #48]	; 0x30
 8001f46:	4b6d      	ldr	r3, [pc, #436]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	f003 0304 	and.w	r3, r3, #4
 8001f4e:	623b      	str	r3, [r7, #32]
 8001f50:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f52:	4b6a      	ldr	r3, [pc, #424]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a69      	ldr	r2, [pc, #420]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b67      	ldr	r3, [pc, #412]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f66:	61fb      	str	r3, [r7, #28]
 8001f68:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6a:	4b64      	ldr	r3, [pc, #400]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	4a63      	ldr	r2, [pc, #396]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	6313      	str	r3, [r2, #48]	; 0x30
 8001f76:	4b61      	ldr	r3, [pc, #388]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	61bb      	str	r3, [r7, #24]
 8001f80:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f82:	4b5e      	ldr	r3, [pc, #376]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	4a5d      	ldr	r2, [pc, #372]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f88:	f043 0302 	orr.w	r3, r3, #2
 8001f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8e:	4b5b      	ldr	r3, [pc, #364]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f9a:	4b58      	ldr	r3, [pc, #352]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	4a57      	ldr	r2, [pc, #348]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fa0:	f043 0320 	orr.w	r3, r3, #32
 8001fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa6:	4b55      	ldr	r3, [pc, #340]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	f003 0320 	and.w	r3, r3, #32
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fb2:	4b52      	ldr	r3, [pc, #328]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4a51      	ldr	r2, [pc, #324]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fb8:	f043 0310 	orr.w	r3, r3, #16
 8001fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fbe:	4b4f      	ldr	r3, [pc, #316]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f003 0310 	and.w	r3, r3, #16
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fca:	4b4c      	ldr	r3, [pc, #304]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	4a4b      	ldr	r2, [pc, #300]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fd0:	f043 0308 	orr.w	r3, r3, #8
 8001fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd6:	4b49      	ldr	r3, [pc, #292]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	f003 0308 	and.w	r3, r3, #8
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fe2:	4b46      	ldr	r3, [pc, #280]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	4a45      	ldr	r2, [pc, #276]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001fe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b43      	ldr	r3, [pc, #268]	; (80020fc <MX_GPIO_Init+0x1d8>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8002000:	483f      	ldr	r0, [pc, #252]	; (8002100 <MX_GPIO_Init+0x1dc>)
 8002002:	f001 fec9 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8002006:	2200      	movs	r2, #0
 8002008:	2140      	movs	r1, #64	; 0x40
 800200a:	483e      	ldr	r0, [pc, #248]	; (8002104 <MX_GPIO_Init+0x1e0>)
 800200c:	f001 fec4 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002010:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002014:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002016:	4b3c      	ldr	r3, [pc, #240]	; (8002108 <MX_GPIO_Init+0x1e4>)
 8002018:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800201e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002022:	4619      	mov	r1, r3
 8002024:	4839      	ldr	r0, [pc, #228]	; (800210c <MX_GPIO_Init+0x1e8>)
 8002026:	f001 fd1d 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800202a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800202e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002030:	2300      	movs	r3, #0
 8002032:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002038:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800203c:	4619      	mov	r1, r3
 800203e:	4834      	ldr	r0, [pc, #208]	; (8002110 <MX_GPIO_Init+0x1ec>)
 8002040:	f001 fd10 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8002044:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8002048:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204a:	2301      	movs	r3, #1
 800204c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002056:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800205a:	4619      	mov	r1, r3
 800205c:	4828      	ldr	r0, [pc, #160]	; (8002100 <MX_GPIO_Init+0x1dc>)
 800205e:	f001 fd01 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002062:	2304      	movs	r3, #4
 8002064:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002066:	2302      	movs	r3, #2
 8002068:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206e:	2303      	movs	r3, #3
 8002070:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002072:	230c      	movs	r3, #12
 8002074:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800207a:	4619      	mov	r1, r3
 800207c:	4821      	ldr	r0, [pc, #132]	; (8002104 <MX_GPIO_Init+0x1e0>)
 800207e:	f001 fcf1 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002082:	2340      	movs	r3, #64	; 0x40
 8002084:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002086:	2301      	movs	r3, #1
 8002088:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002092:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002096:	4619      	mov	r1, r3
 8002098:	481a      	ldr	r0, [pc, #104]	; (8002104 <MX_GPIO_Init+0x1e0>)
 800209a:	f001 fce3 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800209e:	2380      	movs	r3, #128	; 0x80
 80020a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a2:	2300      	movs	r3, #0
 80020a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80020aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ae:	4619      	mov	r1, r3
 80020b0:	4814      	ldr	r0, [pc, #80]	; (8002104 <MX_GPIO_Init+0x1e0>)
 80020b2:	f001 fcd7 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin PA10 USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|GPIO_PIN_10|USB_DM_Pin|USB_DP_Pin;
 80020b6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80020c8:	230a      	movs	r3, #10
 80020ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d0:	4619      	mov	r1, r3
 80020d2:	4810      	ldr	r0, [pc, #64]	; (8002114 <MX_GPIO_Init+0x1f0>)
 80020d4:	f001 fcc6 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80020d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020de:	2300      	movs	r3, #0
 80020e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80020e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ea:	4619      	mov	r1, r3
 80020ec:	4809      	ldr	r0, [pc, #36]	; (8002114 <MX_GPIO_Init+0x1f0>)
 80020ee:	f001 fcb9 	bl	8003a64 <HAL_GPIO_Init>

}
 80020f2:	bf00      	nop
 80020f4:	3738      	adds	r7, #56	; 0x38
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40023800 	.word	0x40023800
 8002100:	40020400 	.word	0x40020400
 8002104:	40021800 	.word	0x40021800
 8002108:	10110000 	.word	0x10110000
 800210c:	40020800 	.word	0x40020800
 8002110:	40021400 	.word	0x40021400
 8002114:	40020000 	.word	0x40020000

08002118 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800212e:	4b0f      	ldr	r3, [pc, #60]	; (800216c <HAL_MspInit+0x44>)
 8002130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002132:	4a0e      	ldr	r2, [pc, #56]	; (800216c <HAL_MspInit+0x44>)
 8002134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002138:	6413      	str	r3, [r2, #64]	; 0x40
 800213a:	4b0c      	ldr	r3, [pc, #48]	; (800216c <HAL_MspInit+0x44>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002142:	607b      	str	r3, [r7, #4]
 8002144:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002146:	4b09      	ldr	r3, [pc, #36]	; (800216c <HAL_MspInit+0x44>)
 8002148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214a:	4a08      	ldr	r2, [pc, #32]	; (800216c <HAL_MspInit+0x44>)
 800214c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002150:	6453      	str	r3, [r2, #68]	; 0x44
 8002152:	4b06      	ldr	r3, [pc, #24]	; (800216c <HAL_MspInit+0x44>)
 8002154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800215a:	603b      	str	r3, [r7, #0]
 800215c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	40023800 	.word	0x40023800

08002170 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b08a      	sub	sp, #40	; 0x28
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002178:	f107 0314 	add.w	r3, r7, #20
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
 8002180:	605a      	str	r2, [r3, #4]
 8002182:	609a      	str	r2, [r3, #8]
 8002184:	60da      	str	r2, [r3, #12]
 8002186:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a15      	ldr	r2, [pc, #84]	; (80021e4 <HAL_ADC_MspInit+0x74>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d123      	bne.n	80021da <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002192:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <HAL_ADC_MspInit+0x78>)
 8002194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002196:	4a14      	ldr	r2, [pc, #80]	; (80021e8 <HAL_ADC_MspInit+0x78>)
 8002198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800219c:	6453      	str	r3, [r2, #68]	; 0x44
 800219e:	4b12      	ldr	r3, [pc, #72]	; (80021e8 <HAL_ADC_MspInit+0x78>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021aa:	4b0f      	ldr	r3, [pc, #60]	; (80021e8 <HAL_ADC_MspInit+0x78>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	4a0e      	ldr	r2, [pc, #56]	; (80021e8 <HAL_ADC_MspInit+0x78>)
 80021b0:	f043 0302 	orr.w	r3, r3, #2
 80021b4:	6313      	str	r3, [r2, #48]	; 0x30
 80021b6:	4b0c      	ldr	r3, [pc, #48]	; (80021e8 <HAL_ADC_MspInit+0x78>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC_THROTTLE_CONTROL_Pin;
 80021c2:	2302      	movs	r3, #2
 80021c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021c6:	2303      	movs	r3, #3
 80021c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ca:	2300      	movs	r3, #0
 80021cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_THROTTLE_CONTROL_GPIO_Port, &GPIO_InitStruct);
 80021ce:	f107 0314 	add.w	r3, r7, #20
 80021d2:	4619      	mov	r1, r3
 80021d4:	4805      	ldr	r0, [pc, #20]	; (80021ec <HAL_ADC_MspInit+0x7c>)
 80021d6:	f001 fc45 	bl	8003a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80021da:	bf00      	nop
 80021dc:	3728      	adds	r7, #40	; 0x28
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40012000 	.word	0x40012000
 80021e8:	40023800 	.word	0x40023800
 80021ec:	40020400 	.word	0x40020400

080021f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	; 0x28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a53      	ldr	r2, [pc, #332]	; (800235c <HAL_I2C_MspInit+0x16c>)
 800220e:	4293      	cmp	r3, r2
 8002210:	f040 809f 	bne.w	8002352 <HAL_I2C_MspInit+0x162>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002214:	4b52      	ldr	r3, [pc, #328]	; (8002360 <HAL_I2C_MspInit+0x170>)
 8002216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002218:	4a51      	ldr	r2, [pc, #324]	; (8002360 <HAL_I2C_MspInit+0x170>)
 800221a:	f043 0302 	orr.w	r3, r3, #2
 800221e:	6313      	str	r3, [r2, #48]	; 0x30
 8002220:	4b4f      	ldr	r3, [pc, #316]	; (8002360 <HAL_I2C_MspInit+0x170>)
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	613b      	str	r3, [r7, #16]
 800222a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800222c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002230:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002232:	2312      	movs	r3, #18
 8002234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002236:	2301      	movs	r3, #1
 8002238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800223a:	2303      	movs	r3, #3
 800223c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800223e:	2304      	movs	r3, #4
 8002240:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002242:	f107 0314 	add.w	r3, r7, #20
 8002246:	4619      	mov	r1, r3
 8002248:	4846      	ldr	r0, [pc, #280]	; (8002364 <HAL_I2C_MspInit+0x174>)
 800224a:	f001 fc0b 	bl	8003a64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800224e:	4b44      	ldr	r3, [pc, #272]	; (8002360 <HAL_I2C_MspInit+0x170>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	4a43      	ldr	r2, [pc, #268]	; (8002360 <HAL_I2C_MspInit+0x170>)
 8002254:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002258:	6413      	str	r3, [r2, #64]	; 0x40
 800225a:	4b41      	ldr	r3, [pc, #260]	; (8002360 <HAL_I2C_MspInit+0x170>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream5;
 8002266:	4b40      	ldr	r3, [pc, #256]	; (8002368 <HAL_I2C_MspInit+0x178>)
 8002268:	4a40      	ldr	r2, [pc, #256]	; (800236c <HAL_I2C_MspInit+0x17c>)
 800226a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800226c:	4b3e      	ldr	r3, [pc, #248]	; (8002368 <HAL_I2C_MspInit+0x178>)
 800226e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002272:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002274:	4b3c      	ldr	r3, [pc, #240]	; (8002368 <HAL_I2C_MspInit+0x178>)
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800227a:	4b3b      	ldr	r3, [pc, #236]	; (8002368 <HAL_I2C_MspInit+0x178>)
 800227c:	2200      	movs	r2, #0
 800227e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002280:	4b39      	ldr	r3, [pc, #228]	; (8002368 <HAL_I2C_MspInit+0x178>)
 8002282:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002286:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002288:	4b37      	ldr	r3, [pc, #220]	; (8002368 <HAL_I2C_MspInit+0x178>)
 800228a:	2200      	movs	r2, #0
 800228c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800228e:	4b36      	ldr	r3, [pc, #216]	; (8002368 <HAL_I2C_MspInit+0x178>)
 8002290:	2200      	movs	r2, #0
 8002292:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002294:	4b34      	ldr	r3, [pc, #208]	; (8002368 <HAL_I2C_MspInit+0x178>)
 8002296:	2200      	movs	r2, #0
 8002298:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800229a:	4b33      	ldr	r3, [pc, #204]	; (8002368 <HAL_I2C_MspInit+0x178>)
 800229c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022a0:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80022a2:	4b31      	ldr	r3, [pc, #196]	; (8002368 <HAL_I2C_MspInit+0x178>)
 80022a4:	2204      	movs	r2, #4
 80022a6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2c1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80022a8:	4b2f      	ldr	r3, [pc, #188]	; (8002368 <HAL_I2C_MspInit+0x178>)
 80022aa:	2203      	movs	r2, #3
 80022ac:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2c1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80022ae:	4b2e      	ldr	r3, [pc, #184]	; (8002368 <HAL_I2C_MspInit+0x178>)
 80022b0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80022b4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2c1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80022b6:	4b2c      	ldr	r3, [pc, #176]	; (8002368 <HAL_I2C_MspInit+0x178>)
 80022b8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80022bc:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80022be:	482a      	ldr	r0, [pc, #168]	; (8002368 <HAL_I2C_MspInit+0x178>)
 80022c0:	f001 f82c 	bl	800331c <HAL_DMA_Init>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <HAL_I2C_MspInit+0xde>
    {
      Error_Handler();
 80022ca:	f7ff ff25 	bl	8002118 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a25      	ldr	r2, [pc, #148]	; (8002368 <HAL_I2C_MspInit+0x178>)
 80022d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80022d4:	4a24      	ldr	r2, [pc, #144]	; (8002368 <HAL_I2C_MspInit+0x178>)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 80022da:	4b25      	ldr	r3, [pc, #148]	; (8002370 <HAL_I2C_MspInit+0x180>)
 80022dc:	4a25      	ldr	r2, [pc, #148]	; (8002374 <HAL_I2C_MspInit+0x184>)
 80022de:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 80022e0:	4b23      	ldr	r3, [pc, #140]	; (8002370 <HAL_I2C_MspInit+0x180>)
 80022e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022e6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022e8:	4b21      	ldr	r3, [pc, #132]	; (8002370 <HAL_I2C_MspInit+0x180>)
 80022ea:	2240      	movs	r2, #64	; 0x40
 80022ec:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ee:	4b20      	ldr	r3, [pc, #128]	; (8002370 <HAL_I2C_MspInit+0x180>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022f4:	4b1e      	ldr	r3, [pc, #120]	; (8002370 <HAL_I2C_MspInit+0x180>)
 80022f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022fa:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022fc:	4b1c      	ldr	r3, [pc, #112]	; (8002370 <HAL_I2C_MspInit+0x180>)
 80022fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002302:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002304:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <HAL_I2C_MspInit+0x180>)
 8002306:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800230a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800230c:	4b18      	ldr	r3, [pc, #96]	; (8002370 <HAL_I2C_MspInit+0x180>)
 800230e:	2200      	movs	r2, #0
 8002310:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002312:	4b17      	ldr	r3, [pc, #92]	; (8002370 <HAL_I2C_MspInit+0x180>)
 8002314:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002318:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800231a:	4b15      	ldr	r3, [pc, #84]	; (8002370 <HAL_I2C_MspInit+0x180>)
 800231c:	2204      	movs	r2, #4
 800231e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2c1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002320:	4b13      	ldr	r3, [pc, #76]	; (8002370 <HAL_I2C_MspInit+0x180>)
 8002322:	2203      	movs	r2, #3
 8002324:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2c1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002326:	4b12      	ldr	r3, [pc, #72]	; (8002370 <HAL_I2C_MspInit+0x180>)
 8002328:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800232c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2c1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800232e:	4b10      	ldr	r3, [pc, #64]	; (8002370 <HAL_I2C_MspInit+0x180>)
 8002330:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002334:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002336:	480e      	ldr	r0, [pc, #56]	; (8002370 <HAL_I2C_MspInit+0x180>)
 8002338:	f000 fff0 	bl	800331c <HAL_DMA_Init>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_I2C_MspInit+0x156>
    {
      Error_Handler();
 8002342:	f7ff fee9 	bl	8002118 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a09      	ldr	r2, [pc, #36]	; (8002370 <HAL_I2C_MspInit+0x180>)
 800234a:	639a      	str	r2, [r3, #56]	; 0x38
 800234c:	4a08      	ldr	r2, [pc, #32]	; (8002370 <HAL_I2C_MspInit+0x180>)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002352:	bf00      	nop
 8002354:	3728      	adds	r7, #40	; 0x28
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40005400 	.word	0x40005400
 8002360:	40023800 	.word	0x40023800
 8002364:	40020400 	.word	0x40020400
 8002368:	20000490 	.word	0x20000490
 800236c:	40026088 	.word	0x40026088
 8002370:	200001d0 	.word	0x200001d0
 8002374:	400260a0 	.word	0x400260a0

08002378 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08c      	sub	sp, #48	; 0x30
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002380:	f107 031c 	add.w	r3, r7, #28
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	60da      	str	r2, [r3, #12]
 800238e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a36      	ldr	r2, [pc, #216]	; (8002470 <HAL_TIM_Base_MspInit+0xf8>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d131      	bne.n	80023fe <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800239a:	4b36      	ldr	r3, [pc, #216]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 800239c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239e:	4a35      	ldr	r2, [pc, #212]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	6453      	str	r3, [r2, #68]	; 0x44
 80023a6:	4b33      	ldr	r3, [pc, #204]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 80023a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	61bb      	str	r3, [r7, #24]
 80023b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023b2:	4b30      	ldr	r3, [pc, #192]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	4a2f      	ldr	r2, [pc, #188]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 80023b8:	f043 0310 	orr.w	r3, r3, #16
 80023bc:	6313      	str	r3, [r2, #48]	; 0x30
 80023be:	4b2d      	ldr	r3, [pc, #180]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c2:	f003 0310 	and.w	r3, r3, #16
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	697b      	ldr	r3, [r7, #20]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13
 80023ca:	f44f 43d5 	mov.w	r3, #27264	; 0x6a80
 80023ce:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d0:	2302      	movs	r3, #2
 80023d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d8:	2300      	movs	r3, #0
 80023da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023dc:	2301      	movs	r3, #1
 80023de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023e0:	f107 031c 	add.w	r3, r7, #28
 80023e4:	4619      	mov	r1, r3
 80023e6:	4824      	ldr	r0, [pc, #144]	; (8002478 <HAL_TIM_Base_MspInit+0x100>)
 80023e8:	f001 fb3c 	bl	8003a64 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80023ec:	2200      	movs	r2, #0
 80023ee:	2100      	movs	r1, #0
 80023f0:	201b      	movs	r0, #27
 80023f2:	f000 ff5c 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80023f6:	201b      	movs	r0, #27
 80023f8:	f000 ff75 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80023fc:	e034      	b.n	8002468 <HAL_TIM_Base_MspInit+0xf0>
  else if(htim_base->Instance==TIM2)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002406:	d12f      	bne.n	8002468 <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002408:	4b1a      	ldr	r3, [pc, #104]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 800240a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240c:	4a19      	ldr	r2, [pc, #100]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	6413      	str	r3, [r2, #64]	; 0x40
 8002414:	4b17      	ldr	r3, [pc, #92]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 8002416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	613b      	str	r3, [r7, #16]
 800241e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002420:	4b14      	ldr	r3, [pc, #80]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 8002422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002424:	4a13      	ldr	r2, [pc, #76]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	6313      	str	r3, [r2, #48]	; 0x30
 800242c:	4b11      	ldr	r3, [pc, #68]	; (8002474 <HAL_TIM_Base_MspInit+0xfc>)
 800242e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002438:	2309      	movs	r3, #9
 800243a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243c:	2302      	movs	r3, #2
 800243e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002444:	2300      	movs	r3, #0
 8002446:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002448:	2301      	movs	r3, #1
 800244a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244c:	f107 031c 	add.w	r3, r7, #28
 8002450:	4619      	mov	r1, r3
 8002452:	480a      	ldr	r0, [pc, #40]	; (800247c <HAL_TIM_Base_MspInit+0x104>)
 8002454:	f001 fb06 	bl	8003a64 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002458:	2200      	movs	r2, #0
 800245a:	2100      	movs	r1, #0
 800245c:	201c      	movs	r0, #28
 800245e:	f000 ff26 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002462:	201c      	movs	r0, #28
 8002464:	f000 ff3f 	bl	80032e6 <HAL_NVIC_EnableIRQ>
}
 8002468:	bf00      	nop
 800246a:	3730      	adds	r7, #48	; 0x30
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40010000 	.word	0x40010000
 8002474:	40023800 	.word	0x40023800
 8002478:	40021000 	.word	0x40021000
 800247c:	40020000 	.word	0x40020000

08002480 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a0a      	ldr	r2, [pc, #40]	; (80024b8 <HAL_TIM_PWM_MspInit+0x38>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d10b      	bne.n	80024aa <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002492:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <HAL_TIM_PWM_MspInit+0x3c>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	4a09      	ldr	r2, [pc, #36]	; (80024bc <HAL_TIM_PWM_MspInit+0x3c>)
 8002498:	f043 0302 	orr.w	r3, r3, #2
 800249c:	6413      	str	r3, [r2, #64]	; 0x40
 800249e:	4b07      	ldr	r3, [pc, #28]	; (80024bc <HAL_TIM_PWM_MspInit+0x3c>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80024aa:	bf00      	nop
 80024ac:	3714      	adds	r7, #20
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40000400 	.word	0x40000400
 80024bc:	40023800 	.word	0x40023800

080024c0 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM4)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a88      	ldr	r2, [pc, #544]	; (80026f0 <HAL_TIM_OC_MspInit+0x230>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	f040 80be 	bne.w	8002650 <HAL_TIM_OC_MspInit+0x190>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024d4:	4b87      	ldr	r3, [pc, #540]	; (80026f4 <HAL_TIM_OC_MspInit+0x234>)
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	4a86      	ldr	r2, [pc, #536]	; (80026f4 <HAL_TIM_OC_MspInit+0x234>)
 80024da:	f043 0304 	orr.w	r3, r3, #4
 80024de:	6413      	str	r3, [r2, #64]	; 0x40
 80024e0:	4b84      	ldr	r3, [pc, #528]	; (80026f4 <HAL_TIM_OC_MspInit+0x234>)
 80024e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e4:	f003 0304 	and.w	r3, r3, #4
 80024e8:	60fb      	str	r3, [r7, #12]
 80024ea:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH1 Init */
    hdma_tim4_ch1.Instance = DMA1_Stream0;
 80024ec:	4b82      	ldr	r3, [pc, #520]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 80024ee:	4a83      	ldr	r2, [pc, #524]	; (80026fc <HAL_TIM_OC_MspInit+0x23c>)
 80024f0:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Channel = DMA_CHANNEL_2;
 80024f2:	4b81      	ldr	r3, [pc, #516]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 80024f4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80024f8:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024fa:	4b7f      	ldr	r3, [pc, #508]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 80024fc:	2240      	movs	r2, #64	; 0x40
 80024fe:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002500:	4b7d      	ldr	r3, [pc, #500]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002502:	2200      	movs	r2, #0
 8002504:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002506:	4b7c      	ldr	r3, [pc, #496]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002508:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800250c:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800250e:	4b7a      	ldr	r3, [pc, #488]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002510:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002514:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002516:	4b78      	ldr	r3, [pc, #480]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002518:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800251c:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_CIRCULAR;
 800251e:	4b76      	ldr	r3, [pc, #472]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002520:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002524:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002526:	4b74      	ldr	r3, [pc, #464]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002528:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800252c:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800252e:	4b72      	ldr	r3, [pc, #456]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002530:	2204      	movs	r2, #4
 8002532:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim4_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002534:	4b70      	ldr	r3, [pc, #448]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002536:	2203      	movs	r2, #3
 8002538:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim4_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
 800253a:	4b6f      	ldr	r3, [pc, #444]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 800253c:	2200      	movs	r2, #0
 800253e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim4_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002540:	4b6d      	ldr	r3, [pc, #436]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002542:	2200      	movs	r2, #0
 8002544:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 8002546:	486c      	ldr	r0, [pc, #432]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 8002548:	f000 fee8 	bl	800331c <HAL_DMA_Init>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <HAL_TIM_OC_MspInit+0x96>
    {
      Error_Handler();
 8002552:	f7ff fde1 	bl	8002118 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a67      	ldr	r2, [pc, #412]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 800255a:	625a      	str	r2, [r3, #36]	; 0x24
 800255c:	4a66      	ldr	r2, [pc, #408]	; (80026f8 <HAL_TIM_OC_MspInit+0x238>)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM4_CH2 Init */
    hdma_tim4_ch2.Instance = DMA1_Stream3;
 8002562:	4b67      	ldr	r3, [pc, #412]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 8002564:	4a67      	ldr	r2, [pc, #412]	; (8002704 <HAL_TIM_OC_MspInit+0x244>)
 8002566:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch2.Init.Channel = DMA_CHANNEL_2;
 8002568:	4b65      	ldr	r3, [pc, #404]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 800256a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800256e:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002570:	4b63      	ldr	r3, [pc, #396]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 8002572:	2240      	movs	r2, #64	; 0x40
 8002574:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002576:	4b62      	ldr	r3, [pc, #392]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 8002578:	2200      	movs	r2, #0
 800257a:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800257c:	4b60      	ldr	r3, [pc, #384]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 800257e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002582:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002584:	4b5e      	ldr	r3, [pc, #376]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 8002586:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800258a:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800258c:	4b5c      	ldr	r3, [pc, #368]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 800258e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002592:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch2.Init.Mode = DMA_CIRCULAR;
 8002594:	4b5a      	ldr	r3, [pc, #360]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 8002596:	f44f 7280 	mov.w	r2, #256	; 0x100
 800259a:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800259c:	4b58      	ldr	r3, [pc, #352]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 800259e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80025a2:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80025a4:	4b56      	ldr	r3, [pc, #344]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 80025a6:	2204      	movs	r2, #4
 80025a8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim4_ch2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80025aa:	4b55      	ldr	r3, [pc, #340]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 80025ac:	2203      	movs	r2, #3
 80025ae:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim4_ch2.Init.MemBurst = DMA_MBURST_SINGLE;
 80025b0:	4b53      	ldr	r3, [pc, #332]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim4_ch2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80025b6:	4b52      	ldr	r3, [pc, #328]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 80025bc:	4850      	ldr	r0, [pc, #320]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 80025be:	f000 fead 	bl	800331c <HAL_DMA_Init>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <HAL_TIM_OC_MspInit+0x10c>
    {
      Error_Handler();
 80025c8:	f7ff fda6 	bl	8002118 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a4c      	ldr	r2, [pc, #304]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 80025d0:	629a      	str	r2, [r3, #40]	; 0x28
 80025d2:	4a4b      	ldr	r2, [pc, #300]	; (8002700 <HAL_TIM_OC_MspInit+0x240>)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Stream7;
 80025d8:	4b4b      	ldr	r3, [pc, #300]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 80025da:	4a4c      	ldr	r2, [pc, #304]	; (800270c <HAL_TIM_OC_MspInit+0x24c>)
 80025dc:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 80025de:	4b4a      	ldr	r3, [pc, #296]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 80025e0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80025e4:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025e6:	4b48      	ldr	r3, [pc, #288]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 80025e8:	2240      	movs	r2, #64	; 0x40
 80025ea:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ec:	4b46      	ldr	r3, [pc, #280]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80025f2:	4b45      	ldr	r3, [pc, #276]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 80025f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025f8:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025fa:	4b43      	ldr	r3, [pc, #268]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 80025fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002600:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002602:	4b41      	ldr	r3, [pc, #260]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 8002604:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002608:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_CIRCULAR;
 800260a:	4b3f      	ldr	r3, [pc, #252]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 800260c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002610:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002612:	4b3d      	ldr	r3, [pc, #244]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 8002614:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002618:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800261a:	4b3b      	ldr	r3, [pc, #236]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 800261c:	2204      	movs	r2, #4
 800261e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim4_ch3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002620:	4b39      	ldr	r3, [pc, #228]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 8002622:	2203      	movs	r2, #3
 8002624:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim4_ch3.Init.MemBurst = DMA_MBURST_SINGLE;
 8002626:	4b38      	ldr	r3, [pc, #224]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 8002628:	2200      	movs	r2, #0
 800262a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim4_ch3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800262c:	4b36      	ldr	r3, [pc, #216]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 800262e:	2200      	movs	r2, #0
 8002630:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8002632:	4835      	ldr	r0, [pc, #212]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 8002634:	f000 fe72 	bl	800331c <HAL_DMA_Init>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_TIM_OC_MspInit+0x182>
    {
      Error_Handler();
 800263e:	f7ff fd6b 	bl	8002118 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a30      	ldr	r2, [pc, #192]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 8002646:	62da      	str	r2, [r3, #44]	; 0x2c
 8002648:	4a2f      	ldr	r2, [pc, #188]	; (8002708 <HAL_TIM_OC_MspInit+0x248>)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800264e:	e04b      	b.n	80026e8 <HAL_TIM_OC_MspInit+0x228>
  else if(htim_oc->Instance==TIM5)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a2e      	ldr	r2, [pc, #184]	; (8002710 <HAL_TIM_OC_MspInit+0x250>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d146      	bne.n	80026e8 <HAL_TIM_OC_MspInit+0x228>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800265a:	4b26      	ldr	r3, [pc, #152]	; (80026f4 <HAL_TIM_OC_MspInit+0x234>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	4a25      	ldr	r2, [pc, #148]	; (80026f4 <HAL_TIM_OC_MspInit+0x234>)
 8002660:	f043 0308 	orr.w	r3, r3, #8
 8002664:	6413      	str	r3, [r2, #64]	; 0x40
 8002666:	4b23      	ldr	r3, [pc, #140]	; (80026f4 <HAL_TIM_OC_MspInit+0x234>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 8002672:	4b28      	ldr	r3, [pc, #160]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 8002674:	4a28      	ldr	r2, [pc, #160]	; (8002718 <HAL_TIM_OC_MspInit+0x258>)
 8002676:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Channel = DMA_CHANNEL_6;
 8002678:	4b26      	ldr	r3, [pc, #152]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 800267a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800267e:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002680:	4b24      	ldr	r3, [pc, #144]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 8002682:	2240      	movs	r2, #64	; 0x40
 8002684:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002686:	4b23      	ldr	r3, [pc, #140]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 8002688:	2200      	movs	r2, #0
 800268a:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800268c:	4b21      	ldr	r3, [pc, #132]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 800268e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002692:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002694:	4b1f      	ldr	r3, [pc, #124]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 8002696:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800269a:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800269c:	4b1d      	ldr	r3, [pc, #116]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 800269e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026a2:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 80026a4:	4b1b      	ldr	r3, [pc, #108]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 80026a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026aa:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80026ac:	4b19      	ldr	r3, [pc, #100]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 80026ae:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80026b2:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80026b4:	4b17      	ldr	r3, [pc, #92]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 80026b6:	2204      	movs	r2, #4
 80026b8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim5_ch2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80026ba:	4b16      	ldr	r3, [pc, #88]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 80026bc:	2203      	movs	r2, #3
 80026be:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim5_ch2.Init.MemBurst = DMA_MBURST_SINGLE;
 80026c0:	4b14      	ldr	r3, [pc, #80]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim5_ch2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80026c6:	4b13      	ldr	r3, [pc, #76]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 80026cc:	4811      	ldr	r0, [pc, #68]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 80026ce:	f000 fe25 	bl	800331c <HAL_DMA_Init>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <HAL_TIM_OC_MspInit+0x21c>
      Error_Handler();
 80026d8:	f7ff fd1e 	bl	8002118 <Error_Handler>
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4a0d      	ldr	r2, [pc, #52]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 80026e0:	629a      	str	r2, [r3, #40]	; 0x28
 80026e2:	4a0c      	ldr	r2, [pc, #48]	; (8002714 <HAL_TIM_OC_MspInit+0x254>)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80026e8:	bf00      	nop
 80026ea:	3710      	adds	r7, #16
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40000800 	.word	0x40000800
 80026f4:	40023800 	.word	0x40023800
 80026f8:	20000530 	.word	0x20000530
 80026fc:	40026010 	.word	0x40026010
 8002700:	200000a0 	.word	0x200000a0
 8002704:	40026058 	.word	0x40026058
 8002708:	200003f0 	.word	0x200003f0
 800270c:	400260b8 	.word	0x400260b8
 8002710:	40000c00 	.word	0x40000c00
 8002714:	20000390 	.word	0x20000390
 8002718:	40026070 	.word	0x40026070

0800271c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08c      	sub	sp, #48	; 0x30
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002724:	f107 031c 	add.w	r3, r7, #28
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	60da      	str	r2, [r3, #12]
 8002732:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a50      	ldr	r2, [pc, #320]	; (800287c <HAL_TIM_MspPostInit+0x160>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d155      	bne.n	80027ea <HAL_TIM_MspPostInit+0xce>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800273e:	4b50      	ldr	r3, [pc, #320]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	4a4f      	ldr	r2, [pc, #316]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	6313      	str	r3, [r2, #48]	; 0x30
 800274a:	4b4d      	ldr	r3, [pc, #308]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	61bb      	str	r3, [r7, #24]
 8002754:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002756:	4b4a      	ldr	r3, [pc, #296]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	4a49      	ldr	r2, [pc, #292]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 800275c:	f043 0302 	orr.w	r3, r3, #2
 8002760:	6313      	str	r3, [r2, #48]	; 0x30
 8002762:	4b47      	ldr	r3, [pc, #284]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	617b      	str	r3, [r7, #20]
 800276c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800276e:	4b44      	ldr	r3, [pc, #272]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002772:	4a43      	ldr	r2, [pc, #268]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 8002774:	f043 0304 	orr.w	r3, r3, #4
 8002778:	6313      	str	r3, [r2, #48]	; 0x30
 800277a:	4b41      	ldr	r3, [pc, #260]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	693b      	ldr	r3, [r7, #16]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = TIM_3_CH1_MOTOR_1_Pin|TIM_3_CH1_MOTOR_2_Pin;
 8002786:	23c0      	movs	r3, #192	; 0xc0
 8002788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278a:	2302      	movs	r3, #2
 800278c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002792:	2300      	movs	r3, #0
 8002794:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002796:	2302      	movs	r3, #2
 8002798:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279a:	f107 031c 	add.w	r3, r7, #28
 800279e:	4619      	mov	r1, r3
 80027a0:	4838      	ldr	r0, [pc, #224]	; (8002884 <HAL_TIM_MspPostInit+0x168>)
 80027a2:	f001 f95f 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM_3_CH1_MOTOR_3_Pin;
 80027a6:	2301      	movs	r3, #1
 80027a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027aa:	2302      	movs	r3, #2
 80027ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b2:	2300      	movs	r3, #0
 80027b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027b6:	2302      	movs	r3, #2
 80027b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM_3_CH1_MOTOR_3_GPIO_Port, &GPIO_InitStruct);
 80027ba:	f107 031c 	add.w	r3, r7, #28
 80027be:	4619      	mov	r1, r3
 80027c0:	4831      	ldr	r0, [pc, #196]	; (8002888 <HAL_TIM_MspPostInit+0x16c>)
 80027c2:	f001 f94f 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM_3_CH1_MOTOR_4_Pin;
 80027c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027cc:	2302      	movs	r3, #2
 80027ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d4:	2300      	movs	r3, #0
 80027d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027d8:	2302      	movs	r3, #2
 80027da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM_3_CH1_MOTOR_4_GPIO_Port, &GPIO_InitStruct);
 80027dc:	f107 031c 	add.w	r3, r7, #28
 80027e0:	4619      	mov	r1, r3
 80027e2:	482a      	ldr	r0, [pc, #168]	; (800288c <HAL_TIM_MspPostInit+0x170>)
 80027e4:	f001 f93e 	bl	8003a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80027e8:	e043      	b.n	8002872 <HAL_TIM_MspPostInit+0x156>
  else if(htim->Instance==TIM4)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a28      	ldr	r2, [pc, #160]	; (8002890 <HAL_TIM_MspPostInit+0x174>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d11d      	bne.n	8002830 <HAL_TIM_MspPostInit+0x114>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027f4:	4b22      	ldr	r3, [pc, #136]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 80027f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f8:	4a21      	ldr	r2, [pc, #132]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 80027fa:	f043 0308 	orr.w	r3, r3, #8
 80027fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002800:	4b1f      	ldr	r3, [pc, #124]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 8002802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002804:	f003 0308 	and.w	r3, r3, #8
 8002808:	60fb      	str	r3, [r7, #12]
 800280a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_DMA_LATCH_Pin|TIM4_CH2_MOTOR_1_Pin|GPIO_PIN_14;
 800280c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002810:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002812:	2302      	movs	r3, #2
 8002814:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002816:	2300      	movs	r3, #0
 8002818:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281a:	2300      	movs	r3, #0
 800281c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800281e:	2302      	movs	r3, #2
 8002820:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002822:	f107 031c 	add.w	r3, r7, #28
 8002826:	4619      	mov	r1, r3
 8002828:	481a      	ldr	r0, [pc, #104]	; (8002894 <HAL_TIM_MspPostInit+0x178>)
 800282a:	f001 f91b 	bl	8003a64 <HAL_GPIO_Init>
}
 800282e:	e020      	b.n	8002872 <HAL_TIM_MspPostInit+0x156>
  else if(htim->Instance==TIM5)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a18      	ldr	r2, [pc, #96]	; (8002898 <HAL_TIM_MspPostInit+0x17c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d11b      	bne.n	8002872 <HAL_TIM_MspPostInit+0x156>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800283a:	4b11      	ldr	r3, [pc, #68]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	4a10      	ldr	r2, [pc, #64]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	6313      	str	r3, [r2, #48]	; 0x30
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <HAL_TIM_MspPostInit+0x164>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	60bb      	str	r3, [r7, #8]
 8002850:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002852:	2302      	movs	r3, #2
 8002854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002856:	2302      	movs	r3, #2
 8002858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	2300      	movs	r3, #0
 800285c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285e:	2300      	movs	r3, #0
 8002860:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002862:	2302      	movs	r3, #2
 8002864:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002866:	f107 031c 	add.w	r3, r7, #28
 800286a:	4619      	mov	r1, r3
 800286c:	4805      	ldr	r0, [pc, #20]	; (8002884 <HAL_TIM_MspPostInit+0x168>)
 800286e:	f001 f8f9 	bl	8003a64 <HAL_GPIO_Init>
}
 8002872:	bf00      	nop
 8002874:	3730      	adds	r7, #48	; 0x30
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40000400 	.word	0x40000400
 8002880:	40023800 	.word	0x40023800
 8002884:	40020000 	.word	0x40020000
 8002888:	40020400 	.word	0x40020400
 800288c:	40020800 	.word	0x40020800
 8002890:	40000800 	.word	0x40000800
 8002894:	40020c00 	.word	0x40020c00
 8002898:	40000c00 	.word	0x40000c00

0800289c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	; 0x28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a4:	f107 0314 	add.w	r3, r7, #20
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a1b      	ldr	r2, [pc, #108]	; (8002928 <HAL_UART_MspInit+0x8c>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d130      	bne.n	8002920 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80028be:	4b1b      	ldr	r3, [pc, #108]	; (800292c <HAL_UART_MspInit+0x90>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	4a1a      	ldr	r2, [pc, #104]	; (800292c <HAL_UART_MspInit+0x90>)
 80028c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028c8:	6413      	str	r3, [r2, #64]	; 0x40
 80028ca:	4b18      	ldr	r3, [pc, #96]	; (800292c <HAL_UART_MspInit+0x90>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028d6:	4b15      	ldr	r3, [pc, #84]	; (800292c <HAL_UART_MspInit+0x90>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	4a14      	ldr	r2, [pc, #80]	; (800292c <HAL_UART_MspInit+0x90>)
 80028dc:	f043 0308 	orr.w	r3, r3, #8
 80028e0:	6313      	str	r3, [r2, #48]	; 0x30
 80028e2:	4b12      	ldr	r3, [pc, #72]	; (800292c <HAL_UART_MspInit+0x90>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	f003 0308 	and.w	r3, r3, #8
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80028ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80028f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f4:	2302      	movs	r3, #2
 80028f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fc:	2303      	movs	r3, #3
 80028fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002900:	2307      	movs	r3, #7
 8002902:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002904:	f107 0314 	add.w	r3, r7, #20
 8002908:	4619      	mov	r1, r3
 800290a:	4809      	ldr	r0, [pc, #36]	; (8002930 <HAL_UART_MspInit+0x94>)
 800290c:	f001 f8aa 	bl	8003a64 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002910:	2200      	movs	r2, #0
 8002912:	2100      	movs	r1, #0
 8002914:	2027      	movs	r0, #39	; 0x27
 8002916:	f000 fcca 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800291a:	2027      	movs	r0, #39	; 0x27
 800291c:	f000 fce3 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002920:	bf00      	nop
 8002922:	3728      	adds	r7, #40	; 0x28
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40004800 	.word	0x40004800
 800292c:	40023800 	.word	0x40023800
 8002930:	40020c00 	.word	0x40020c00

08002934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002942:	b480      	push	{r7}
 8002944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002946:	e7fe      	b.n	8002946 <HardFault_Handler+0x4>

08002948 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800294c:	e7fe      	b.n	800294c <MemManage_Handler+0x4>

0800294e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002952:	e7fe      	b.n	8002952 <BusFault_Handler+0x4>

08002954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002958:	e7fe      	b.n	8002958 <UsageFault_Handler+0x4>

0800295a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800295a:	b480      	push	{r7}
 800295c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002988:	f000 f90e 	bl	8002ba8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800298c:	bf00      	nop
 800298e:	bd80      	pop	{r7, pc}

08002990 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8002994:	4802      	ldr	r0, [pc, #8]	; (80029a0 <DMA1_Stream0_IRQHandler+0x10>)
 8002996:	f000 fdf1 	bl	800357c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000530 	.word	0x20000530

080029a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 80029a8:	4802      	ldr	r0, [pc, #8]	; (80029b4 <DMA1_Stream3_IRQHandler+0x10>)
 80029aa:	f000 fde7 	bl	800357c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80029ae:	bf00      	nop
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	200000a0 	.word	0x200000a0

080029b8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 80029bc:	4802      	ldr	r0, [pc, #8]	; (80029c8 <DMA1_Stream4_IRQHandler+0x10>)
 80029be:	f000 fddd 	bl	800357c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000390 	.word	0x20000390

080029cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80029d0:	4802      	ldr	r0, [pc, #8]	; (80029dc <DMA1_Stream5_IRQHandler+0x10>)
 80029d2:	f000 fdd3 	bl	800357c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80029d6:	bf00      	nop
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20000490 	.word	0x20000490

080029e0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80029e4:	4802      	ldr	r0, [pc, #8]	; (80029f0 <DMA1_Stream6_IRQHandler+0x10>)
 80029e6:	f000 fdc9 	bl	800357c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	200001d0 	.word	0x200001d0

080029f4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80029f8:	4802      	ldr	r0, [pc, #8]	; (8002a04 <TIM1_CC_IRQHandler+0x10>)
 80029fa:	f003 ff63 	bl	80068c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	20000450 	.word	0x20000450

08002a08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a0c:	4802      	ldr	r0, [pc, #8]	; (8002a18 <TIM2_IRQHandler+0x10>)
 8002a0e:	f003 ff59 	bl	80068c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	200004f0 	.word	0x200004f0

08002a1c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002a20:	4802      	ldr	r0, [pc, #8]	; (8002a2c <USART3_IRQHandler+0x10>)
 8002a22:	f005 fa9b 	bl	8007f5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000140 	.word	0x20000140

08002a30 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8002a34:	4802      	ldr	r0, [pc, #8]	; (8002a40 <DMA1_Stream7_IRQHandler+0x10>)
 8002a36:	f000 fda1 	bl	800357c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	200003f0 	.word	0x200003f0

08002a44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a4c:	4a14      	ldr	r2, [pc, #80]	; (8002aa0 <_sbrk+0x5c>)
 8002a4e:	4b15      	ldr	r3, [pc, #84]	; (8002aa4 <_sbrk+0x60>)
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a58:	4b13      	ldr	r3, [pc, #76]	; (8002aa8 <_sbrk+0x64>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d102      	bne.n	8002a66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a60:	4b11      	ldr	r3, [pc, #68]	; (8002aa8 <_sbrk+0x64>)
 8002a62:	4a12      	ldr	r2, [pc, #72]	; (8002aac <_sbrk+0x68>)
 8002a64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a66:	4b10      	ldr	r3, [pc, #64]	; (8002aa8 <_sbrk+0x64>)
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d207      	bcs.n	8002a84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a74:	f006 f91a 	bl	8008cac <__errno>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	230c      	movs	r3, #12
 8002a7c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a82:	e009      	b.n	8002a98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a84:	4b08      	ldr	r3, [pc, #32]	; (8002aa8 <_sbrk+0x64>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a8a:	4b07      	ldr	r3, [pc, #28]	; (8002aa8 <_sbrk+0x64>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4413      	add	r3, r2
 8002a92:	4a05      	ldr	r2, [pc, #20]	; (8002aa8 <_sbrk+0x64>)
 8002a94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a96:	68fb      	ldr	r3, [r7, #12]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3718      	adds	r7, #24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	20040000 	.word	0x20040000
 8002aa4:	00000400 	.word	0x00000400
 8002aa8:	20000094 	.word	0x20000094
 8002aac:	200005a0 	.word	0x200005a0

08002ab0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ab4:	4b08      	ldr	r3, [pc, #32]	; (8002ad8 <SystemInit+0x28>)
 8002ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aba:	4a07      	ldr	r2, [pc, #28]	; (8002ad8 <SystemInit+0x28>)
 8002abc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ac0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ac4:	4b04      	ldr	r3, [pc, #16]	; (8002ad8 <SystemInit+0x28>)
 8002ac6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002aca:	609a      	str	r2, [r3, #8]
#endif

}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002adc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b14 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002ae0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002ae2:	e003      	b.n	8002aec <LoopCopyDataInit>

08002ae4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ae4:	4b0c      	ldr	r3, [pc, #48]	; (8002b18 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002ae6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ae8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002aea:	3104      	adds	r1, #4

08002aec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002aec:	480b      	ldr	r0, [pc, #44]	; (8002b1c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002aee:	4b0c      	ldr	r3, [pc, #48]	; (8002b20 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002af0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002af2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002af4:	d3f6      	bcc.n	8002ae4 <CopyDataInit>
  ldr  r2, =_sbss
 8002af6:	4a0b      	ldr	r2, [pc, #44]	; (8002b24 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002af8:	e002      	b.n	8002b00 <LoopFillZerobss>

08002afa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002afa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002afc:	f842 3b04 	str.w	r3, [r2], #4

08002b00 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002b00:	4b09      	ldr	r3, [pc, #36]	; (8002b28 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002b02:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002b04:	d3f9      	bcc.n	8002afa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b06:	f7ff ffd3 	bl	8002ab0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b0a:	f006 f8d5 	bl	8008cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b0e:	f7fe fd1b 	bl	8001548 <main>
  bx  lr    
 8002b12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b14:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8002b18:	080095c4 	.word	0x080095c4
  ldr  r0, =_sdata
 8002b1c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002b20:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8002b24:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8002b28:	200005a0 	.word	0x200005a0

08002b2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b2c:	e7fe      	b.n	8002b2c <ADC_IRQHandler>

08002b2e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b32:	2003      	movs	r0, #3
 8002b34:	f000 fbb0 	bl	8003298 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b38:	2000      	movs	r0, #0
 8002b3a:	f000 f805 	bl	8002b48 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002b3e:	f7ff faf3 	bl	8002128 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b50:	4b12      	ldr	r3, [pc, #72]	; (8002b9c <HAL_InitTick+0x54>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	4b12      	ldr	r3, [pc, #72]	; (8002ba0 <HAL_InitTick+0x58>)
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b66:	4618      	mov	r0, r3
 8002b68:	f000 fbcb 	bl	8003302 <HAL_SYSTICK_Config>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e00e      	b.n	8002b94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b0f      	cmp	r3, #15
 8002b7a:	d80a      	bhi.n	8002b92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	6879      	ldr	r1, [r7, #4]
 8002b80:	f04f 30ff 	mov.w	r0, #4294967295
 8002b84:	f000 fb93 	bl	80032ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b88:	4a06      	ldr	r2, [pc, #24]	; (8002ba4 <HAL_InitTick+0x5c>)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	e000      	b.n	8002b94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3708      	adds	r7, #8
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20000004 	.word	0x20000004
 8002ba0:	2000000c 	.word	0x2000000c
 8002ba4:	20000008 	.word	0x20000008

08002ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bac:	4b06      	ldr	r3, [pc, #24]	; (8002bc8 <HAL_IncTick+0x20>)
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	4b06      	ldr	r3, [pc, #24]	; (8002bcc <HAL_IncTick+0x24>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	4a04      	ldr	r2, [pc, #16]	; (8002bcc <HAL_IncTick+0x24>)
 8002bba:	6013      	str	r3, [r2, #0]
}
 8002bbc:	bf00      	nop
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	2000000c 	.word	0x2000000c
 8002bcc:	20000598 	.word	0x20000598

08002bd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  return uwTick;
 8002bd4:	4b03      	ldr	r3, [pc, #12]	; (8002be4 <HAL_GetTick+0x14>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	20000598 	.word	0x20000598

08002be8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e031      	b.n	8002c62 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d109      	bne.n	8002c1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f7ff fab2 	bl	8002170 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	f003 0310 	and.w	r3, r3, #16
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d116      	bne.n	8002c54 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c2a:	4b10      	ldr	r3, [pc, #64]	; (8002c6c <HAL_ADC_Init+0x84>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	f043 0202 	orr.w	r2, r3, #2
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f964 	bl	8002f04 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	f023 0303 	bic.w	r3, r3, #3
 8002c4a:	f043 0201 	orr.w	r2, r3, #1
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	641a      	str	r2, [r3, #64]	; 0x40
 8002c52:	e001      	b.n	8002c58 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3710      	adds	r7, #16
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	ffffeefd 	.word	0xffffeefd

08002c70 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x1c>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e12a      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x272>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b09      	cmp	r3, #9
 8002c9a:	d93a      	bls.n	8002d12 <HAL_ADC_ConfigChannel+0xa2>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ca4:	d035      	beq.n	8002d12 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68d9      	ldr	r1, [r3, #12]
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	4413      	add	r3, r2
 8002cba:	3b1e      	subs	r3, #30
 8002cbc:	2207      	movs	r2, #7
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	43da      	mvns	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	400a      	ands	r2, r1
 8002cca:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a87      	ldr	r2, [pc, #540]	; (8002ef0 <HAL_ADC_ConfigChannel+0x280>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d10a      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68d9      	ldr	r1, [r3, #12]
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	061a      	lsls	r2, r3, #24
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cea:	e035      	b.n	8002d58 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68d9      	ldr	r1, [r3, #12]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	4603      	mov	r3, r0
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	4403      	add	r3, r0
 8002d04:	3b1e      	subs	r3, #30
 8002d06:	409a      	lsls	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d10:	e022      	b.n	8002d58 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6919      	ldr	r1, [r3, #16]
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	461a      	mov	r2, r3
 8002d20:	4613      	mov	r3, r2
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4413      	add	r3, r2
 8002d26:	2207      	movs	r2, #7
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	43da      	mvns	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	400a      	ands	r2, r1
 8002d34:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6919      	ldr	r1, [r3, #16]
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	4618      	mov	r0, r3
 8002d48:	4603      	mov	r3, r0
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	4403      	add	r3, r0
 8002d4e:	409a      	lsls	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b06      	cmp	r3, #6
 8002d5e:	d824      	bhi.n	8002daa <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4413      	add	r3, r2
 8002d70:	3b05      	subs	r3, #5
 8002d72:	221f      	movs	r2, #31
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43da      	mvns	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	400a      	ands	r2, r1
 8002d80:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	4618      	mov	r0, r3
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	3b05      	subs	r3, #5
 8002d9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	430a      	orrs	r2, r1
 8002da6:	635a      	str	r2, [r3, #52]	; 0x34
 8002da8:	e04c      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b0c      	cmp	r3, #12
 8002db0:	d824      	bhi.n	8002dfc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	3b23      	subs	r3, #35	; 0x23
 8002dc4:	221f      	movs	r2, #31
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43da      	mvns	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	400a      	ands	r2, r1
 8002dd2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	4618      	mov	r0, r3
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	4613      	mov	r3, r2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	4413      	add	r3, r2
 8002dec:	3b23      	subs	r3, #35	; 0x23
 8002dee:	fa00 f203 	lsl.w	r2, r0, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	631a      	str	r2, [r3, #48]	; 0x30
 8002dfa:	e023      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685a      	ldr	r2, [r3, #4]
 8002e06:	4613      	mov	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	4413      	add	r3, r2
 8002e0c:	3b41      	subs	r3, #65	; 0x41
 8002e0e:	221f      	movs	r2, #31
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	43da      	mvns	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	400a      	ands	r2, r1
 8002e1c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685a      	ldr	r2, [r3, #4]
 8002e30:	4613      	mov	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	4413      	add	r3, r2
 8002e36:	3b41      	subs	r3, #65	; 0x41
 8002e38:	fa00 f203 	lsl.w	r2, r0, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a2a      	ldr	r2, [pc, #168]	; (8002ef4 <HAL_ADC_ConfigChannel+0x284>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d10a      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x1f4>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e56:	d105      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002e58:	4b27      	ldr	r3, [pc, #156]	; (8002ef8 <HAL_ADC_ConfigChannel+0x288>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	4a26      	ldr	r2, [pc, #152]	; (8002ef8 <HAL_ADC_ConfigChannel+0x288>)
 8002e5e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002e62:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a22      	ldr	r2, [pc, #136]	; (8002ef4 <HAL_ADC_ConfigChannel+0x284>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d109      	bne.n	8002e82 <HAL_ADC_ConfigChannel+0x212>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2b12      	cmp	r3, #18
 8002e74:	d105      	bne.n	8002e82 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002e76:	4b20      	ldr	r3, [pc, #128]	; (8002ef8 <HAL_ADC_ConfigChannel+0x288>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	4a1f      	ldr	r2, [pc, #124]	; (8002ef8 <HAL_ADC_ConfigChannel+0x288>)
 8002e7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e80:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a1b      	ldr	r2, [pc, #108]	; (8002ef4 <HAL_ADC_ConfigChannel+0x284>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d125      	bne.n	8002ed8 <HAL_ADC_ConfigChannel+0x268>
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a17      	ldr	r2, [pc, #92]	; (8002ef0 <HAL_ADC_ConfigChannel+0x280>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d003      	beq.n	8002e9e <HAL_ADC_ConfigChannel+0x22e>
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2b11      	cmp	r3, #17
 8002e9c:	d11c      	bne.n	8002ed8 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002e9e:	4b16      	ldr	r3, [pc, #88]	; (8002ef8 <HAL_ADC_ConfigChannel+0x288>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	4a15      	ldr	r2, [pc, #84]	; (8002ef8 <HAL_ADC_ConfigChannel+0x288>)
 8002ea4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002ea8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a10      	ldr	r2, [pc, #64]	; (8002ef0 <HAL_ADC_ConfigChannel+0x280>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d111      	bne.n	8002ed8 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002eb4:	4b11      	ldr	r3, [pc, #68]	; (8002efc <HAL_ADC_ConfigChannel+0x28c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a11      	ldr	r2, [pc, #68]	; (8002f00 <HAL_ADC_ConfigChannel+0x290>)
 8002eba:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebe:	0c9a      	lsrs	r2, r3, #18
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	4413      	add	r3, r2
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002eca:	e002      	b.n	8002ed2 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1f9      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3714      	adds	r7, #20
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	10000012 	.word	0x10000012
 8002ef4:	40012000 	.word	0x40012000
 8002ef8:	40012300 	.word	0x40012300
 8002efc:	20000004 	.word	0x20000004
 8002f00:	431bde83 	.word	0x431bde83

08002f04 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002f0c:	4b78      	ldr	r3, [pc, #480]	; (80030f0 <ADC_Init+0x1ec>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	4a77      	ldr	r2, [pc, #476]	; (80030f0 <ADC_Init+0x1ec>)
 8002f12:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002f16:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002f18:	4b75      	ldr	r3, [pc, #468]	; (80030f0 <ADC_Init+0x1ec>)
 8002f1a:	685a      	ldr	r2, [r3, #4]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	4973      	ldr	r1, [pc, #460]	; (80030f0 <ADC_Init+0x1ec>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6859      	ldr	r1, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	021a      	lsls	r2, r3, #8
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6859      	ldr	r1, [r3, #4]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689a      	ldr	r2, [r3, #8]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6899      	ldr	r1, [r3, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	68da      	ldr	r2, [r3, #12]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f92:	4a58      	ldr	r2, [pc, #352]	; (80030f4 <ADC_Init+0x1f0>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d022      	beq.n	8002fde <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fa6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6899      	ldr	r1, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	6899      	ldr	r1, [r3, #8]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	609a      	str	r2, [r3, #8]
 8002fdc:	e00f      	b.n	8002ffe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ffc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f022 0202 	bic.w	r2, r2, #2
 800300c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6899      	ldr	r1, [r3, #8]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	005a      	lsls	r2, r3, #1
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d01b      	beq.n	8003064 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685a      	ldr	r2, [r3, #4]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800303a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800304a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6859      	ldr	r1, [r3, #4]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003056:	3b01      	subs	r3, #1
 8003058:	035a      	lsls	r2, r3, #13
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	605a      	str	r2, [r3, #4]
 8003062:	e007      	b.n	8003074 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003072:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003082:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	3b01      	subs	r3, #1
 8003090:	051a      	lsls	r2, r3, #20
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80030a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6899      	ldr	r1, [r3, #8]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030b6:	025a      	lsls	r2, r3, #9
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6899      	ldr	r1, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	029a      	lsls	r2, r3, #10
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	609a      	str	r2, [r3, #8]
}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	40012300 	.word	0x40012300
 80030f4:	0f000001 	.word	0x0f000001

080030f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003108:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <__NVIC_SetPriorityGrouping+0x40>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003114:	4013      	ands	r3, r2
 8003116:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003120:	4b06      	ldr	r3, [pc, #24]	; (800313c <__NVIC_SetPriorityGrouping+0x44>)
 8003122:	4313      	orrs	r3, r2
 8003124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003126:	4a04      	ldr	r2, [pc, #16]	; (8003138 <__NVIC_SetPriorityGrouping+0x40>)
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	60d3      	str	r3, [r2, #12]
}
 800312c:	bf00      	nop
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr
 8003138:	e000ed00 	.word	0xe000ed00
 800313c:	05fa0000 	.word	0x05fa0000

08003140 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003144:	4b04      	ldr	r3, [pc, #16]	; (8003158 <__NVIC_GetPriorityGrouping+0x18>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	0a1b      	lsrs	r3, r3, #8
 800314a:	f003 0307 	and.w	r3, r3, #7
}
 800314e:	4618      	mov	r0, r3
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	e000ed00 	.word	0xe000ed00

0800315c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316a:	2b00      	cmp	r3, #0
 800316c:	db0b      	blt.n	8003186 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	f003 021f 	and.w	r2, r3, #31
 8003174:	4907      	ldr	r1, [pc, #28]	; (8003194 <__NVIC_EnableIRQ+0x38>)
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	095b      	lsrs	r3, r3, #5
 800317c:	2001      	movs	r0, #1
 800317e:	fa00 f202 	lsl.w	r2, r0, r2
 8003182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	e000e100 	.word	0xe000e100

08003198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	6039      	str	r1, [r7, #0]
 80031a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	db0a      	blt.n	80031c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	490c      	ldr	r1, [pc, #48]	; (80031e4 <__NVIC_SetPriority+0x4c>)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	0112      	lsls	r2, r2, #4
 80031b8:	b2d2      	uxtb	r2, r2
 80031ba:	440b      	add	r3, r1
 80031bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c0:	e00a      	b.n	80031d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	4908      	ldr	r1, [pc, #32]	; (80031e8 <__NVIC_SetPriority+0x50>)
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	3b04      	subs	r3, #4
 80031d0:	0112      	lsls	r2, r2, #4
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	440b      	add	r3, r1
 80031d6:	761a      	strb	r2, [r3, #24]
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	e000e100 	.word	0xe000e100
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b089      	sub	sp, #36	; 0x24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f1c3 0307 	rsb	r3, r3, #7
 8003206:	2b04      	cmp	r3, #4
 8003208:	bf28      	it	cs
 800320a:	2304      	movcs	r3, #4
 800320c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3304      	adds	r3, #4
 8003212:	2b06      	cmp	r3, #6
 8003214:	d902      	bls.n	800321c <NVIC_EncodePriority+0x30>
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3b03      	subs	r3, #3
 800321a:	e000      	b.n	800321e <NVIC_EncodePriority+0x32>
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003220:	f04f 32ff 	mov.w	r2, #4294967295
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	401a      	ands	r2, r3
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003234:	f04f 31ff 	mov.w	r1, #4294967295
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	fa01 f303 	lsl.w	r3, r1, r3
 800323e:	43d9      	mvns	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003244:	4313      	orrs	r3, r2
         );
}
 8003246:	4618      	mov	r0, r3
 8003248:	3724      	adds	r7, #36	; 0x24
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
	...

08003254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3b01      	subs	r3, #1
 8003260:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003264:	d301      	bcc.n	800326a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003266:	2301      	movs	r3, #1
 8003268:	e00f      	b.n	800328a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800326a:	4a0a      	ldr	r2, [pc, #40]	; (8003294 <SysTick_Config+0x40>)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3b01      	subs	r3, #1
 8003270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003272:	210f      	movs	r1, #15
 8003274:	f04f 30ff 	mov.w	r0, #4294967295
 8003278:	f7ff ff8e 	bl	8003198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800327c:	4b05      	ldr	r3, [pc, #20]	; (8003294 <SysTick_Config+0x40>)
 800327e:	2200      	movs	r2, #0
 8003280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003282:	4b04      	ldr	r3, [pc, #16]	; (8003294 <SysTick_Config+0x40>)
 8003284:	2207      	movs	r2, #7
 8003286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	e000e010 	.word	0xe000e010

08003298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff ff29 	bl	80030f8 <__NVIC_SetPriorityGrouping>
}
 80032a6:	bf00      	nop
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b086      	sub	sp, #24
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	4603      	mov	r3, r0
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
 80032ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032c0:	f7ff ff3e 	bl	8003140 <__NVIC_GetPriorityGrouping>
 80032c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	68b9      	ldr	r1, [r7, #8]
 80032ca:	6978      	ldr	r0, [r7, #20]
 80032cc:	f7ff ff8e 	bl	80031ec <NVIC_EncodePriority>
 80032d0:	4602      	mov	r2, r0
 80032d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d6:	4611      	mov	r1, r2
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff ff5d 	bl	8003198 <__NVIC_SetPriority>
}
 80032de:	bf00      	nop
 80032e0:	3718      	adds	r7, #24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b082      	sub	sp, #8
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	4603      	mov	r3, r0
 80032ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff ff31 	bl	800315c <__NVIC_EnableIRQ>
}
 80032fa:	bf00      	nop
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff ffa2 	bl	8003254 <SysTick_Config>
 8003310:	4603      	mov	r3, r0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
	...

0800331c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b086      	sub	sp, #24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003328:	f7ff fc52 	bl	8002bd0 <HAL_GetTick>
 800332c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d101      	bne.n	8003338 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e099      	b.n	800346c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0201 	bic.w	r2, r2, #1
 8003356:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003358:	e00f      	b.n	800337a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800335a:	f7ff fc39 	bl	8002bd0 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b05      	cmp	r3, #5
 8003366:	d908      	bls.n	800337a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2220      	movs	r2, #32
 800336c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2203      	movs	r2, #3
 8003372:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e078      	b.n	800346c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1e8      	bne.n	800335a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	4b38      	ldr	r3, [pc, #224]	; (8003474 <HAL_DMA_Init+0x158>)
 8003394:	4013      	ands	r3, r2
 8003396:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	691b      	ldr	r3, [r3, #16]
 80033ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d107      	bne.n	80033e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033dc:	4313      	orrs	r3, r2
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	f023 0307 	bic.w	r3, r3, #7
 80033fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003400:	697a      	ldr	r2, [r7, #20]
 8003402:	4313      	orrs	r3, r2
 8003404:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340a:	2b04      	cmp	r3, #4
 800340c:	d117      	bne.n	800343e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00e      	beq.n	800343e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 faa5 	bl	8003970 <DMA_CheckFifoParam>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d008      	beq.n	800343e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2240      	movs	r2, #64	; 0x40
 8003430:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800343a:	2301      	movs	r3, #1
 800343c:	e016      	b.n	800346c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 fa5c 	bl	8003904 <DMA_CalcBaseAndBitshift>
 800344c:	4603      	mov	r3, r0
 800344e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003454:	223f      	movs	r2, #63	; 0x3f
 8003456:	409a      	lsls	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	e010803f 	.word	0xe010803f

08003478 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
 8003484:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003486:	2300      	movs	r3, #0
 8003488:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003496:	2b01      	cmp	r3, #1
 8003498:	d101      	bne.n	800349e <HAL_DMA_Start_IT+0x26>
 800349a:	2302      	movs	r3, #2
 800349c:	e048      	b.n	8003530 <HAL_DMA_Start_IT+0xb8>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d137      	bne.n	8003522 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2202      	movs	r2, #2
 80034b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	68b9      	ldr	r1, [r7, #8]
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f000 f9ee 	bl	80038a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d0:	223f      	movs	r2, #63	; 0x3f
 80034d2:	409a      	lsls	r2, r3
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f042 0216 	orr.w	r2, r2, #22
 80034e6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	695a      	ldr	r2, [r3, #20]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034f6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d007      	beq.n	8003510 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0208 	orr.w	r2, r2, #8
 800350e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f042 0201 	orr.w	r2, r2, #1
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	e005      	b.n	800352e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800352a:	2302      	movs	r3, #2
 800352c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800352e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d004      	beq.n	8003556 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2280      	movs	r2, #128	; 0x80
 8003550:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e00c      	b.n	8003570 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2205      	movs	r2, #5
 800355a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f022 0201 	bic.w	r2, r2, #1
 800356c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003584:	2300      	movs	r3, #0
 8003586:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003588:	4b92      	ldr	r3, [pc, #584]	; (80037d4 <HAL_DMA_IRQHandler+0x258>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a92      	ldr	r2, [pc, #584]	; (80037d8 <HAL_DMA_IRQHandler+0x25c>)
 800358e:	fba2 2303 	umull	r2, r3, r2, r3
 8003592:	0a9b      	lsrs	r3, r3, #10
 8003594:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800359a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a6:	2208      	movs	r2, #8
 80035a8:	409a      	lsls	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	4013      	ands	r3, r2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d01a      	beq.n	80035e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d013      	beq.n	80035e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0204 	bic.w	r2, r2, #4
 80035ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d4:	2208      	movs	r2, #8
 80035d6:	409a      	lsls	r2, r3
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e0:	f043 0201 	orr.w	r2, r3, #1
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ec:	2201      	movs	r2, #1
 80035ee:	409a      	lsls	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4013      	ands	r3, r2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d012      	beq.n	800361e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00b      	beq.n	800361e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800360a:	2201      	movs	r2, #1
 800360c:	409a      	lsls	r2, r3
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003616:	f043 0202 	orr.w	r2, r3, #2
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003622:	2204      	movs	r2, #4
 8003624:	409a      	lsls	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	4013      	ands	r3, r2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d012      	beq.n	8003654 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00b      	beq.n	8003654 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003640:	2204      	movs	r2, #4
 8003642:	409a      	lsls	r2, r3
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800364c:	f043 0204 	orr.w	r2, r3, #4
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003658:	2210      	movs	r2, #16
 800365a:	409a      	lsls	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4013      	ands	r3, r2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d043      	beq.n	80036ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0308 	and.w	r3, r3, #8
 800366e:	2b00      	cmp	r3, #0
 8003670:	d03c      	beq.n	80036ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003676:	2210      	movs	r2, #16
 8003678:	409a      	lsls	r2, r3
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d018      	beq.n	80036be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d108      	bne.n	80036ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d024      	beq.n	80036ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	4798      	blx	r3
 80036aa:	e01f      	b.n	80036ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d01b      	beq.n	80036ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	4798      	blx	r3
 80036bc:	e016      	b.n	80036ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d107      	bne.n	80036dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0208 	bic.w	r2, r2, #8
 80036da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d003      	beq.n	80036ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f0:	2220      	movs	r2, #32
 80036f2:	409a      	lsls	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	4013      	ands	r3, r2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	f000 808e 	beq.w	800381a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0310 	and.w	r3, r3, #16
 8003708:	2b00      	cmp	r3, #0
 800370a:	f000 8086 	beq.w	800381a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003712:	2220      	movs	r2, #32
 8003714:	409a      	lsls	r2, r3
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b05      	cmp	r3, #5
 8003724:	d136      	bne.n	8003794 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f022 0216 	bic.w	r2, r2, #22
 8003734:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	695a      	ldr	r2, [r3, #20]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003744:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374a:	2b00      	cmp	r3, #0
 800374c:	d103      	bne.n	8003756 <HAL_DMA_IRQHandler+0x1da>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003752:	2b00      	cmp	r3, #0
 8003754:	d007      	beq.n	8003766 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 0208 	bic.w	r2, r2, #8
 8003764:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800376a:	223f      	movs	r2, #63	; 0x3f
 800376c:	409a      	lsls	r2, r3
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003786:	2b00      	cmp	r3, #0
 8003788:	d07d      	beq.n	8003886 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	4798      	blx	r3
        }
        return;
 8003792:	e078      	b.n	8003886 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d01c      	beq.n	80037dc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d108      	bne.n	80037c2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d030      	beq.n	800381a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	4798      	blx	r3
 80037c0:	e02b      	b.n	800381a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d027      	beq.n	800381a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	4798      	blx	r3
 80037d2:	e022      	b.n	800381a <HAL_DMA_IRQHandler+0x29e>
 80037d4:	20000004 	.word	0x20000004
 80037d8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10f      	bne.n	800380a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 0210 	bic.w	r2, r2, #16
 80037f8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800381e:	2b00      	cmp	r3, #0
 8003820:	d032      	beq.n	8003888 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b00      	cmp	r3, #0
 800382c:	d022      	beq.n	8003874 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2205      	movs	r2, #5
 8003832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0201 	bic.w	r2, r2, #1
 8003844:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	3301      	adds	r3, #1
 800384a:	60bb      	str	r3, [r7, #8]
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	429a      	cmp	r2, r3
 8003850:	d307      	bcc.n	8003862 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0301 	and.w	r3, r3, #1
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1f2      	bne.n	8003846 <HAL_DMA_IRQHandler+0x2ca>
 8003860:	e000      	b.n	8003864 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003862:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	4798      	blx	r3
 8003884:	e000      	b.n	8003888 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003886:	bf00      	nop
    }
  }
}
 8003888:	3718      	adds	r7, #24
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop

08003890 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800389c:	4618      	mov	r0, r3
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
 80038b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80038c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	2b40      	cmp	r3, #64	; 0x40
 80038d4:	d108      	bne.n	80038e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80038e6:	e007      	b.n	80038f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	60da      	str	r2, [r3, #12]
}
 80038f8:	bf00      	nop
 80038fa:	3714      	adds	r7, #20
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	b2db      	uxtb	r3, r3
 8003912:	3b10      	subs	r3, #16
 8003914:	4a13      	ldr	r2, [pc, #76]	; (8003964 <DMA_CalcBaseAndBitshift+0x60>)
 8003916:	fba2 2303 	umull	r2, r3, r2, r3
 800391a:	091b      	lsrs	r3, r3, #4
 800391c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800391e:	4a12      	ldr	r2, [pc, #72]	; (8003968 <DMA_CalcBaseAndBitshift+0x64>)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4413      	add	r3, r2
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	461a      	mov	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2b03      	cmp	r3, #3
 8003930:	d908      	bls.n	8003944 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	461a      	mov	r2, r3
 8003938:	4b0c      	ldr	r3, [pc, #48]	; (800396c <DMA_CalcBaseAndBitshift+0x68>)
 800393a:	4013      	ands	r3, r2
 800393c:	1d1a      	adds	r2, r3, #4
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	659a      	str	r2, [r3, #88]	; 0x58
 8003942:	e006      	b.n	8003952 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	461a      	mov	r2, r3
 800394a:	4b08      	ldr	r3, [pc, #32]	; (800396c <DMA_CalcBaseAndBitshift+0x68>)
 800394c:	4013      	ands	r3, r2
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003956:	4618      	mov	r0, r3
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	aaaaaaab 	.word	0xaaaaaaab
 8003968:	08009578 	.word	0x08009578
 800396c:	fffffc00 	.word	0xfffffc00

08003970 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003978:	2300      	movs	r3, #0
 800397a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003980:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d11f      	bne.n	80039ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	2b03      	cmp	r3, #3
 800398e:	d855      	bhi.n	8003a3c <DMA_CheckFifoParam+0xcc>
 8003990:	a201      	add	r2, pc, #4	; (adr r2, 8003998 <DMA_CheckFifoParam+0x28>)
 8003992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003996:	bf00      	nop
 8003998:	080039a9 	.word	0x080039a9
 800399c:	080039bb 	.word	0x080039bb
 80039a0:	080039a9 	.word	0x080039a9
 80039a4:	08003a3d 	.word	0x08003a3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d045      	beq.n	8003a40 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039b8:	e042      	b.n	8003a40 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039be:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039c2:	d13f      	bne.n	8003a44 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039c8:	e03c      	b.n	8003a44 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039d2:	d121      	bne.n	8003a18 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	2b03      	cmp	r3, #3
 80039d8:	d836      	bhi.n	8003a48 <DMA_CheckFifoParam+0xd8>
 80039da:	a201      	add	r2, pc, #4	; (adr r2, 80039e0 <DMA_CheckFifoParam+0x70>)
 80039dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e0:	080039f1 	.word	0x080039f1
 80039e4:	080039f7 	.word	0x080039f7
 80039e8:	080039f1 	.word	0x080039f1
 80039ec:	08003a09 	.word	0x08003a09
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	73fb      	strb	r3, [r7, #15]
      break;
 80039f4:	e02f      	b.n	8003a56 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d024      	beq.n	8003a4c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a06:	e021      	b.n	8003a4c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a10:	d11e      	bne.n	8003a50 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a16:	e01b      	b.n	8003a50 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d902      	bls.n	8003a24 <DMA_CheckFifoParam+0xb4>
 8003a1e:	2b03      	cmp	r3, #3
 8003a20:	d003      	beq.n	8003a2a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a22:	e018      	b.n	8003a56 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	73fb      	strb	r3, [r7, #15]
      break;
 8003a28:	e015      	b.n	8003a56 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00e      	beq.n	8003a54 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	73fb      	strb	r3, [r7, #15]
      break;
 8003a3a:	e00b      	b.n	8003a54 <DMA_CheckFifoParam+0xe4>
      break;
 8003a3c:	bf00      	nop
 8003a3e:	e00a      	b.n	8003a56 <DMA_CheckFifoParam+0xe6>
      break;
 8003a40:	bf00      	nop
 8003a42:	e008      	b.n	8003a56 <DMA_CheckFifoParam+0xe6>
      break;
 8003a44:	bf00      	nop
 8003a46:	e006      	b.n	8003a56 <DMA_CheckFifoParam+0xe6>
      break;
 8003a48:	bf00      	nop
 8003a4a:	e004      	b.n	8003a56 <DMA_CheckFifoParam+0xe6>
      break;
 8003a4c:	bf00      	nop
 8003a4e:	e002      	b.n	8003a56 <DMA_CheckFifoParam+0xe6>
      break;   
 8003a50:	bf00      	nop
 8003a52:	e000      	b.n	8003a56 <DMA_CheckFifoParam+0xe6>
      break;
 8003a54:	bf00      	nop
    }
  } 
  
  return status; 
 8003a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3714      	adds	r7, #20
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b089      	sub	sp, #36	; 0x24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003a76:	2300      	movs	r3, #0
 8003a78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003a7e:	2300      	movs	r3, #0
 8003a80:	61fb      	str	r3, [r7, #28]
 8003a82:	e169      	b.n	8003d58 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003a84:	2201      	movs	r2, #1
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	4013      	ands	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	f040 8158 	bne.w	8003d52 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d00b      	beq.n	8003ac2 <HAL_GPIO_Init+0x5e>
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d007      	beq.n	8003ac2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ab6:	2b11      	cmp	r3, #17
 8003ab8:	d003      	beq.n	8003ac2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2b12      	cmp	r3, #18
 8003ac0:	d130      	bne.n	8003b24 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	2203      	movs	r2, #3
 8003ace:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad2:	43db      	mvns	r3, r3
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	68da      	ldr	r2, [r3, #12]
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae6:	69ba      	ldr	r2, [r7, #24]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003af8:	2201      	movs	r2, #1
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	43db      	mvns	r3, r3
 8003b02:	69ba      	ldr	r2, [r7, #24]
 8003b04:	4013      	ands	r3, r2
 8003b06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	091b      	lsrs	r3, r3, #4
 8003b0e:	f003 0201 	and.w	r2, r3, #1
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	2203      	movs	r2, #3
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	43db      	mvns	r3, r3
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d003      	beq.n	8003b64 <HAL_GPIO_Init+0x100>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	2b12      	cmp	r3, #18
 8003b62:	d123      	bne.n	8003bac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	08da      	lsrs	r2, r3, #3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3208      	adds	r2, #8
 8003b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	220f      	movs	r2, #15
 8003b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b80:	43db      	mvns	r3, r3
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	4013      	ands	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	691a      	ldr	r2, [r3, #16]
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	f003 0307 	and.w	r3, r3, #7
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	08da      	lsrs	r2, r3, #3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	3208      	adds	r2, #8
 8003ba6:	69b9      	ldr	r1, [r7, #24]
 8003ba8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	2203      	movs	r2, #3
 8003bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbc:	43db      	mvns	r3, r3
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f003 0203 	and.w	r2, r3, #3
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	f000 80b2 	beq.w	8003d52 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bee:	4b5f      	ldr	r3, [pc, #380]	; (8003d6c <HAL_GPIO_Init+0x308>)
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	4a5e      	ldr	r2, [pc, #376]	; (8003d6c <HAL_GPIO_Init+0x308>)
 8003bf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8003bfa:	4b5c      	ldr	r3, [pc, #368]	; (8003d6c <HAL_GPIO_Init+0x308>)
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c02:	60fb      	str	r3, [r7, #12]
 8003c04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003c06:	4a5a      	ldr	r2, [pc, #360]	; (8003d70 <HAL_GPIO_Init+0x30c>)
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	089b      	lsrs	r3, r3, #2
 8003c0c:	3302      	adds	r3, #2
 8003c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	220f      	movs	r2, #15
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4013      	ands	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a51      	ldr	r2, [pc, #324]	; (8003d74 <HAL_GPIO_Init+0x310>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d02b      	beq.n	8003c8a <HAL_GPIO_Init+0x226>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a50      	ldr	r2, [pc, #320]	; (8003d78 <HAL_GPIO_Init+0x314>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d025      	beq.n	8003c86 <HAL_GPIO_Init+0x222>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a4f      	ldr	r2, [pc, #316]	; (8003d7c <HAL_GPIO_Init+0x318>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d01f      	beq.n	8003c82 <HAL_GPIO_Init+0x21e>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a4e      	ldr	r2, [pc, #312]	; (8003d80 <HAL_GPIO_Init+0x31c>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d019      	beq.n	8003c7e <HAL_GPIO_Init+0x21a>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a4d      	ldr	r2, [pc, #308]	; (8003d84 <HAL_GPIO_Init+0x320>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d013      	beq.n	8003c7a <HAL_GPIO_Init+0x216>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a4c      	ldr	r2, [pc, #304]	; (8003d88 <HAL_GPIO_Init+0x324>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d00d      	beq.n	8003c76 <HAL_GPIO_Init+0x212>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a4b      	ldr	r2, [pc, #300]	; (8003d8c <HAL_GPIO_Init+0x328>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d007      	beq.n	8003c72 <HAL_GPIO_Init+0x20e>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a4a      	ldr	r2, [pc, #296]	; (8003d90 <HAL_GPIO_Init+0x32c>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d101      	bne.n	8003c6e <HAL_GPIO_Init+0x20a>
 8003c6a:	2307      	movs	r3, #7
 8003c6c:	e00e      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c6e:	2308      	movs	r3, #8
 8003c70:	e00c      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c72:	2306      	movs	r3, #6
 8003c74:	e00a      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c76:	2305      	movs	r3, #5
 8003c78:	e008      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c7a:	2304      	movs	r3, #4
 8003c7c:	e006      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e004      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c82:	2302      	movs	r3, #2
 8003c84:	e002      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c86:	2301      	movs	r3, #1
 8003c88:	e000      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	69fa      	ldr	r2, [r7, #28]
 8003c8e:	f002 0203 	and.w	r2, r2, #3
 8003c92:	0092      	lsls	r2, r2, #2
 8003c94:	4093      	lsls	r3, r2
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003c9c:	4934      	ldr	r1, [pc, #208]	; (8003d70 <HAL_GPIO_Init+0x30c>)
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	089b      	lsrs	r3, r3, #2
 8003ca2:	3302      	adds	r3, #2
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003caa:	4b3a      	ldr	r3, [pc, #232]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	43db      	mvns	r3, r3
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cce:	4a31      	ldr	r2, [pc, #196]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003cd4:	4b2f      	ldr	r3, [pc, #188]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cf8:	4a26      	ldr	r2, [pc, #152]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cfe:	4b25      	ldr	r3, [pc, #148]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	43db      	mvns	r3, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d22:	4a1c      	ldr	r2, [pc, #112]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d28:	4b1a      	ldr	r3, [pc, #104]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	43db      	mvns	r3, r3
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	4013      	ands	r3, r2
 8003d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d4c:	4a11      	ldr	r2, [pc, #68]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	3301      	adds	r3, #1
 8003d56:	61fb      	str	r3, [r7, #28]
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	2b0f      	cmp	r3, #15
 8003d5c:	f67f ae92 	bls.w	8003a84 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003d60:	bf00      	nop
 8003d62:	3724      	adds	r7, #36	; 0x24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr
 8003d6c:	40023800 	.word	0x40023800
 8003d70:	40013800 	.word	0x40013800
 8003d74:	40020000 	.word	0x40020000
 8003d78:	40020400 	.word	0x40020400
 8003d7c:	40020800 	.word	0x40020800
 8003d80:	40020c00 	.word	0x40020c00
 8003d84:	40021000 	.word	0x40021000
 8003d88:	40021400 	.word	0x40021400
 8003d8c:	40021800 	.word	0x40021800
 8003d90:	40021c00 	.word	0x40021c00
 8003d94:	40013c00 	.word	0x40013c00

08003d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	807b      	strh	r3, [r7, #2]
 8003da4:	4613      	mov	r3, r2
 8003da6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003da8:	787b      	ldrb	r3, [r7, #1]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d003      	beq.n	8003db6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dae:	887a      	ldrh	r2, [r7, #2]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003db4:	e003      	b.n	8003dbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003db6:	887b      	ldrh	r3, [r7, #2]
 8003db8:	041a      	lsls	r2, r3, #16
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	619a      	str	r2, [r3, #24]
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
	...

08003dcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e07f      	b.n	8003ede <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d106      	bne.n	8003df8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7fe f9fc 	bl	80021f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2224      	movs	r2, #36	; 0x24
 8003dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 0201 	bic.w	r2, r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d107      	bne.n	8003e46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689a      	ldr	r2, [r3, #8]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e42:	609a      	str	r2, [r3, #8]
 8003e44:	e006      	b.n	8003e54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003e52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d104      	bne.n	8003e66 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	6859      	ldr	r1, [r3, #4]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	4b1d      	ldr	r3, [pc, #116]	; (8003ee8 <HAL_I2C_Init+0x11c>)
 8003e72:	430b      	orrs	r3, r1
 8003e74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68da      	ldr	r2, [r3, #12]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	691a      	ldr	r2, [r3, #16]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	ea42 0103 	orr.w	r1, r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	021a      	lsls	r2, r3, #8
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	69d9      	ldr	r1, [r3, #28]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a1a      	ldr	r2, [r3, #32]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	430a      	orrs	r2, r1
 8003eae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f042 0201 	orr.w	r2, r2, #1
 8003ebe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2220      	movs	r2, #32
 8003eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	02008000 	.word	0x02008000

08003eec <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b08a      	sub	sp, #40	; 0x28
 8003ef0:	af02      	add	r7, sp, #8
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	4608      	mov	r0, r1
 8003ef6:	4611      	mov	r1, r2
 8003ef8:	461a      	mov	r2, r3
 8003efa:	4603      	mov	r3, r0
 8003efc:	817b      	strh	r3, [r7, #10]
 8003efe:	460b      	mov	r3, r1
 8003f00:	813b      	strh	r3, [r7, #8]
 8003f02:	4613      	mov	r3, r2
 8003f04:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b20      	cmp	r3, #32
 8003f10:	f040 80d5 	bne.w	80040be <HAL_I2C_Mem_Write_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <HAL_I2C_Mem_Write_DMA+0x34>
 8003f1a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d105      	bne.n	8003f2c <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f26:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e0c9      	b.n	80040c0 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f3a:	d101      	bne.n	8003f40 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	e0bf      	b.n	80040c0 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d101      	bne.n	8003f4e <HAL_I2C_Mem_Write_DMA+0x62>
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	e0b8      	b.n	80040c0 <HAL_I2C_Mem_Write_DMA+0x1d4>
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f56:	f7fe fe3b 	bl	8002bd0 <HAL_GetTick>
 8003f5a:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2221      	movs	r2, #33	; 0x21
 8003f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2240      	movs	r2, #64	; 0x40
 8003f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8003f7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	4a51      	ldr	r2, [pc, #324]	; (80040c8 <HAL_I2C_Mem_Write_DMA+0x1dc>)
 8003f82:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4a51      	ldr	r2, [pc, #324]	; (80040cc <HAL_I2C_Mem_Write_DMA+0x1e0>)
 8003f88:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	2bff      	cmp	r3, #255	; 0xff
 8003f92:	d906      	bls.n	8003fa2 <HAL_I2C_Mem_Write_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	22ff      	movs	r2, #255	; 0xff
 8003f98:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003f9a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f9e:	61fb      	str	r3, [r7, #28]
 8003fa0:	e007      	b.n	8003fb2 <HAL_I2C_Mem_Write_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003fac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fb0:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003fb2:	88f8      	ldrh	r0, [r7, #6]
 8003fb4:	893a      	ldrh	r2, [r7, #8]
 8003fb6:	8979      	ldrh	r1, [r7, #10]
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	9301      	str	r3, [sp, #4]
 8003fbc:	2319      	movs	r3, #25
 8003fbe:	9300      	str	r3, [sp, #0]
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f000 fbae 	bl	8004724 <I2C_RequestMemoryWrite>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d005      	beq.n	8003fda <HAL_I2C_Mem_Write_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e072      	b.n	80040c0 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }


    if (hi2c->hdmatx != NULL)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d020      	beq.n	8004024 <HAL_I2C_Mem_Write_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe6:	4a3a      	ldr	r2, [pc, #232]	; (80040d0 <HAL_I2C_Mem_Write_DMA+0x1e4>)
 8003fe8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fee:	4a39      	ldr	r2, [pc, #228]	; (80040d4 <HAL_I2C_Mem_Write_DMA+0x1e8>)
 8003ff0:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffe:	2200      	movs	r2, #0
 8004000:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004006:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3328      	adds	r3, #40	; 0x28
 800400e:	461a      	mov	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004014:	f7ff fa30 	bl	8003478 <HAL_DMA_Start_IT>
 8004018:	4603      	mov	r3, r0
 800401a:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800401c:	7dfb      	ldrb	r3, [r7, #23]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d139      	bne.n	8004096 <HAL_I2C_Mem_Write_DMA+0x1aa>
 8004022:	e013      	b.n	800404c <HAL_I2C_Mem_Write_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2220      	movs	r2, #32
 8004028:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004038:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e039      	b.n	80040c0 <HAL_I2C_Mem_Write_DMA+0x1d4>
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004050:	b2da      	uxtb	r2, r3
 8004052:	8979      	ldrh	r1, [r7, #10]
 8004054:	2300      	movs	r3, #0
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f001 f8ec 	bl	8005238 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	b29a      	uxth	r2, r3
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800407a:	2111      	movs	r1, #17
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f001 f909 	bl	8005294 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004090:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8004092:	2300      	movs	r3, #0
 8004094:	e014      	b.n	80040c0 <HAL_I2C_Mem_Write_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2220      	movs	r2, #32
 800409a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040aa:	f043 0210 	orr.w	r2, r3, #16
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <HAL_I2C_Mem_Write_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80040be:	2302      	movs	r3, #2
  }
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3720      	adds	r7, #32
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	ffff0000 	.word	0xffff0000
 80040cc:	080043af 	.word	0x080043af
 80040d0:	08004f19 	.word	0x08004f19
 80040d4:	08004faf 	.word	0x08004faf

080040d8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80040e0:	bf00      	nop
 80040e2:	370c      	adds	r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	460b      	mov	r3, r1
 8004132:	70fb      	strb	r3, [r7, #3]
 8004134:	4613      	mov	r3, r2
 8004136:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d101      	bne.n	80041cc <I2C_Slave_ISR_IT+0x24>
 80041c8:	2302      	movs	r3, #2
 80041ca:	e0ec      	b.n	80043a6 <I2C_Slave_ISR_IT+0x1fe>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	095b      	lsrs	r3, r3, #5
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d009      	beq.n	80041f4 <I2C_Slave_ISR_IT+0x4c>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	095b      	lsrs	r3, r3, #5
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80041ec:	6939      	ldr	r1, [r7, #16]
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 fc84 	bl	8004afc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	091b      	lsrs	r3, r3, #4
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d04d      	beq.n	800429c <I2C_Slave_ISR_IT+0xf4>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	091b      	lsrs	r3, r3, #4
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	d047      	beq.n	800429c <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004210:	b29b      	uxth	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	d128      	bne.n	8004268 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b28      	cmp	r3, #40	; 0x28
 8004220:	d108      	bne.n	8004234 <I2C_Slave_ISR_IT+0x8c>
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004228:	d104      	bne.n	8004234 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800422a:	6939      	ldr	r1, [r7, #16]
 800422c:	68f8      	ldr	r0, [r7, #12]
 800422e:	f000 fd3b 	bl	8004ca8 <I2C_ITListenCplt>
 8004232:	e032      	b.n	800429a <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b29      	cmp	r3, #41	; 0x29
 800423e:	d10e      	bne.n	800425e <I2C_Slave_ISR_IT+0xb6>
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004246:	d00a      	beq.n	800425e <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2210      	movs	r2, #16
 800424e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f000 fe3d 	bl	8004ed0 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004256:	68f8      	ldr	r0, [r7, #12]
 8004258:	f000 fb77 	bl	800494a <I2C_ITSlaveSeqCplt>
 800425c:	e01d      	b.n	800429a <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2210      	movs	r2, #16
 8004264:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004266:	e096      	b.n	8004396 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2210      	movs	r2, #16
 800426e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004274:	f043 0204 	orr.w	r2, r3, #4
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d004      	beq.n	800428c <I2C_Slave_ISR_IT+0xe4>
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004288:	f040 8085 	bne.w	8004396 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004290:	4619      	mov	r1, r3
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 fd5c 	bl	8004d50 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004298:	e07d      	b.n	8004396 <I2C_Slave_ISR_IT+0x1ee>
 800429a:	e07c      	b.n	8004396 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	089b      	lsrs	r3, r3, #2
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d030      	beq.n	800430a <I2C_Slave_ISR_IT+0x162>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	089b      	lsrs	r3, r3, #2
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d02a      	beq.n	800430a <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d018      	beq.n	80042f0 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d0:	1c5a      	adds	r2, r3, #1
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042da:	3b01      	subs	r3, #1
 80042dc:	b29a      	uxth	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	3b01      	subs	r3, #1
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d14f      	bne.n	800439a <I2C_Slave_ISR_IT+0x1f2>
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004300:	d04b      	beq.n	800439a <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004302:	68f8      	ldr	r0, [r7, #12]
 8004304:	f000 fb21 	bl	800494a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004308:	e047      	b.n	800439a <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	08db      	lsrs	r3, r3, #3
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00a      	beq.n	800432c <I2C_Slave_ISR_IT+0x184>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	08db      	lsrs	r3, r3, #3
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d004      	beq.n	800432c <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004322:	6939      	ldr	r1, [r7, #16]
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	f000 fa51 	bl	80047cc <I2C_ITAddrCplt>
 800432a:	e037      	b.n	800439c <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	085b      	lsrs	r3, r3, #1
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	2b00      	cmp	r3, #0
 8004336:	d031      	beq.n	800439c <I2C_Slave_ISR_IT+0x1f4>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	085b      	lsrs	r3, r3, #1
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	2b00      	cmp	r3, #0
 8004342:	d02b      	beq.n	800439c <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Datas have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004348:	b29b      	uxth	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d018      	beq.n	8004380 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004352:	781a      	ldrb	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435e:	1c5a      	adds	r2, r3, #1
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004368:	b29b      	uxth	r3, r3
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	851a      	strh	r2, [r3, #40]	; 0x28
 800437e:	e00d      	b.n	800439c <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004386:	d002      	beq.n	800438e <I2C_Slave_ISR_IT+0x1e6>
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d106      	bne.n	800439c <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800438e:	68f8      	ldr	r0, [r7, #12]
 8004390:	f000 fadb 	bl	800494a <I2C_ITSlaveSeqCplt>
 8004394:	e002      	b.n	800439c <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8004396:	bf00      	nop
 8004398:	e000      	b.n	800439c <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800439a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3718      	adds	r7, #24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b088      	sub	sp, #32
 80043b2:	af02      	add	r7, sp, #8
 80043b4:	60f8      	str	r0, [r7, #12]
 80043b6:	60b9      	str	r1, [r7, #8]
 80043b8:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d101      	bne.n	80043c8 <I2C_Master_ISR_DMA+0x1a>
 80043c4:	2302      	movs	r3, #2
 80043c6:	e0e1      	b.n	800458c <I2C_Master_ISR_DMA+0x1de>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	091b      	lsrs	r3, r3, #4
 80043d4:	f003 0301 	and.w	r3, r3, #1
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d017      	beq.n	800440c <I2C_Master_ISR_DMA+0x5e>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	091b      	lsrs	r3, r3, #4
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d011      	beq.n	800440c <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2210      	movs	r2, #16
 80043ee:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f4:	f043 0204 	orr.w	r2, r3, #4
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80043fc:	2112      	movs	r1, #18
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 ff48 	bl	8005294 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f000 fd63 	bl	8004ed0 <I2C_Flush_TXDR>
 800440a:	e0ba      	b.n	8004582 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	09db      	lsrs	r3, r3, #7
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b00      	cmp	r3, #0
 8004416:	d072      	beq.n	80044fe <I2C_Master_ISR_DMA+0x150>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	099b      	lsrs	r3, r3, #6
 800441c:	f003 0301 	and.w	r3, r3, #1
 8004420:	2b00      	cmp	r3, #0
 8004422:	d06c      	beq.n	80044fe <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004432:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004438:	b29b      	uxth	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d04e      	beq.n	80044dc <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	b29b      	uxth	r3, r3
 8004446:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800444a:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004450:	b29b      	uxth	r3, r3
 8004452:	2bff      	cmp	r3, #255	; 0xff
 8004454:	d906      	bls.n	8004464 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	22ff      	movs	r2, #255	; 0xff
 800445a:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800445c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004460:	617b      	str	r3, [r7, #20]
 8004462:	e010      	b.n	8004486 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004468:	b29a      	uxth	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004472:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004476:	d003      	beq.n	8004480 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800447c:	617b      	str	r3, [r7, #20]
 800447e:	e002      	b.n	8004486 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8004480:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004484:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800448a:	b2da      	uxtb	r2, r3
 800448c:	8a79      	ldrh	r1, [r7, #18]
 800448e:	2300      	movs	r3, #0
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f000 fecf 	bl	8005238 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800449e:	b29a      	uxth	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b22      	cmp	r3, #34	; 0x22
 80044b6:	d108      	bne.n	80044ca <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044c6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80044c8:	e05b      	b.n	8004582 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044d8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80044da:	e052      	b.n	8004582 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80044ea:	d003      	beq.n	80044f4 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80044ec:	68f8      	ldr	r0, [r7, #12]
 80044ee:	f000 f9ef 	bl	80048d0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80044f2:	e046      	b.n	8004582 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80044f4:	2140      	movs	r1, #64	; 0x40
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 fc2a 	bl	8004d50 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80044fc:	e041      	b.n	8004582 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	099b      	lsrs	r3, r3, #6
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b00      	cmp	r3, #0
 8004508:	d029      	beq.n	800455e <I2C_Master_ISR_DMA+0x1b0>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	099b      	lsrs	r3, r3, #6
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b00      	cmp	r3, #0
 8004514:	d023      	beq.n	800455e <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451a:	b29b      	uxth	r3, r3
 800451c:	2b00      	cmp	r3, #0
 800451e:	d119      	bne.n	8004554 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800452a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800452e:	d027      	beq.n	8004580 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004534:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004538:	d108      	bne.n	800454c <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	685a      	ldr	r2, [r3, #4]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004548:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800454a:	e019      	b.n	8004580 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800454c:	68f8      	ldr	r0, [r7, #12]
 800454e:	f000 f9bf 	bl	80048d0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8004552:	e015      	b.n	8004580 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004554:	2140      	movs	r1, #64	; 0x40
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 fbfa 	bl	8004d50 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800455c:	e010      	b.n	8004580 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	095b      	lsrs	r3, r3, #5
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00b      	beq.n	8004582 <I2C_Master_ISR_DMA+0x1d4>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	095b      	lsrs	r3, r3, #5
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d005      	beq.n	8004582 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004576:	68b9      	ldr	r1, [r7, #8]
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f000 fa23 	bl	80049c4 <I2C_ITMasterCplt>
 800457e:	e000      	b.n	8004582 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8004580:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	3718      	adds	r7, #24
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a4:	613b      	str	r3, [r7, #16]
  uint32_t treatdmanack = 0U;
 80045a6:	2300      	movs	r3, #0
 80045a8:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d101      	bne.n	80045b8 <I2C_Slave_ISR_DMA+0x24>
 80045b4:	2302      	movs	r3, #2
 80045b6:	e0b1      	b.n	800471c <I2C_Slave_ISR_DMA+0x188>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	095b      	lsrs	r3, r3, #5
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d009      	beq.n	80045e0 <I2C_Slave_ISR_DMA+0x4c>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	095b      	lsrs	r3, r3, #5
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d003      	beq.n	80045e0 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80045d8:	68b9      	ldr	r1, [r7, #8]
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 fa8e 	bl	8004afc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	091b      	lsrs	r3, r3, #4
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	f000 8082 	beq.w	80046f2 <I2C_Slave_ISR_DMA+0x15e>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	091b      	lsrs	r3, r3, #4
 80045f2:	f003 0301 	and.w	r3, r3, #1
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d07b      	beq.n	80046f2 <I2C_Slave_ISR_DMA+0x15e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	0b9b      	lsrs	r3, r3, #14
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d105      	bne.n	8004612 <I2C_Slave_ISR_DMA+0x7e>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	0bdb      	lsrs	r3, r3, #15
 800460a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800460e:	2b00      	cmp	r3, #0
 8004610:	d068      	beq.n	80046e4 <I2C_Slave_ISR_DMA+0x150>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00d      	beq.n	8004636 <I2C_Slave_ISR_DMA+0xa2>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	0bdb      	lsrs	r3, r3, #15
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d007      	beq.n	8004636 <I2C_Slave_ISR_DMA+0xa2>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d101      	bne.n	8004636 <I2C_Slave_ISR_DMA+0xa2>
          {
            treatdmanack = 1U;
 8004632:	2301      	movs	r3, #1
 8004634:	617b      	str	r3, [r7, #20]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00d      	beq.n	800465a <I2C_Slave_ISR_DMA+0xc6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	0b9b      	lsrs	r3, r3, #14
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	2b00      	cmp	r3, #0
 8004648:	d007      	beq.n	800465a <I2C_Slave_ISR_DMA+0xc6>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <I2C_Slave_ISR_DMA+0xc6>
          {
            treatdmanack = 1U;
 8004656:	2301      	movs	r3, #1
 8004658:	617b      	str	r3, [r7, #20]
          }
        }
      }

      if (treatdmanack == 1U)
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d128      	bne.n	80046b2 <I2C_Slave_ISR_DMA+0x11e>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b28      	cmp	r3, #40	; 0x28
 800466a:	d108      	bne.n	800467e <I2C_Slave_ISR_DMA+0xea>
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004672:	d104      	bne.n	800467e <I2C_Slave_ISR_DMA+0xea>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004674:	68b9      	ldr	r1, [r7, #8]
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 fb16 	bl	8004ca8 <I2C_ITListenCplt>
 800467c:	e031      	b.n	80046e2 <I2C_Slave_ISR_DMA+0x14e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b29      	cmp	r3, #41	; 0x29
 8004688:	d10e      	bne.n	80046a8 <I2C_Slave_ISR_DMA+0x114>
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004690:	d00a      	beq.n	80046a8 <I2C_Slave_ISR_DMA+0x114>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2210      	movs	r2, #16
 8004698:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f000 fc18 	bl	8004ed0 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f000 f952 	bl	800494a <I2C_ITSlaveSeqCplt>
 80046a6:	e01c      	b.n	80046e2 <I2C_Slave_ISR_DMA+0x14e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2210      	movs	r2, #16
 80046ae:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80046b0:	e01d      	b.n	80046ee <I2C_Slave_ISR_DMA+0x15a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2210      	movs	r2, #16
 80046b8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046be:	f043 0204 	orr.w	r2, r3, #4
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	645a      	str	r2, [r3, #68]	; 0x44

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d003      	beq.n	80046d4 <I2C_Slave_ISR_DMA+0x140>
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046d2:	d10c      	bne.n	80046ee <I2C_Slave_ISR_DMA+0x15a>
        {
          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d8:	4619      	mov	r1, r3
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 fb38 	bl	8004d50 <I2C_ITError>
      if (treatdmanack == 1U)
 80046e0:	e005      	b.n	80046ee <I2C_Slave_ISR_DMA+0x15a>
 80046e2:	e004      	b.n	80046ee <I2C_Slave_ISR_DMA+0x15a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2210      	movs	r2, #16
 80046ea:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80046ec:	e011      	b.n	8004712 <I2C_Slave_ISR_DMA+0x17e>
      if (treatdmanack == 1U)
 80046ee:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80046f0:	e00f      	b.n	8004712 <I2C_Slave_ISR_DMA+0x17e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	08db      	lsrs	r3, r3, #3
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d009      	beq.n	8004712 <I2C_Slave_ISR_DMA+0x17e>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	08db      	lsrs	r3, r3, #3
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d003      	beq.n	8004712 <I2C_Slave_ISR_DMA+0x17e>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800470a:	68b9      	ldr	r1, [r7, #8]
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 f85d 	bl	80047cc <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3718      	adds	r7, #24
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af02      	add	r7, sp, #8
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	4608      	mov	r0, r1
 800472e:	4611      	mov	r1, r2
 8004730:	461a      	mov	r2, r3
 8004732:	4603      	mov	r3, r0
 8004734:	817b      	strh	r3, [r7, #10]
 8004736:	460b      	mov	r3, r1
 8004738:	813b      	strh	r3, [r7, #8]
 800473a:	4613      	mov	r3, r2
 800473c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800473e:	88fb      	ldrh	r3, [r7, #6]
 8004740:	b2da      	uxtb	r2, r3
 8004742:	8979      	ldrh	r1, [r7, #10]
 8004744:	4b20      	ldr	r3, [pc, #128]	; (80047c8 <I2C_RequestMemoryWrite+0xa4>)
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f000 fd73 	bl	8005238 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004752:	69fa      	ldr	r2, [r7, #28]
 8004754:	69b9      	ldr	r1, [r7, #24]
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f000 fcc7 	bl	80050ea <I2C_WaitOnTXISFlagUntilTimeout>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d001      	beq.n	8004766 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e02c      	b.n	80047c0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004766:	88fb      	ldrh	r3, [r7, #6]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d105      	bne.n	8004778 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800476c:	893b      	ldrh	r3, [r7, #8]
 800476e:	b2da      	uxtb	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	629a      	str	r2, [r3, #40]	; 0x28
 8004776:	e015      	b.n	80047a4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004778:	893b      	ldrh	r3, [r7, #8]
 800477a:	0a1b      	lsrs	r3, r3, #8
 800477c:	b29b      	uxth	r3, r3
 800477e:	b2da      	uxtb	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004786:	69fa      	ldr	r2, [r7, #28]
 8004788:	69b9      	ldr	r1, [r7, #24]
 800478a:	68f8      	ldr	r0, [r7, #12]
 800478c:	f000 fcad 	bl	80050ea <I2C_WaitOnTXISFlagUntilTimeout>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e012      	b.n	80047c0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800479a:	893b      	ldrh	r3, [r7, #8]
 800479c:	b2da      	uxtb	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	2200      	movs	r2, #0
 80047ac:	2180      	movs	r1, #128	; 0x80
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 fc5b 	bl	800506a <I2C_WaitOnFlagUntilTimeout>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d001      	beq.n	80047be <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e000      	b.n	80047c0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	80002000 	.word	0x80002000

080047cc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80047e2:	2b28      	cmp	r3, #40	; 0x28
 80047e4:	d168      	bne.n	80048b8 <I2C_ITAddrCplt+0xec>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	0c1b      	lsrs	r3, r3, #16
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	f003 0301 	and.w	r3, r3, #1
 80047f4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	0c1b      	lsrs	r3, r3, #16
 80047fe:	b29b      	uxth	r3, r3
 8004800:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004804:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	b29b      	uxth	r3, r3
 800480e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004812:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	b29b      	uxth	r3, r3
 800481c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004820:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	2b02      	cmp	r3, #2
 8004828:	d137      	bne.n	800489a <I2C_ITAddrCplt+0xce>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800482a:	897b      	ldrh	r3, [r7, #10]
 800482c:	09db      	lsrs	r3, r3, #7
 800482e:	b29a      	uxth	r2, r3
 8004830:	89bb      	ldrh	r3, [r7, #12]
 8004832:	4053      	eors	r3, r2
 8004834:	b29b      	uxth	r3, r3
 8004836:	f003 0306 	and.w	r3, r3, #6
 800483a:	2b00      	cmp	r3, #0
 800483c:	d11c      	bne.n	8004878 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800483e:	897b      	ldrh	r3, [r7, #10]
 8004840:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004850:	2b02      	cmp	r3, #2
 8004852:	d139      	bne.n	80048c8 <I2C_ITAddrCplt+0xfc>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2208      	movs	r2, #8
 8004860:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800486a:	89ba      	ldrh	r2, [r7, #12]
 800486c:	7bfb      	ldrb	r3, [r7, #15]
 800486e:	4619      	mov	r1, r3
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f7ff fc59 	bl	8004128 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004876:	e027      	b.n	80048c8 <I2C_ITAddrCplt+0xfc>
        slaveaddrcode = ownadd2code;
 8004878:	893b      	ldrh	r3, [r7, #8]
 800487a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800487c:	2104      	movs	r1, #4
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 fd76 	bl	8005370 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800488c:	89ba      	ldrh	r2, [r7, #12]
 800488e:	7bfb      	ldrb	r3, [r7, #15]
 8004890:	4619      	mov	r1, r3
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f7ff fc48 	bl	8004128 <HAL_I2C_AddrCallback>
}
 8004898:	e016      	b.n	80048c8 <I2C_ITAddrCplt+0xfc>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800489a:	2104      	movs	r1, #4
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 fd67 	bl	8005370 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80048aa:	89ba      	ldrh	r2, [r7, #12]
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
 80048ae:	4619      	mov	r1, r3
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f7ff fc39 	bl	8004128 <HAL_I2C_AddrCallback>
}
 80048b6:	e007      	b.n	80048c8 <I2C_ITAddrCplt+0xfc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2208      	movs	r2, #8
 80048be:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80048c8:	bf00      	nop
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	2b21      	cmp	r3, #33	; 0x21
 80048ea:	d115      	bne.n	8004918 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2220      	movs	r2, #32
 80048f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2211      	movs	r2, #17
 80048f8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004900:	2101      	movs	r1, #1
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 fd34 	bl	8005370 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f7ff fbe1 	bl	80040d8 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004916:	e014      	b.n	8004942 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2220      	movs	r2, #32
 800491c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2212      	movs	r2, #18
 8004924:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800492c:	2102      	movs	r1, #2
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 fd1e 	bl	8005370 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f7ff fbd5 	bl	80040ec <HAL_I2C_MasterRxCpltCallback>
}
 8004942:	bf00      	nop
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b082      	sub	sp, #8
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b29      	cmp	r3, #41	; 0x29
 8004964:	d112      	bne.n	800498c <I2C_ITSlaveSeqCplt+0x42>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2228      	movs	r2, #40	; 0x28
 800496a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2221      	movs	r2, #33	; 0x21
 8004972:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004974:	2101      	movs	r1, #1
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 fcfa 	bl	8005370 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f7ff fbbb 	bl	8004100 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800498a:	e017      	b.n	80049bc <I2C_ITSlaveSeqCplt+0x72>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b2a      	cmp	r3, #42	; 0x2a
 8004996:	d111      	bne.n	80049bc <I2C_ITSlaveSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2228      	movs	r2, #40	; 0x28
 800499c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2222      	movs	r2, #34	; 0x22
 80049a4:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80049a6:	2102      	movs	r1, #2
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fce1 	bl	8005370 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f7ff fbac 	bl	8004114 <HAL_I2C_SlaveRxCpltCallback>
}
 80049bc:	bf00      	nop
 80049be:	3708      	adds	r7, #8
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2220      	movs	r2, #32
 80049d4:	61da      	str	r2, [r3, #28]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6859      	ldr	r1, [r3, #4]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	4b44      	ldr	r3, [pc, #272]	; (8004af4 <I2C_ITMasterCplt+0x130>)
 80049e2:	400b      	ands	r3, r1
 80049e4:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->PreviousState = I2C_STATE_NONE;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->XferISR       = NULL;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a40      	ldr	r2, [pc, #256]	; (8004af8 <I2C_ITMasterCplt+0x134>)
 80049f6:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET)
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	091b      	lsrs	r3, r3, #4
 80049fc:	f003 0301 	and.w	r3, r3, #1
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d009      	beq.n	8004a18 <I2C_ITMasterCplt+0x54>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2210      	movs	r2, #16
 8004a0a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a10:	f043 0204 	orr.w	r2, r3, #4
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 fa59 	bl	8004ed0 <I2C_Flush_TXDR>

  /* Disable Interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004a1e:	2103      	movs	r1, #3
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 fca5 	bl	8005370 <I2C_Disable_IRQ>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a2a:	60fb      	str	r3, [r7, #12]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	2b60      	cmp	r3, #96	; 0x60
 8004a36:	d002      	beq.n	8004a3e <I2C_ITMasterCplt+0x7a>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d006      	beq.n	8004a4c <I2C_ITMasterCplt+0x88>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a42:	4619      	mov	r1, r3
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 f983 	bl	8004d50 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004a4a:	e04e      	b.n	8004aea <I2C_ITMasterCplt+0x126>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b21      	cmp	r3, #33	; 0x21
 8004a56:	d121      	bne.n	8004a9c <I2C_ITMasterCplt+0xd8>
    hi2c->State = HAL_I2C_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2b40      	cmp	r3, #64	; 0x40
 8004a6a:	d10b      	bne.n	8004a84 <I2C_ITMasterCplt+0xc0>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7ff fb6b 	bl	8004158 <HAL_I2C_MemTxCpltCallback>
}
 8004a82:	e032      	b.n	8004aea <I2C_ITMasterCplt+0x126>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f7ff fb1f 	bl	80040d8 <HAL_I2C_MasterTxCpltCallback>
}
 8004a9a:	e026      	b.n	8004aea <I2C_ITMasterCplt+0x126>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b22      	cmp	r3, #34	; 0x22
 8004aa6:	d120      	bne.n	8004aea <I2C_ITMasterCplt+0x126>
    hi2c->State = HAL_I2C_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2220      	movs	r2, #32
 8004aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	2b40      	cmp	r3, #64	; 0x40
 8004aba:	d10b      	bne.n	8004ad4 <I2C_ITMasterCplt+0x110>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f7ff fb4d 	bl	800416c <HAL_I2C_MemRxCpltCallback>
}
 8004ad2:	e00a      	b.n	8004aea <I2C_ITMasterCplt+0x126>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f7ff fb01 	bl	80040ec <HAL_I2C_MasterRxCpltCallback>
}
 8004aea:	bf00      	nop
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	fe00e800 	.word	0xfe00e800
 8004af8:	ffff0000 	.word	0xffff0000

08004afc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	60bb      	str	r3, [r7, #8]
  uint32_t tmpITFlags = ITFlags;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	60fb      	str	r3, [r7, #12]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2220      	movs	r2, #32
 8004b18:	61da      	str	r2, [r3, #28]

  /* Disable all interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004b1a:	2107      	movs	r1, #7
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fc27 	bl	8005370 <I2C_Disable_IRQ>

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b30:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	6859      	ldr	r1, [r3, #4]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	4b58      	ldr	r3, [pc, #352]	; (8004ca0 <I2C_ITSlaveCplt+0x1a4>)
 8004b3e:	400b      	ands	r3, r1
 8004b40:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f9c4 	bl	8004ed0 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	0b9b      	lsrs	r3, r3, #14
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00b      	beq.n	8004b6c <I2C_ITSlaveCplt+0x70>
  {
    if (hi2c->hdmatx != NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d018      	beq.n	8004b8e <I2C_ITSlaveCplt+0x92>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b6a:	e010      	b.n	8004b8e <I2C_ITSlaveCplt+0x92>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	0bdb      	lsrs	r3, r3, #15
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00a      	beq.n	8004b8e <I2C_ITSlaveCplt+0x92>
  {
    if (hi2c->hdmarx != NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d006      	beq.n	8004b8e <I2C_ITSlaveCplt+0x92>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	089b      	lsrs	r3, r3, #2
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d020      	beq.n	8004bdc <I2C_ITSlaveCplt+0xe0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f023 0304 	bic.w	r3, r3, #4
 8004ba0:	60fb      	str	r3, [r7, #12]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bac:	b2d2      	uxtb	r2, r2
 8004bae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb4:	1c5a      	adds	r2, r3, #1
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00c      	beq.n	8004bdc <I2C_ITSlaveCplt+0xe0>
    {
      hi2c->XferSize--;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	b29a      	uxth	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d005      	beq.n	8004bf2 <I2C_ITSlaveCplt+0xf6>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bea:	f043 0204 	orr.w	r2, r3, #4
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->PreviousState = I2C_STATE_NONE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d010      	beq.n	8004c30 <I2C_ITSlaveCplt+0x134>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c12:	4619      	mov	r1, r3
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 f89b 	bl	8004d50 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b28      	cmp	r3, #40	; 0x28
 8004c24:	d138      	bne.n	8004c98 <I2C_ITSlaveCplt+0x19c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004c26:	68f9      	ldr	r1, [r7, #12]
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f000 f83d 	bl	8004ca8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004c2e:	e033      	b.n	8004c98 <I2C_ITSlaveCplt+0x19c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c38:	d011      	beq.n	8004c5e <I2C_ITSlaveCplt+0x162>
    I2C_ITSlaveSeqCplt(hi2c);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7ff fe85 	bl	800494a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a18      	ldr	r2, [pc, #96]	; (8004ca4 <I2C_ITSlaveCplt+0x1a8>)
 8004c44:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2220      	movs	r2, #32
 8004c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7ff fa74 	bl	8004144 <HAL_I2C_ListenCpltCallback>
}
 8004c5c:	e01c      	b.n	8004c98 <I2C_ITSlaveCplt+0x19c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b22      	cmp	r3, #34	; 0x22
 8004c68:	d10b      	bne.n	8004c82 <I2C_ITSlaveCplt+0x186>
    hi2c->State = HAL_I2C_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f7ff fa4a 	bl	8004114 <HAL_I2C_SlaveRxCpltCallback>
}
 8004c80:	e00a      	b.n	8004c98 <I2C_ITSlaveCplt+0x19c>
    hi2c->State = HAL_I2C_STATE_READY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7ff fa34 	bl	8004100 <HAL_I2C_SlaveTxCpltCallback>
}
 8004c98:	bf00      	nop
 8004c9a:	3710      	adds	r7, #16
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	fe00e800 	.word	0xfe00e800
 8004ca4:	ffff0000 	.word	0xffff0000

08004ca8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a25      	ldr	r2, [pc, #148]	; (8004d4c <I2C_ITListenCplt+0xa4>)
 8004cb6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	089b      	lsrs	r3, r3, #2
 8004cd8:	f003 0301 	and.w	r3, r3, #1
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d022      	beq.n	8004d26 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cea:	b2d2      	uxtb	r2, r2
 8004cec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf2:	1c5a      	adds	r2, r3, #1
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d012      	beq.n	8004d26 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	3b01      	subs	r3, #1
 8004d14:	b29a      	uxth	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d1e:	f043 0204 	orr.w	r2, r3, #4
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004d26:	2107      	movs	r1, #7
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 fb21 	bl	8005370 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2210      	movs	r2, #16
 8004d34:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7ff fa00 	bl	8004144 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004d44:	bf00      	nop
 8004d46:	3708      	adds	r7, #8
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	ffff0000 	.word	0xffff0000

08004d50 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d60:	73fb      	strb	r3, [r7, #15]

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a55      	ldr	r2, [pc, #340]	; (8004ec4 <I2C_ITError+0x174>)
 8004d6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004d82:	7bfb      	ldrb	r3, [r7, #15]
 8004d84:	2b28      	cmp	r3, #40	; 0x28
 8004d86:	d005      	beq.n	8004d94 <I2C_ITError+0x44>
 8004d88:	7bfb      	ldrb	r3, [r7, #15]
 8004d8a:	2b29      	cmp	r3, #41	; 0x29
 8004d8c:	d002      	beq.n	8004d94 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004d8e:	7bfb      	ldrb	r3, [r7, #15]
 8004d90:	2b2a      	cmp	r3, #42	; 0x2a
 8004d92:	d10e      	bne.n	8004db2 <I2C_ITError+0x62>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004d94:	2103      	movs	r1, #3
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 faea 	bl	8005370 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2228      	movs	r2, #40	; 0x28
 8004da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a46      	ldr	r2, [pc, #280]	; (8004ec8 <I2C_ITError+0x178>)
 8004dae:	635a      	str	r2, [r3, #52]	; 0x34
 8004db0:	e013      	b.n	8004dda <I2C_ITError+0x8a>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004db2:	2107      	movs	r1, #7
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 fadb 	bl	8005370 <I2C_Disable_IRQ>

    /* If state is an abort treatment on goind, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b60      	cmp	r3, #96	; 0x60
 8004dc4:	d003      	beq.n	8004dce <I2C_ITError+0x7e>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2220      	movs	r2, #32
 8004dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004de4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004de8:	d123      	bne.n	8004e32 <I2C_ITError+0xe2>
  {
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004df8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d05c      	beq.n	8004ebc <I2C_ITError+0x16c>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e06:	4a31      	ldr	r2, [pc, #196]	; (8004ecc <I2C_ITError+0x17c>)
 8004e08:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e16:	4618      	mov	r0, r3
 8004e18:	f7fe fb8e 	bl	8003538 <HAL_DMA_Abort_IT>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d04c      	beq.n	8004ebc <I2C_ITError+0x16c>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e2c:	4610      	mov	r0, r2
 8004e2e:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e30:	e044      	b.n	8004ebc <I2C_ITError+0x16c>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e40:	d123      	bne.n	8004e8a <I2C_ITError+0x13a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e50:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d030      	beq.n	8004ebc <I2C_ITError+0x16c>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e5e:	4a1b      	ldr	r2, [pc, #108]	; (8004ecc <I2C_ITError+0x17c>)
 8004e60:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hi2c);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7fe fb62 	bl	8003538 <HAL_DMA_Abort_IT>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d020      	beq.n	8004ebc <I2C_ITError+0x16c>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004e84:	4610      	mov	r0, r2
 8004e86:	4798      	blx	r3
}
 8004e88:	e018      	b.n	8004ebc <I2C_ITError+0x16c>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b60      	cmp	r3, #96	; 0x60
 8004e94:	d10b      	bne.n	8004eae <I2C_ITError+0x15e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2220      	movs	r2, #32
 8004e9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7ff f974 	bl	8004194 <HAL_I2C_AbortCpltCallback>
}
 8004eac:	e006      	b.n	8004ebc <I2C_ITError+0x16c>
    __HAL_UNLOCK(hi2c);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7ff f962 	bl	8004180 <HAL_I2C_ErrorCallback>
}
 8004ebc:	bf00      	nop
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	ffff0000 	.word	0xffff0000
 8004ec8:	080041a9 	.word	0x080041a9
 8004ecc:	08005023 	.word	0x08005023

08004ed0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d103      	bne.n	8004eee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2200      	movs	r2, #0
 8004eec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	699b      	ldr	r3, [r3, #24]
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d007      	beq.n	8004f0c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699a      	ldr	r2, [r3, #24]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0201 	orr.w	r2, r2, #1
 8004f0a:	619a      	str	r2, [r3, #24]
  }
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f24:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f34:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d104      	bne.n	8004f4a <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004f40:	2112      	movs	r1, #18
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 f9a6 	bl	8005294 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004f48:	e02d      	b.n	8004fa6 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8004f52:	441a      	add	r2, r3
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	2bff      	cmp	r3, #255	; 0xff
 8004f60:	d903      	bls.n	8004f6a <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	22ff      	movs	r2, #255	; 0xff
 8004f66:	851a      	strh	r2, [r3, #40]	; 0x28
 8004f68:	e004      	b.n	8004f74 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	3328      	adds	r3, #40	; 0x28
 8004f84:	461a      	mov	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f8a:	f7fe fa75 	bl	8003478 <HAL_DMA_Start_IT>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d004      	beq.n	8004f9e <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004f94:	2110      	movs	r1, #16
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f7ff feda 	bl	8004d50 <I2C_ITError>
}
 8004f9c:	e003      	b.n	8004fa6 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004f9e:	2112      	movs	r1, #18
 8004fa0:	68f8      	ldr	r0, [r7, #12]
 8004fa2:	f000 f977 	bl	8005294 <I2C_Enable_IRQ>
}
 8004fa6:	bf00      	nop
 8004fa8:	3710      	adds	r7, #16
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	b084      	sub	sp, #16
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fbe:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d007      	beq.n	8004fd8 <I2C_DMAError+0x2a>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d101      	bne.n	8004fd8 <I2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d007      	beq.n	8004ff0 <I2C_DMAError+0x42>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <I2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 8004fec:	2301      	movs	r3, #1
 8004fee:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7fe fc4d 	bl	8003890 <HAL_DMA_GetError>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d00e      	beq.n	800501a <I2C_DMAError+0x6c>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00b      	beq.n	800501a <I2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	685a      	ldr	r2, [r3, #4]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005010:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005012:	2110      	movs	r1, #16
 8005014:	68b8      	ldr	r0, [r7, #8]
 8005016:	f7ff fe9b 	bl	8004d50 <I2C_ITError>
  }
}
 800501a:	bf00      	nop
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}

08005022 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b084      	sub	sp, #16
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005034:	2200      	movs	r2, #0
 8005036:	651a      	str	r2, [r3, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503c:	2200      	movs	r2, #0
 800503e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b60      	cmp	r3, #96	; 0x60
 800504a:	d107      	bne.n	800505c <I2C_DMAAbort+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2220      	movs	r2, #32
 8005050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005054:	68f8      	ldr	r0, [r7, #12]
 8005056:	f7ff f89d 	bl	8004194 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800505a:	e002      	b.n	8005062 <I2C_DMAAbort+0x40>
    HAL_I2C_ErrorCallback(hi2c);
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f7ff f88f 	bl	8004180 <HAL_I2C_ErrorCallback>
}
 8005062:	bf00      	nop
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b084      	sub	sp, #16
 800506e:	af00      	add	r7, sp, #0
 8005070:	60f8      	str	r0, [r7, #12]
 8005072:	60b9      	str	r1, [r7, #8]
 8005074:	603b      	str	r3, [r7, #0]
 8005076:	4613      	mov	r3, r2
 8005078:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800507a:	e022      	b.n	80050c2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005082:	d01e      	beq.n	80050c2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005084:	f7fd fda4 	bl	8002bd0 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	429a      	cmp	r2, r3
 8005092:	d302      	bcc.n	800509a <I2C_WaitOnFlagUntilTimeout+0x30>
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d113      	bne.n	80050c2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509e:	f043 0220 	orr.w	r2, r3, #32
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2220      	movs	r2, #32
 80050aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e00f      	b.n	80050e2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	699a      	ldr	r2, [r3, #24]
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4013      	ands	r3, r2
 80050cc:	68ba      	ldr	r2, [r7, #8]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	bf0c      	ite	eq
 80050d2:	2301      	moveq	r3, #1
 80050d4:	2300      	movne	r3, #0
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	461a      	mov	r2, r3
 80050da:	79fb      	ldrb	r3, [r7, #7]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d0cd      	beq.n	800507c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b084      	sub	sp, #16
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	60f8      	str	r0, [r7, #12]
 80050f2:	60b9      	str	r1, [r7, #8]
 80050f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80050f6:	e02c      	b.n	8005152 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	68b9      	ldr	r1, [r7, #8]
 80050fc:	68f8      	ldr	r0, [r7, #12]
 80050fe:	f000 f835 	bl	800516c <I2C_IsAcknowledgeFailed>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d001      	beq.n	800510c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e02a      	b.n	8005162 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005112:	d01e      	beq.n	8005152 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005114:	f7fd fd5c 	bl	8002bd0 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	68ba      	ldr	r2, [r7, #8]
 8005120:	429a      	cmp	r2, r3
 8005122:	d302      	bcc.n	800512a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d113      	bne.n	8005152 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800512e:	f043 0220 	orr.w	r2, r3, #32
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2220      	movs	r2, #32
 800513a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e007      	b.n	8005162 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	f003 0302 	and.w	r3, r3, #2
 800515c:	2b02      	cmp	r3, #2
 800515e:	d1cb      	bne.n	80050f8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
	...

0800516c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	f003 0310 	and.w	r3, r3, #16
 8005182:	2b10      	cmp	r3, #16
 8005184:	d151      	bne.n	800522a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005186:	e022      	b.n	80051ce <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800518e:	d01e      	beq.n	80051ce <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005190:	f7fd fd1e 	bl	8002bd0 <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	68ba      	ldr	r2, [r7, #8]
 800519c:	429a      	cmp	r2, r3
 800519e:	d302      	bcc.n	80051a6 <I2C_IsAcknowledgeFailed+0x3a>
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d113      	bne.n	80051ce <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051aa:	f043 0220 	orr.w	r2, r3, #32
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2220      	movs	r2, #32
 80051b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e02e      	b.n	800522c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	f003 0320 	and.w	r3, r3, #32
 80051d8:	2b20      	cmp	r3, #32
 80051da:	d1d5      	bne.n	8005188 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2210      	movs	r2, #16
 80051e2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2220      	movs	r2, #32
 80051ea:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80051ec:	68f8      	ldr	r0, [r7, #12]
 80051ee:	f7ff fe6f 	bl	8004ed0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	6859      	ldr	r1, [r3, #4]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	4b0d      	ldr	r3, [pc, #52]	; (8005234 <I2C_IsAcknowledgeFailed+0xc8>)
 80051fe:	400b      	ands	r3, r1
 8005200:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005206:	f043 0204 	orr.w	r2, r3, #4
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2220      	movs	r2, #32
 8005212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e000      	b.n	800522c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	fe00e800 	.word	0xfe00e800

08005238 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	607b      	str	r3, [r7, #4]
 8005242:	460b      	mov	r3, r1
 8005244:	817b      	strh	r3, [r7, #10]
 8005246:	4613      	mov	r3, r2
 8005248:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	0d5b      	lsrs	r3, r3, #21
 8005254:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005258:	4b0d      	ldr	r3, [pc, #52]	; (8005290 <I2C_TransferConfig+0x58>)
 800525a:	430b      	orrs	r3, r1
 800525c:	43db      	mvns	r3, r3
 800525e:	ea02 0103 	and.w	r1, r2, r3
 8005262:	897b      	ldrh	r3, [r7, #10]
 8005264:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005268:	7a7b      	ldrb	r3, [r7, #9]
 800526a:	041b      	lsls	r3, r3, #16
 800526c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005270:	431a      	orrs	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	431a      	orrs	r2, r3
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	431a      	orrs	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	430a      	orrs	r2, r1
 8005280:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005282:	bf00      	nop
 8005284:	3714      	adds	r7, #20
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	03ff63ff 	.word	0x03ff63ff

08005294 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	460b      	mov	r3, r1
 800529e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80052a0:	2300      	movs	r3, #0
 80052a2:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052a8:	4a2f      	ldr	r2, [pc, #188]	; (8005368 <I2C_Enable_IRQ+0xd4>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d004      	beq.n	80052b8 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80052b2:	4a2e      	ldr	r2, [pc, #184]	; (800536c <I2C_Enable_IRQ+0xd8>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d124      	bne.n	8005302 <I2C_Enable_IRQ+0x6e>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80052b8:	887b      	ldrh	r3, [r7, #2]
 80052ba:	f003 0304 	and.w	r3, r3, #4
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d003      	beq.n	80052ca <I2C_Enable_IRQ+0x36>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80052c8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 80052ca:	887b      	ldrh	r3, [r7, #2]
 80052cc:	f003 0311 	and.w	r3, r3, #17
 80052d0:	2b11      	cmp	r3, #17
 80052d2:	d103      	bne.n	80052dc <I2C_Enable_IRQ+0x48>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80052da:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80052dc:	887b      	ldrh	r3, [r7, #2]
 80052de:	f003 0312 	and.w	r3, r3, #18
 80052e2:	2b12      	cmp	r3, #18
 80052e4:	d103      	bne.n	80052ee <I2C_Enable_IRQ+0x5a>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f043 0320 	orr.w	r3, r3, #32
 80052ec:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 80052ee:	887b      	ldrh	r3, [r7, #2]
 80052f0:	f003 0312 	and.w	r3, r3, #18
 80052f4:	2b12      	cmp	r3, #18
 80052f6:	d128      	bne.n	800534a <I2C_Enable_IRQ+0xb6>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052fe:	60fb      	str	r3, [r7, #12]
    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 8005300:	e023      	b.n	800534a <I2C_Enable_IRQ+0xb6>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005302:	887b      	ldrh	r3, [r7, #2]
 8005304:	f003 0304 	and.w	r3, r3, #4
 8005308:	2b00      	cmp	r3, #0
 800530a:	d003      	beq.n	8005314 <I2C_Enable_IRQ+0x80>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8005312:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005314:	887b      	ldrh	r3, [r7, #2]
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d003      	beq.n	8005326 <I2C_Enable_IRQ+0x92>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8005324:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005326:	887b      	ldrh	r3, [r7, #2]
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d003      	beq.n	8005338 <I2C_Enable_IRQ+0xa4>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8005336:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8005338:	887b      	ldrh	r3, [r7, #2]
 800533a:	f003 0312 	and.w	r3, r3, #18
 800533e:	2b12      	cmp	r3, #18
 8005340:	d103      	bne.n	800534a <I2C_Enable_IRQ+0xb6>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f043 0320 	orr.w	r3, r3, #32
 8005348:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	6819      	ldr	r1, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	430a      	orrs	r2, r1
 8005358:	601a      	str	r2, [r3, #0]
}
 800535a:	bf00      	nop
 800535c:	3714      	adds	r7, #20
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	080043af 	.word	0x080043af
 800536c:	08004595 	.word	0x08004595

08005370 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	460b      	mov	r3, r1
 800537a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800537c:	2300      	movs	r3, #0
 800537e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005380:	887b      	ldrh	r3, [r7, #2]
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00f      	beq.n	80053aa <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8005390:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005398:	b2db      	uxtb	r3, r3
 800539a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800539e:	2b28      	cmp	r3, #40	; 0x28
 80053a0:	d003      	beq.n	80053aa <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80053a8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80053aa:	887b      	ldrh	r3, [r7, #2]
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00f      	beq.n	80053d4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80053ba:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80053c8:	2b28      	cmp	r3, #40	; 0x28
 80053ca:	d003      	beq.n	80053d4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80053d2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80053d4:	887b      	ldrh	r3, [r7, #2]
 80053d6:	f003 0304 	and.w	r3, r3, #4
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d003      	beq.n	80053e6 <I2C_Disable_IRQ+0x76>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80053e4:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 80053e6:	887b      	ldrh	r3, [r7, #2]
 80053e8:	f003 0311 	and.w	r3, r3, #17
 80053ec:	2b11      	cmp	r3, #17
 80053ee:	d103      	bne.n	80053f8 <I2C_Disable_IRQ+0x88>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80053f6:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80053f8:	887b      	ldrh	r3, [r7, #2]
 80053fa:	f003 0312 	and.w	r3, r3, #18
 80053fe:	2b12      	cmp	r3, #18
 8005400:	d103      	bne.n	800540a <I2C_Disable_IRQ+0x9a>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f043 0320 	orr.w	r3, r3, #32
 8005408:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 800540a:	887b      	ldrh	r3, [r7, #2]
 800540c:	f003 0312 	and.w	r3, r3, #18
 8005410:	2b12      	cmp	r3, #18
 8005412:	d103      	bne.n	800541c <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800541a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6819      	ldr	r1, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	43da      	mvns	r2, r3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	400a      	ands	r2, r1
 800542c:	601a      	str	r2, [r3, #0]
}
 800542e:	bf00      	nop
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr

0800543a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800543a:	b480      	push	{r7}
 800543c:	b083      	sub	sp, #12
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
 8005442:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b20      	cmp	r3, #32
 800544e:	d138      	bne.n	80054c2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005456:	2b01      	cmp	r3, #1
 8005458:	d101      	bne.n	800545e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800545a:	2302      	movs	r3, #2
 800545c:	e032      	b.n	80054c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2224      	movs	r2, #36	; 0x24
 800546a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 0201 	bic.w	r2, r2, #1
 800547c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800548c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	6819      	ldr	r1, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	430a      	orrs	r2, r1
 800549c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f042 0201 	orr.w	r2, r2, #1
 80054ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2220      	movs	r2, #32
 80054b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	e000      	b.n	80054c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80054c2:	2302      	movs	r3, #2
  }
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b20      	cmp	r3, #32
 80054e4:	d139      	bne.n	800555a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d101      	bne.n	80054f4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80054f0:	2302      	movs	r3, #2
 80054f2:	e033      	b.n	800555c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2224      	movs	r2, #36	; 0x24
 8005500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f022 0201 	bic.w	r2, r2, #1
 8005512:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005522:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	021b      	lsls	r3, r3, #8
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f042 0201 	orr.w	r2, r2, #1
 8005544:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2220      	movs	r2, #32
 800554a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005556:	2300      	movs	r3, #0
 8005558:	e000      	b.n	800555c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800555a:	2302      	movs	r3, #2
  }
}
 800555c:	4618      	mov	r0, r3
 800555e:	3714      	adds	r7, #20
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800556c:	4b05      	ldr	r3, [pc, #20]	; (8005584 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a04      	ldr	r2, [pc, #16]	; (8005584 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005572:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005576:	6013      	str	r3, [r2, #0]
}
 8005578:	bf00      	nop
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	40007000 	.word	0x40007000

08005588 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b082      	sub	sp, #8
 800558c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800558e:	2300      	movs	r3, #0
 8005590:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005592:	4b23      	ldr	r3, [pc, #140]	; (8005620 <HAL_PWREx_EnableOverDrive+0x98>)
 8005594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005596:	4a22      	ldr	r2, [pc, #136]	; (8005620 <HAL_PWREx_EnableOverDrive+0x98>)
 8005598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800559c:	6413      	str	r3, [r2, #64]	; 0x40
 800559e:	4b20      	ldr	r3, [pc, #128]	; (8005620 <HAL_PWREx_EnableOverDrive+0x98>)
 80055a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055a6:	603b      	str	r3, [r7, #0]
 80055a8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80055aa:	4b1e      	ldr	r3, [pc, #120]	; (8005624 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a1d      	ldr	r2, [pc, #116]	; (8005624 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055b4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055b6:	f7fd fb0b 	bl	8002bd0 <HAL_GetTick>
 80055ba:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80055bc:	e009      	b.n	80055d2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80055be:	f7fd fb07 	bl	8002bd0 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055cc:	d901      	bls.n	80055d2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e022      	b.n	8005618 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80055d2:	4b14      	ldr	r3, [pc, #80]	; (8005624 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055de:	d1ee      	bne.n	80055be <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80055e0:	4b10      	ldr	r3, [pc, #64]	; (8005624 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a0f      	ldr	r2, [pc, #60]	; (8005624 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055ea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055ec:	f7fd faf0 	bl	8002bd0 <HAL_GetTick>
 80055f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80055f2:	e009      	b.n	8005608 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80055f4:	f7fd faec 	bl	8002bd0 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005602:	d901      	bls.n	8005608 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005604:	2303      	movs	r3, #3
 8005606:	e007      	b.n	8005618 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005608:	4b06      	ldr	r3, [pc, #24]	; (8005624 <HAL_PWREx_EnableOverDrive+0x9c>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005610:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005614:	d1ee      	bne.n	80055f4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3708      	adds	r7, #8
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	40023800 	.word	0x40023800
 8005624:	40007000 	.word	0x40007000

08005628 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b086      	sub	sp, #24
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005630:	2300      	movs	r3, #0
 8005632:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e291      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	f000 8087 	beq.w	800575a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800564c:	4b96      	ldr	r3, [pc, #600]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 030c 	and.w	r3, r3, #12
 8005654:	2b04      	cmp	r3, #4
 8005656:	d00c      	beq.n	8005672 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005658:	4b93      	ldr	r3, [pc, #588]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f003 030c 	and.w	r3, r3, #12
 8005660:	2b08      	cmp	r3, #8
 8005662:	d112      	bne.n	800568a <HAL_RCC_OscConfig+0x62>
 8005664:	4b90      	ldr	r3, [pc, #576]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800566c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005670:	d10b      	bne.n	800568a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005672:	4b8d      	ldr	r3, [pc, #564]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d06c      	beq.n	8005758 <HAL_RCC_OscConfig+0x130>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d168      	bne.n	8005758 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e26b      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005692:	d106      	bne.n	80056a2 <HAL_RCC_OscConfig+0x7a>
 8005694:	4b84      	ldr	r3, [pc, #528]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a83      	ldr	r2, [pc, #524]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 800569a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800569e:	6013      	str	r3, [r2, #0]
 80056a0:	e02e      	b.n	8005700 <HAL_RCC_OscConfig+0xd8>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10c      	bne.n	80056c4 <HAL_RCC_OscConfig+0x9c>
 80056aa:	4b7f      	ldr	r3, [pc, #508]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a7e      	ldr	r2, [pc, #504]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056b4:	6013      	str	r3, [r2, #0]
 80056b6:	4b7c      	ldr	r3, [pc, #496]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a7b      	ldr	r2, [pc, #492]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	e01d      	b.n	8005700 <HAL_RCC_OscConfig+0xd8>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056cc:	d10c      	bne.n	80056e8 <HAL_RCC_OscConfig+0xc0>
 80056ce:	4b76      	ldr	r3, [pc, #472]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a75      	ldr	r2, [pc, #468]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056d8:	6013      	str	r3, [r2, #0]
 80056da:	4b73      	ldr	r3, [pc, #460]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a72      	ldr	r2, [pc, #456]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056e4:	6013      	str	r3, [r2, #0]
 80056e6:	e00b      	b.n	8005700 <HAL_RCC_OscConfig+0xd8>
 80056e8:	4b6f      	ldr	r3, [pc, #444]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a6e      	ldr	r2, [pc, #440]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056f2:	6013      	str	r3, [r2, #0]
 80056f4:	4b6c      	ldr	r3, [pc, #432]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a6b      	ldr	r2, [pc, #428]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80056fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d013      	beq.n	8005730 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005708:	f7fd fa62 	bl	8002bd0 <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005710:	f7fd fa5e 	bl	8002bd0 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b64      	cmp	r3, #100	; 0x64
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e21f      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005722:	4b61      	ldr	r3, [pc, #388]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d0f0      	beq.n	8005710 <HAL_RCC_OscConfig+0xe8>
 800572e:	e014      	b.n	800575a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005730:	f7fd fa4e 	bl	8002bd0 <HAL_GetTick>
 8005734:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005736:	e008      	b.n	800574a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005738:	f7fd fa4a 	bl	8002bd0 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	2b64      	cmp	r3, #100	; 0x64
 8005744:	d901      	bls.n	800574a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e20b      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800574a:	4b57      	ldr	r3, [pc, #348]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1f0      	bne.n	8005738 <HAL_RCC_OscConfig+0x110>
 8005756:	e000      	b.n	800575a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005758:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d069      	beq.n	800583a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005766:	4b50      	ldr	r3, [pc, #320]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f003 030c 	and.w	r3, r3, #12
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00b      	beq.n	800578a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005772:	4b4d      	ldr	r3, [pc, #308]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f003 030c 	and.w	r3, r3, #12
 800577a:	2b08      	cmp	r3, #8
 800577c:	d11c      	bne.n	80057b8 <HAL_RCC_OscConfig+0x190>
 800577e:	4b4a      	ldr	r3, [pc, #296]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d116      	bne.n	80057b8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800578a:	4b47      	ldr	r3, [pc, #284]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d005      	beq.n	80057a2 <HAL_RCC_OscConfig+0x17a>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d001      	beq.n	80057a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e1df      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057a2:	4b41      	ldr	r3, [pc, #260]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	00db      	lsls	r3, r3, #3
 80057b0:	493d      	ldr	r1, [pc, #244]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80057b2:	4313      	orrs	r3, r2
 80057b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057b6:	e040      	b.n	800583a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d023      	beq.n	8005808 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057c0:	4b39      	ldr	r3, [pc, #228]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a38      	ldr	r2, [pc, #224]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80057c6:	f043 0301 	orr.w	r3, r3, #1
 80057ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057cc:	f7fd fa00 	bl	8002bd0 <HAL_GetTick>
 80057d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057d2:	e008      	b.n	80057e6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057d4:	f7fd f9fc 	bl	8002bd0 <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e1bd      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057e6:	4b30      	ldr	r3, [pc, #192]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d0f0      	beq.n	80057d4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057f2:	4b2d      	ldr	r3, [pc, #180]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	00db      	lsls	r3, r3, #3
 8005800:	4929      	ldr	r1, [pc, #164]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005802:	4313      	orrs	r3, r2
 8005804:	600b      	str	r3, [r1, #0]
 8005806:	e018      	b.n	800583a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005808:	4b27      	ldr	r3, [pc, #156]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a26      	ldr	r2, [pc, #152]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 800580e:	f023 0301 	bic.w	r3, r3, #1
 8005812:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005814:	f7fd f9dc 	bl	8002bd0 <HAL_GetTick>
 8005818:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800581a:	e008      	b.n	800582e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800581c:	f7fd f9d8 	bl	8002bd0 <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	2b02      	cmp	r3, #2
 8005828:	d901      	bls.n	800582e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e199      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800582e:	4b1e      	ldr	r3, [pc, #120]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d1f0      	bne.n	800581c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0308 	and.w	r3, r3, #8
 8005842:	2b00      	cmp	r3, #0
 8005844:	d038      	beq.n	80058b8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	695b      	ldr	r3, [r3, #20]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d019      	beq.n	8005882 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800584e:	4b16      	ldr	r3, [pc, #88]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005850:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005852:	4a15      	ldr	r2, [pc, #84]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005854:	f043 0301 	orr.w	r3, r3, #1
 8005858:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800585a:	f7fd f9b9 	bl	8002bd0 <HAL_GetTick>
 800585e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005860:	e008      	b.n	8005874 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005862:	f7fd f9b5 	bl	8002bd0 <HAL_GetTick>
 8005866:	4602      	mov	r2, r0
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d901      	bls.n	8005874 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e176      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005874:	4b0c      	ldr	r3, [pc, #48]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005876:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0f0      	beq.n	8005862 <HAL_RCC_OscConfig+0x23a>
 8005880:	e01a      	b.n	80058b8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005882:	4b09      	ldr	r3, [pc, #36]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005884:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005886:	4a08      	ldr	r2, [pc, #32]	; (80058a8 <HAL_RCC_OscConfig+0x280>)
 8005888:	f023 0301 	bic.w	r3, r3, #1
 800588c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800588e:	f7fd f99f 	bl	8002bd0 <HAL_GetTick>
 8005892:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005894:	e00a      	b.n	80058ac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005896:	f7fd f99b 	bl	8002bd0 <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d903      	bls.n	80058ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e15c      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
 80058a8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058ac:	4b91      	ldr	r3, [pc, #580]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 80058ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058b0:	f003 0302 	and.w	r3, r3, #2
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1ee      	bne.n	8005896 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 0304 	and.w	r3, r3, #4
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 80a4 	beq.w	8005a0e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058c6:	4b8b      	ldr	r3, [pc, #556]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 80058c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d10d      	bne.n	80058ee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80058d2:	4b88      	ldr	r3, [pc, #544]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 80058d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d6:	4a87      	ldr	r2, [pc, #540]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 80058d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058dc:	6413      	str	r3, [r2, #64]	; 0x40
 80058de:	4b85      	ldr	r3, [pc, #532]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 80058e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058e6:	60bb      	str	r3, [r7, #8]
 80058e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058ea:	2301      	movs	r3, #1
 80058ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058ee:	4b82      	ldr	r3, [pc, #520]	; (8005af8 <HAL_RCC_OscConfig+0x4d0>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d118      	bne.n	800592c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80058fa:	4b7f      	ldr	r3, [pc, #508]	; (8005af8 <HAL_RCC_OscConfig+0x4d0>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a7e      	ldr	r2, [pc, #504]	; (8005af8 <HAL_RCC_OscConfig+0x4d0>)
 8005900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005906:	f7fd f963 	bl	8002bd0 <HAL_GetTick>
 800590a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800590c:	e008      	b.n	8005920 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800590e:	f7fd f95f 	bl	8002bd0 <HAL_GetTick>
 8005912:	4602      	mov	r2, r0
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	1ad3      	subs	r3, r2, r3
 8005918:	2b64      	cmp	r3, #100	; 0x64
 800591a:	d901      	bls.n	8005920 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e120      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005920:	4b75      	ldr	r3, [pc, #468]	; (8005af8 <HAL_RCC_OscConfig+0x4d0>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005928:	2b00      	cmp	r3, #0
 800592a:	d0f0      	beq.n	800590e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d106      	bne.n	8005942 <HAL_RCC_OscConfig+0x31a>
 8005934:	4b6f      	ldr	r3, [pc, #444]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005938:	4a6e      	ldr	r2, [pc, #440]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 800593a:	f043 0301 	orr.w	r3, r3, #1
 800593e:	6713      	str	r3, [r2, #112]	; 0x70
 8005940:	e02d      	b.n	800599e <HAL_RCC_OscConfig+0x376>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d10c      	bne.n	8005964 <HAL_RCC_OscConfig+0x33c>
 800594a:	4b6a      	ldr	r3, [pc, #424]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 800594c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800594e:	4a69      	ldr	r2, [pc, #420]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005950:	f023 0301 	bic.w	r3, r3, #1
 8005954:	6713      	str	r3, [r2, #112]	; 0x70
 8005956:	4b67      	ldr	r3, [pc, #412]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800595a:	4a66      	ldr	r2, [pc, #408]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 800595c:	f023 0304 	bic.w	r3, r3, #4
 8005960:	6713      	str	r3, [r2, #112]	; 0x70
 8005962:	e01c      	b.n	800599e <HAL_RCC_OscConfig+0x376>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	2b05      	cmp	r3, #5
 800596a:	d10c      	bne.n	8005986 <HAL_RCC_OscConfig+0x35e>
 800596c:	4b61      	ldr	r3, [pc, #388]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 800596e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005970:	4a60      	ldr	r2, [pc, #384]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005972:	f043 0304 	orr.w	r3, r3, #4
 8005976:	6713      	str	r3, [r2, #112]	; 0x70
 8005978:	4b5e      	ldr	r3, [pc, #376]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 800597a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800597c:	4a5d      	ldr	r2, [pc, #372]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 800597e:	f043 0301 	orr.w	r3, r3, #1
 8005982:	6713      	str	r3, [r2, #112]	; 0x70
 8005984:	e00b      	b.n	800599e <HAL_RCC_OscConfig+0x376>
 8005986:	4b5b      	ldr	r3, [pc, #364]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800598a:	4a5a      	ldr	r2, [pc, #360]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 800598c:	f023 0301 	bic.w	r3, r3, #1
 8005990:	6713      	str	r3, [r2, #112]	; 0x70
 8005992:	4b58      	ldr	r3, [pc, #352]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005996:	4a57      	ldr	r2, [pc, #348]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005998:	f023 0304 	bic.w	r3, r3, #4
 800599c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d015      	beq.n	80059d2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a6:	f7fd f913 	bl	8002bd0 <HAL_GetTick>
 80059aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059ac:	e00a      	b.n	80059c4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ae:	f7fd f90f 	bl	8002bd0 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80059bc:	4293      	cmp	r3, r2
 80059be:	d901      	bls.n	80059c4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e0ce      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c4:	4b4b      	ldr	r3, [pc, #300]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 80059c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d0ee      	beq.n	80059ae <HAL_RCC_OscConfig+0x386>
 80059d0:	e014      	b.n	80059fc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059d2:	f7fd f8fd 	bl	8002bd0 <HAL_GetTick>
 80059d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059d8:	e00a      	b.n	80059f0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059da:	f7fd f8f9 	bl	8002bd0 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d901      	bls.n	80059f0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e0b8      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059f0:	4b40      	ldr	r3, [pc, #256]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 80059f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f4:	f003 0302 	and.w	r3, r3, #2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1ee      	bne.n	80059da <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059fc:	7dfb      	ldrb	r3, [r7, #23]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d105      	bne.n	8005a0e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a02:	4b3c      	ldr	r3, [pc, #240]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a06:	4a3b      	ldr	r2, [pc, #236]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005a08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a0c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f000 80a4 	beq.w	8005b60 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a18:	4b36      	ldr	r3, [pc, #216]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f003 030c 	and.w	r3, r3, #12
 8005a20:	2b08      	cmp	r3, #8
 8005a22:	d06b      	beq.n	8005afc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	699b      	ldr	r3, [r3, #24]
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d149      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a2c:	4b31      	ldr	r3, [pc, #196]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a30      	ldr	r2, [pc, #192]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005a32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a38:	f7fd f8ca 	bl	8002bd0 <HAL_GetTick>
 8005a3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a40:	f7fd f8c6 	bl	8002bd0 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e087      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a52:	4b28      	ldr	r3, [pc, #160]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1f0      	bne.n	8005a40 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69da      	ldr	r2, [r3, #28]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a1b      	ldr	r3, [r3, #32]
 8005a66:	431a      	orrs	r2, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6c:	019b      	lsls	r3, r3, #6
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a74:	085b      	lsrs	r3, r3, #1
 8005a76:	3b01      	subs	r3, #1
 8005a78:	041b      	lsls	r3, r3, #16
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a80:	061b      	lsls	r3, r3, #24
 8005a82:	4313      	orrs	r3, r2
 8005a84:	4a1b      	ldr	r2, [pc, #108]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005a86:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005a8a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a8c:	4b19      	ldr	r3, [pc, #100]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a18      	ldr	r2, [pc, #96]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005a92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a98:	f7fd f89a 	bl	8002bd0 <HAL_GetTick>
 8005a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a9e:	e008      	b.n	8005ab2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aa0:	f7fd f896 	bl	8002bd0 <HAL_GetTick>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d901      	bls.n	8005ab2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	e057      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ab2:	4b10      	ldr	r3, [pc, #64]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0f0      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x478>
 8005abe:	e04f      	b.n	8005b60 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ac0:	4b0c      	ldr	r3, [pc, #48]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a0b      	ldr	r2, [pc, #44]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005ac6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005aca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005acc:	f7fd f880 	bl	8002bd0 <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ad2:	e008      	b.n	8005ae6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ad4:	f7fd f87c 	bl	8002bd0 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e03d      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ae6:	4b03      	ldr	r3, [pc, #12]	; (8005af4 <HAL_RCC_OscConfig+0x4cc>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d1f0      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x4ac>
 8005af2:	e035      	b.n	8005b60 <HAL_RCC_OscConfig+0x538>
 8005af4:	40023800 	.word	0x40023800
 8005af8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005afc:	4b1b      	ldr	r3, [pc, #108]	; (8005b6c <HAL_RCC_OscConfig+0x544>)
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	699b      	ldr	r3, [r3, #24]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d028      	beq.n	8005b5c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d121      	bne.n	8005b5c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d11a      	bne.n	8005b5c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b32:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d111      	bne.n	8005b5c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b42:	085b      	lsrs	r3, r3, #1
 8005b44:	3b01      	subs	r3, #1
 8005b46:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d107      	bne.n	8005b5c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b56:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d001      	beq.n	8005b60 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e000      	b.n	8005b62 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3718      	adds	r7, #24
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	40023800 	.word	0x40023800

08005b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d101      	bne.n	8005b88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e0d0      	b.n	8005d2a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b88:	4b6a      	ldr	r3, [pc, #424]	; (8005d34 <HAL_RCC_ClockConfig+0x1c4>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 030f 	and.w	r3, r3, #15
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d910      	bls.n	8005bb8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b96:	4b67      	ldr	r3, [pc, #412]	; (8005d34 <HAL_RCC_ClockConfig+0x1c4>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f023 020f 	bic.w	r2, r3, #15
 8005b9e:	4965      	ldr	r1, [pc, #404]	; (8005d34 <HAL_RCC_ClockConfig+0x1c4>)
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ba6:	4b63      	ldr	r3, [pc, #396]	; (8005d34 <HAL_RCC_ClockConfig+0x1c4>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 030f 	and.w	r3, r3, #15
 8005bae:	683a      	ldr	r2, [r7, #0]
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d001      	beq.n	8005bb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e0b8      	b.n	8005d2a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d020      	beq.n	8005c06 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0304 	and.w	r3, r3, #4
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d005      	beq.n	8005bdc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bd0:	4b59      	ldr	r3, [pc, #356]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	4a58      	ldr	r2, [pc, #352]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005bd6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005bda:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0308 	and.w	r3, r3, #8
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d005      	beq.n	8005bf4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005be8:	4b53      	ldr	r3, [pc, #332]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	4a52      	ldr	r2, [pc, #328]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005bee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005bf2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bf4:	4b50      	ldr	r3, [pc, #320]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	494d      	ldr	r1, [pc, #308]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d040      	beq.n	8005c94 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d107      	bne.n	8005c2a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c1a:	4b47      	ldr	r3, [pc, #284]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d115      	bne.n	8005c52 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e07f      	b.n	8005d2a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d107      	bne.n	8005c42 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c32:	4b41      	ldr	r3, [pc, #260]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d109      	bne.n	8005c52 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e073      	b.n	8005d2a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c42:	4b3d      	ldr	r3, [pc, #244]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e06b      	b.n	8005d2a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c52:	4b39      	ldr	r3, [pc, #228]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f023 0203 	bic.w	r2, r3, #3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	4936      	ldr	r1, [pc, #216]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005c60:	4313      	orrs	r3, r2
 8005c62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c64:	f7fc ffb4 	bl	8002bd0 <HAL_GetTick>
 8005c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c6a:	e00a      	b.n	8005c82 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c6c:	f7fc ffb0 	bl	8002bd0 <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e053      	b.n	8005d2a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c82:	4b2d      	ldr	r3, [pc, #180]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f003 020c 	and.w	r2, r3, #12
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d1eb      	bne.n	8005c6c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c94:	4b27      	ldr	r3, [pc, #156]	; (8005d34 <HAL_RCC_ClockConfig+0x1c4>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 030f 	and.w	r3, r3, #15
 8005c9c:	683a      	ldr	r2, [r7, #0]
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d210      	bcs.n	8005cc4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ca2:	4b24      	ldr	r3, [pc, #144]	; (8005d34 <HAL_RCC_ClockConfig+0x1c4>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f023 020f 	bic.w	r2, r3, #15
 8005caa:	4922      	ldr	r1, [pc, #136]	; (8005d34 <HAL_RCC_ClockConfig+0x1c4>)
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cb2:	4b20      	ldr	r3, [pc, #128]	; (8005d34 <HAL_RCC_ClockConfig+0x1c4>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 030f 	and.w	r3, r3, #15
 8005cba:	683a      	ldr	r2, [r7, #0]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d001      	beq.n	8005cc4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e032      	b.n	8005d2a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0304 	and.w	r3, r3, #4
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d008      	beq.n	8005ce2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cd0:	4b19      	ldr	r3, [pc, #100]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	4916      	ldr	r1, [pc, #88]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0308 	and.w	r3, r3, #8
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d009      	beq.n	8005d02 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005cee:	4b12      	ldr	r3, [pc, #72]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	00db      	lsls	r3, r3, #3
 8005cfc:	490e      	ldr	r1, [pc, #56]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d02:	f000 f821 	bl	8005d48 <HAL_RCC_GetSysClockFreq>
 8005d06:	4601      	mov	r1, r0
 8005d08:	4b0b      	ldr	r3, [pc, #44]	; (8005d38 <HAL_RCC_ClockConfig+0x1c8>)
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	091b      	lsrs	r3, r3, #4
 8005d0e:	f003 030f 	and.w	r3, r3, #15
 8005d12:	4a0a      	ldr	r2, [pc, #40]	; (8005d3c <HAL_RCC_ClockConfig+0x1cc>)
 8005d14:	5cd3      	ldrb	r3, [r2, r3]
 8005d16:	fa21 f303 	lsr.w	r3, r1, r3
 8005d1a:	4a09      	ldr	r2, [pc, #36]	; (8005d40 <HAL_RCC_ClockConfig+0x1d0>)
 8005d1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005d1e:	4b09      	ldr	r3, [pc, #36]	; (8005d44 <HAL_RCC_ClockConfig+0x1d4>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4618      	mov	r0, r3
 8005d24:	f7fc ff10 	bl	8002b48 <HAL_InitTick>

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	40023c00 	.word	0x40023c00
 8005d38:	40023800 	.word	0x40023800
 8005d3c:	08009560 	.word	0x08009560
 8005d40:	20000004 	.word	0x20000004
 8005d44:	20000008 	.word	0x20000008

08005d48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d4a:	b085      	sub	sp, #20
 8005d4c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	607b      	str	r3, [r7, #4]
 8005d52:	2300      	movs	r3, #0
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	2300      	movs	r3, #0
 8005d58:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d5e:	4b63      	ldr	r3, [pc, #396]	; (8005eec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f003 030c 	and.w	r3, r3, #12
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d007      	beq.n	8005d7a <HAL_RCC_GetSysClockFreq+0x32>
 8005d6a:	2b08      	cmp	r3, #8
 8005d6c:	d008      	beq.n	8005d80 <HAL_RCC_GetSysClockFreq+0x38>
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f040 80b4 	bne.w	8005edc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d74:	4b5e      	ldr	r3, [pc, #376]	; (8005ef0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005d76:	60bb      	str	r3, [r7, #8]
      break;
 8005d78:	e0b3      	b.n	8005ee2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d7a:	4b5e      	ldr	r3, [pc, #376]	; (8005ef4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005d7c:	60bb      	str	r3, [r7, #8]
      break;
 8005d7e:	e0b0      	b.n	8005ee2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d80:	4b5a      	ldr	r3, [pc, #360]	; (8005eec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d88:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005d8a:	4b58      	ldr	r3, [pc, #352]	; (8005eec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d04a      	beq.n	8005e2c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d96:	4b55      	ldr	r3, [pc, #340]	; (8005eec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	099b      	lsrs	r3, r3, #6
 8005d9c:	f04f 0400 	mov.w	r4, #0
 8005da0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005da4:	f04f 0200 	mov.w	r2, #0
 8005da8:	ea03 0501 	and.w	r5, r3, r1
 8005dac:	ea04 0602 	and.w	r6, r4, r2
 8005db0:	4629      	mov	r1, r5
 8005db2:	4632      	mov	r2, r6
 8005db4:	f04f 0300 	mov.w	r3, #0
 8005db8:	f04f 0400 	mov.w	r4, #0
 8005dbc:	0154      	lsls	r4, r2, #5
 8005dbe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005dc2:	014b      	lsls	r3, r1, #5
 8005dc4:	4619      	mov	r1, r3
 8005dc6:	4622      	mov	r2, r4
 8005dc8:	1b49      	subs	r1, r1, r5
 8005dca:	eb62 0206 	sbc.w	r2, r2, r6
 8005dce:	f04f 0300 	mov.w	r3, #0
 8005dd2:	f04f 0400 	mov.w	r4, #0
 8005dd6:	0194      	lsls	r4, r2, #6
 8005dd8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005ddc:	018b      	lsls	r3, r1, #6
 8005dde:	1a5b      	subs	r3, r3, r1
 8005de0:	eb64 0402 	sbc.w	r4, r4, r2
 8005de4:	f04f 0100 	mov.w	r1, #0
 8005de8:	f04f 0200 	mov.w	r2, #0
 8005dec:	00e2      	lsls	r2, r4, #3
 8005dee:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005df2:	00d9      	lsls	r1, r3, #3
 8005df4:	460b      	mov	r3, r1
 8005df6:	4614      	mov	r4, r2
 8005df8:	195b      	adds	r3, r3, r5
 8005dfa:	eb44 0406 	adc.w	r4, r4, r6
 8005dfe:	f04f 0100 	mov.w	r1, #0
 8005e02:	f04f 0200 	mov.w	r2, #0
 8005e06:	0262      	lsls	r2, r4, #9
 8005e08:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005e0c:	0259      	lsls	r1, r3, #9
 8005e0e:	460b      	mov	r3, r1
 8005e10:	4614      	mov	r4, r2
 8005e12:	4618      	mov	r0, r3
 8005e14:	4621      	mov	r1, r4
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f04f 0400 	mov.w	r4, #0
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	4623      	mov	r3, r4
 8005e20:	f7fa fe6c 	bl	8000afc <__aeabi_uldivmod>
 8005e24:	4603      	mov	r3, r0
 8005e26:	460c      	mov	r4, r1
 8005e28:	60fb      	str	r3, [r7, #12]
 8005e2a:	e049      	b.n	8005ec0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e2c:	4b2f      	ldr	r3, [pc, #188]	; (8005eec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	099b      	lsrs	r3, r3, #6
 8005e32:	f04f 0400 	mov.w	r4, #0
 8005e36:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005e3a:	f04f 0200 	mov.w	r2, #0
 8005e3e:	ea03 0501 	and.w	r5, r3, r1
 8005e42:	ea04 0602 	and.w	r6, r4, r2
 8005e46:	4629      	mov	r1, r5
 8005e48:	4632      	mov	r2, r6
 8005e4a:	f04f 0300 	mov.w	r3, #0
 8005e4e:	f04f 0400 	mov.w	r4, #0
 8005e52:	0154      	lsls	r4, r2, #5
 8005e54:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005e58:	014b      	lsls	r3, r1, #5
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	4622      	mov	r2, r4
 8005e5e:	1b49      	subs	r1, r1, r5
 8005e60:	eb62 0206 	sbc.w	r2, r2, r6
 8005e64:	f04f 0300 	mov.w	r3, #0
 8005e68:	f04f 0400 	mov.w	r4, #0
 8005e6c:	0194      	lsls	r4, r2, #6
 8005e6e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005e72:	018b      	lsls	r3, r1, #6
 8005e74:	1a5b      	subs	r3, r3, r1
 8005e76:	eb64 0402 	sbc.w	r4, r4, r2
 8005e7a:	f04f 0100 	mov.w	r1, #0
 8005e7e:	f04f 0200 	mov.w	r2, #0
 8005e82:	00e2      	lsls	r2, r4, #3
 8005e84:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005e88:	00d9      	lsls	r1, r3, #3
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	4614      	mov	r4, r2
 8005e8e:	195b      	adds	r3, r3, r5
 8005e90:	eb44 0406 	adc.w	r4, r4, r6
 8005e94:	f04f 0100 	mov.w	r1, #0
 8005e98:	f04f 0200 	mov.w	r2, #0
 8005e9c:	02a2      	lsls	r2, r4, #10
 8005e9e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005ea2:	0299      	lsls	r1, r3, #10
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	4614      	mov	r4, r2
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	4621      	mov	r1, r4
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f04f 0400 	mov.w	r4, #0
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	4623      	mov	r3, r4
 8005eb6:	f7fa fe21 	bl	8000afc <__aeabi_uldivmod>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	460c      	mov	r4, r1
 8005ebe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005ec0:	4b0a      	ldr	r3, [pc, #40]	; (8005eec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	0c1b      	lsrs	r3, r3, #16
 8005ec6:	f003 0303 	and.w	r3, r3, #3
 8005eca:	3301      	adds	r3, #1
 8005ecc:	005b      	lsls	r3, r3, #1
 8005ece:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ed8:	60bb      	str	r3, [r7, #8]
      break;
 8005eda:	e002      	b.n	8005ee2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005edc:	4b04      	ldr	r3, [pc, #16]	; (8005ef0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005ede:	60bb      	str	r3, [r7, #8]
      break;
 8005ee0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ee2:	68bb      	ldr	r3, [r7, #8]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3714      	adds	r7, #20
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eec:	40023800 	.word	0x40023800
 8005ef0:	00f42400 	.word	0x00f42400
 8005ef4:	007a1200 	.word	0x007a1200

08005ef8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005efc:	4b03      	ldr	r3, [pc, #12]	; (8005f0c <HAL_RCC_GetHCLKFreq+0x14>)
 8005efe:	681b      	ldr	r3, [r3, #0]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	20000004 	.word	0x20000004

08005f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f14:	f7ff fff0 	bl	8005ef8 <HAL_RCC_GetHCLKFreq>
 8005f18:	4601      	mov	r1, r0
 8005f1a:	4b05      	ldr	r3, [pc, #20]	; (8005f30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	0a9b      	lsrs	r3, r3, #10
 8005f20:	f003 0307 	and.w	r3, r3, #7
 8005f24:	4a03      	ldr	r2, [pc, #12]	; (8005f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f26:	5cd3      	ldrb	r3, [r2, r3]
 8005f28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	40023800 	.word	0x40023800
 8005f34:	08009570 	.word	0x08009570

08005f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f3c:	f7ff ffdc 	bl	8005ef8 <HAL_RCC_GetHCLKFreq>
 8005f40:	4601      	mov	r1, r0
 8005f42:	4b05      	ldr	r3, [pc, #20]	; (8005f58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	0b5b      	lsrs	r3, r3, #13
 8005f48:	f003 0307 	and.w	r3, r3, #7
 8005f4c:	4a03      	ldr	r2, [pc, #12]	; (8005f5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f4e:	5cd3      	ldrb	r3, [r2, r3]
 8005f50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	40023800 	.word	0x40023800
 8005f5c:	08009570 	.word	0x08009570

08005f60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8005f70:	2300      	movs	r3, #0
 8005f72:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005f74:	2300      	movs	r3, #0
 8005f76:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0301 	and.w	r3, r3, #1
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d012      	beq.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005f84:	4b65      	ldr	r3, [pc, #404]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	4a64      	ldr	r2, [pc, #400]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f8a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005f8e:	6093      	str	r3, [r2, #8]
 8005f90:	4b62      	ldr	r3, [pc, #392]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f92:	689a      	ldr	r2, [r3, #8]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f98:	4960      	ldr	r1, [pc, #384]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d017      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005fb6:	4b59      	ldr	r3, [pc, #356]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005fb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fbc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fc4:	4955      	ldr	r1, [pc, #340]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005fd4:	d101      	bne.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d017      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005ff2:	4b4a      	ldr	r3, [pc, #296]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ff4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ff8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006000:	4946      	ldr	r1, [pc, #280]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006002:	4313      	orrs	r3, r2
 8006004:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800600c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006010:	d101      	bne.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8006012:	2301      	movs	r3, #1
 8006014:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 800601e:	2301      	movs	r3, #1
 8006020:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0320 	and.w	r3, r3, #32
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 808b 	beq.w	8006146 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006030:	4b3a      	ldr	r3, [pc, #232]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006034:	4a39      	ldr	r2, [pc, #228]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006036:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800603a:	6413      	str	r3, [r2, #64]	; 0x40
 800603c:	4b37      	ldr	r3, [pc, #220]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800603e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006040:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006044:	60fb      	str	r3, [r7, #12]
 8006046:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006048:	4b35      	ldr	r3, [pc, #212]	; (8006120 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a34      	ldr	r2, [pc, #208]	; (8006120 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800604e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006052:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006054:	f7fc fdbc 	bl	8002bd0 <HAL_GetTick>
 8006058:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800605a:	e008      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800605c:	f7fc fdb8 	bl	8002bd0 <HAL_GetTick>
 8006060:	4602      	mov	r2, r0
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	1ad3      	subs	r3, r2, r3
 8006066:	2b64      	cmp	r3, #100	; 0x64
 8006068:	d901      	bls.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e2ba      	b.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800606e:	4b2c      	ldr	r3, [pc, #176]	; (8006120 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006076:	2b00      	cmp	r3, #0
 8006078:	d0f0      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800607a:	4b28      	ldr	r3, [pc, #160]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800607c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800607e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006082:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d035      	beq.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800608e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	429a      	cmp	r2, r3
 8006096:	d02e      	beq.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006098:	4b20      	ldr	r3, [pc, #128]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800609a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800609c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060a0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80060a2:	4b1e      	ldr	r3, [pc, #120]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a6:	4a1d      	ldr	r2, [pc, #116]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060ac:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80060ae:	4b1b      	ldr	r3, [pc, #108]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b2:	4a1a      	ldr	r2, [pc, #104]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060b8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80060ba:	4a18      	ldr	r2, [pc, #96]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80060c0:	4b16      	ldr	r3, [pc, #88]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d114      	bne.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060cc:	f7fc fd80 	bl	8002bd0 <HAL_GetTick>
 80060d0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060d2:	e00a      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060d4:	f7fc fd7c 	bl	8002bd0 <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	f241 3288 	movw	r2, #5000	; 0x1388
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d901      	bls.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e27c      	b.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x684>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ea:	4b0c      	ldr	r3, [pc, #48]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d0ee      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006102:	d111      	bne.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8006104:	4b05      	ldr	r3, [pc, #20]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8006110:	4b04      	ldr	r3, [pc, #16]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006112:	400b      	ands	r3, r1
 8006114:	4901      	ldr	r1, [pc, #4]	; (800611c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006116:	4313      	orrs	r3, r2
 8006118:	608b      	str	r3, [r1, #8]
 800611a:	e00b      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800611c:	40023800 	.word	0x40023800
 8006120:	40007000 	.word	0x40007000
 8006124:	0ffffcff 	.word	0x0ffffcff
 8006128:	4ba3      	ldr	r3, [pc, #652]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	4aa2      	ldr	r2, [pc, #648]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800612e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006132:	6093      	str	r3, [r2, #8]
 8006134:	4ba0      	ldr	r3, [pc, #640]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006136:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006140:	499d      	ldr	r1, [pc, #628]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006142:	4313      	orrs	r3, r2
 8006144:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0310 	and.w	r3, r3, #16
 800614e:	2b00      	cmp	r3, #0
 8006150:	d010      	beq.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006152:	4b99      	ldr	r3, [pc, #612]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006154:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006158:	4a97      	ldr	r2, [pc, #604]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800615a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800615e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006162:	4b95      	ldr	r3, [pc, #596]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006164:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616c:	4992      	ldr	r1, [pc, #584]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800616e:	4313      	orrs	r3, r2
 8006170:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d00a      	beq.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006180:	4b8d      	ldr	r3, [pc, #564]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006182:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006186:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800618e:	498a      	ldr	r1, [pc, #552]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006190:	4313      	orrs	r3, r2
 8006192:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00a      	beq.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80061a2:	4b85      	ldr	r3, [pc, #532]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80061a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061b0:	4981      	ldr	r1, [pc, #516]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80061b2:	4313      	orrs	r3, r2
 80061b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d00a      	beq.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80061c4:	4b7c      	ldr	r3, [pc, #496]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80061c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061d2:	4979      	ldr	r1, [pc, #484]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80061d4:	4313      	orrs	r3, r2
 80061d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00a      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061e6:	4b74      	ldr	r3, [pc, #464]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80061e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ec:	f023 0203 	bic.w	r2, r3, #3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061f4:	4970      	ldr	r1, [pc, #448]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80061f6:	4313      	orrs	r3, r2
 80061f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00a      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006208:	4b6b      	ldr	r3, [pc, #428]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800620a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800620e:	f023 020c 	bic.w	r2, r3, #12
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006216:	4968      	ldr	r1, [pc, #416]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006218:	4313      	orrs	r3, r2
 800621a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006226:	2b00      	cmp	r3, #0
 8006228:	d00a      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800622a:	4b63      	ldr	r3, [pc, #396]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800622c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006230:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006238:	495f      	ldr	r1, [pc, #380]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800623a:	4313      	orrs	r3, r2
 800623c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006248:	2b00      	cmp	r3, #0
 800624a:	d00a      	beq.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800624c:	4b5a      	ldr	r3, [pc, #360]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800624e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006252:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800625a:	4957      	ldr	r1, [pc, #348]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800625c:	4313      	orrs	r3, r2
 800625e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800626a:	2b00      	cmp	r3, #0
 800626c:	d00a      	beq.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800626e:	4b52      	ldr	r3, [pc, #328]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006270:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006274:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800627c:	494e      	ldr	r1, [pc, #312]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800627e:	4313      	orrs	r3, r2
 8006280:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800628c:	2b00      	cmp	r3, #0
 800628e:	d00a      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006290:	4b49      	ldr	r3, [pc, #292]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006296:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800629e:	4946      	ldr	r1, [pc, #280]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062a0:	4313      	orrs	r3, r2
 80062a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00a      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80062b2:	4b41      	ldr	r3, [pc, #260]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c0:	493d      	ldr	r1, [pc, #244]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062c2:	4313      	orrs	r3, r2
 80062c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d00a      	beq.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80062d4:	4b38      	ldr	r3, [pc, #224]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062e2:	4935      	ldr	r1, [pc, #212]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062e4:	4313      	orrs	r3, r2
 80062e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d011      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80062f6:	4b30      	ldr	r3, [pc, #192]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80062f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062fc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006304:	492c      	ldr	r1, [pc, #176]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006306:	4313      	orrs	r3, r2
 8006308:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006310:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006314:	d101      	bne.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8006316:	2301      	movs	r3, #1
 8006318:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00a      	beq.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006326:	4b24      	ldr	r3, [pc, #144]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006328:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800632c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006334:	4920      	ldr	r1, [pc, #128]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006336:	4313      	orrs	r3, r2
 8006338:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00a      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006348:	4b1b      	ldr	r3, [pc, #108]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800634a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800634e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006356:	4918      	ldr	r1, [pc, #96]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006358:	4313      	orrs	r3, r2
 800635a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00a      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800636a:	4b13      	ldr	r3, [pc, #76]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800636c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006370:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006378:	490f      	ldr	r1, [pc, #60]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800637a:	4313      	orrs	r3, r2
 800637c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d005      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800638e:	f040 809c 	bne.w	80064ca <HAL_RCCEx_PeriphCLKConfig+0x56a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006392:	4b09      	ldr	r3, [pc, #36]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a08      	ldr	r2, [pc, #32]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006398:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800639c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800639e:	f7fc fc17 	bl	8002bd0 <HAL_GetTick>
 80063a2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80063a4:	e00a      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80063a6:	f7fc fc13 	bl	8002bd0 <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b64      	cmp	r3, #100	; 0x64
 80063b2:	d903      	bls.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e115      	b.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80063b8:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80063bc:	4b8b      	ldr	r3, [pc, #556]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1ee      	bne.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x446>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0301 	and.w	r3, r3, #1
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d017      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d113      	bne.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80063dc:	4b83      	ldr	r3, [pc, #524]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80063de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063e2:	0e1b      	lsrs	r3, r3, #24
 80063e4:	f003 030f 	and.w	r3, r3, #15
 80063e8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	019a      	lsls	r2, r3, #6
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	061b      	lsls	r3, r3, #24
 80063f4:	431a      	orrs	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	071b      	lsls	r3, r3, #28
 80063fc:	497b      	ldr	r1, [pc, #492]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80063fe:	4313      	orrs	r3, r2
 8006400:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800640c:	2b00      	cmp	r3, #0
 800640e:	d004      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006414:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006418:	d00a      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006422:	2b00      	cmp	r3, #0
 8006424:	d024      	beq.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x510>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800642e:	d11f      	bne.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x510>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006430:	4b6e      	ldr	r3, [pc, #440]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006432:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006436:	0f1b      	lsrs	r3, r3, #28
 8006438:	f003 0307 	and.w	r3, r3, #7
 800643c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	019a      	lsls	r2, r3, #6
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	061b      	lsls	r3, r3, #24
 800644a:	431a      	orrs	r2, r3
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	071b      	lsls	r3, r3, #28
 8006450:	4966      	ldr	r1, [pc, #408]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006452:	4313      	orrs	r3, r2
 8006454:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006458:	4b64      	ldr	r3, [pc, #400]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800645a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800645e:	f023 021f 	bic.w	r2, r3, #31
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	3b01      	subs	r3, #1
 8006468:	4960      	ldr	r1, [pc, #384]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800646a:	4313      	orrs	r3, r2
 800646c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00d      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x538>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	019a      	lsls	r2, r3, #6
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	061b      	lsls	r3, r3, #24
 8006488:	431a      	orrs	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	071b      	lsls	r3, r3, #28
 8006490:	4956      	ldr	r1, [pc, #344]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006492:	4313      	orrs	r3, r2
 8006494:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006498:	4b54      	ldr	r3, [pc, #336]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a53      	ldr	r2, [pc, #332]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800649e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80064a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064a4:	f7fc fb94 	bl	8002bd0 <HAL_GetTick>
 80064a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064aa:	e008      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80064ac:	f7fc fb90 	bl	8002bd0 <HAL_GetTick>
 80064b0:	4602      	mov	r2, r0
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	1ad3      	subs	r3, r2, r3
 80064b6:	2b64      	cmp	r3, #100	; 0x64
 80064b8:	d901      	bls.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x55e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	e092      	b.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064be:	4b4b      	ldr	r3, [pc, #300]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d0f0      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x54c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	f040 8088 	bne.w	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x682>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80064d2:	4b46      	ldr	r3, [pc, #280]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a45      	ldr	r2, [pc, #276]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80064d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064de:	f7fc fb77 	bl	8002bd0 <HAL_GetTick>
 80064e2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80064e4:	e008      	b.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x598>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80064e6:	f7fc fb73 	bl	8002bd0 <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	2b64      	cmp	r3, #100	; 0x64
 80064f2:	d901      	bls.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x598>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e075      	b.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80064f8:	4b3c      	ldr	r3, [pc, #240]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006500:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006504:	d0ef      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x586>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d003      	beq.n	800651a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006516:	2b00      	cmp	r3, #0
 8006518:	d009      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006522:	2b00      	cmp	r3, #0
 8006524:	d024      	beq.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0x610>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652a:	2b00      	cmp	r3, #0
 800652c:	d120      	bne.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0x610>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800652e:	4b2f      	ldr	r3, [pc, #188]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006534:	0c1b      	lsrs	r3, r3, #16
 8006536:	f003 0303 	and.w	r3, r3, #3
 800653a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	019a      	lsls	r2, r3, #6
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	041b      	lsls	r3, r3, #16
 8006546:	431a      	orrs	r2, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	061b      	lsls	r3, r3, #24
 800654e:	4927      	ldr	r1, [pc, #156]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006550:	4313      	orrs	r3, r2
 8006552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006556:	4b25      	ldr	r3, [pc, #148]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006558:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800655c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a1b      	ldr	r3, [r3, #32]
 8006564:	3b01      	subs	r3, #1
 8006566:	021b      	lsls	r3, r3, #8
 8006568:	4920      	ldr	r1, [pc, #128]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800656a:	4313      	orrs	r3, r2
 800656c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006578:	2b00      	cmp	r3, #0
 800657a:	d018      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006580:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006584:	d113      	bne.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x64e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006586:	4b19      	ldr	r3, [pc, #100]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800658c:	0e1b      	lsrs	r3, r3, #24
 800658e:	f003 030f 	and.w	r3, r3, #15
 8006592:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	019a      	lsls	r2, r3, #6
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	041b      	lsls	r3, r3, #16
 80065a0:	431a      	orrs	r2, r3
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	061b      	lsls	r3, r3, #24
 80065a6:	4911      	ldr	r1, [pc, #68]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80065a8:	4313      	orrs	r3, r2
 80065aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80065ae:	4b0f      	ldr	r3, [pc, #60]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a0e      	ldr	r2, [pc, #56]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80065b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065ba:	f7fc fb09 	bl	8002bd0 <HAL_GetTick>
 80065be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80065c0:	e008      	b.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x674>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80065c2:	f7fc fb05 	bl	8002bd0 <HAL_GetTick>
 80065c6:	4602      	mov	r2, r0
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	1ad3      	subs	r3, r2, r3
 80065cc:	2b64      	cmp	r3, #100	; 0x64
 80065ce:	d901      	bls.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x674>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e007      	b.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80065d4:	4b05      	ldr	r3, [pc, #20]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065e0:	d1ef      	bne.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
      }
    }
  }
  return HAL_OK;
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3720      	adds	r7, #32
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	40023800 	.word	0x40023800

080065f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d101      	bne.n	8006602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e01d      	b.n	800663e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d106      	bne.n	800661c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7fb feae 	bl	8002378 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2202      	movs	r2, #2
 8006620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	3304      	adds	r3, #4
 800662c:	4619      	mov	r1, r3
 800662e:	4610      	mov	r0, r2
 8006630:	f000 fd48 	bl	80070c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b082      	sub	sp, #8
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e01d      	b.n	8006694 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b00      	cmp	r3, #0
 8006662:	d106      	bne.n	8006672 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f7fb ff27 	bl	80024c0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2202      	movs	r2, #2
 8006676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	3304      	adds	r3, #4
 8006682:	4619      	mov	r1, r3
 8006684:	4610      	mov	r0, r2
 8006686:	f000 fd1d 	bl	80070c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3708      	adds	r7, #8
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d101      	bne.n	80066ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e01d      	b.n	80066ea <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d106      	bne.n	80066c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f7fb fedc 	bl	8002480 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2202      	movs	r2, #2
 80066cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	3304      	adds	r3, #4
 80066d8:	4619      	mov	r1, r3
 80066da:	4610      	mov	r0, r2
 80066dc:	f000 fcf2 	bl	80070c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3708      	adds	r7, #8
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
	...

080066f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	2201      	movs	r2, #1
 8006704:	6839      	ldr	r1, [r7, #0]
 8006706:	4618      	mov	r0, r3
 8006708:	f001 fa0b 	bl	8007b22 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a17      	ldr	r2, [pc, #92]	; (8006770 <HAL_TIM_PWM_Start+0x7c>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d004      	beq.n	8006720 <HAL_TIM_PWM_Start+0x2c>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a16      	ldr	r2, [pc, #88]	; (8006774 <HAL_TIM_PWM_Start+0x80>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d101      	bne.n	8006724 <HAL_TIM_PWM_Start+0x30>
 8006720:	2301      	movs	r3, #1
 8006722:	e000      	b.n	8006726 <HAL_TIM_PWM_Start+0x32>
 8006724:	2300      	movs	r3, #0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d007      	beq.n	800673a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006738:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	689a      	ldr	r2, [r3, #8]
 8006740:	4b0d      	ldr	r3, [pc, #52]	; (8006778 <HAL_TIM_PWM_Start+0x84>)
 8006742:	4013      	ands	r3, r2
 8006744:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2b06      	cmp	r3, #6
 800674a:	d00b      	beq.n	8006764 <HAL_TIM_PWM_Start+0x70>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006752:	d007      	beq.n	8006764 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f042 0201 	orr.w	r2, r2, #1
 8006762:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	40010000 	.word	0x40010000
 8006774:	40010400 	.word	0x40010400
 8006778:	00010007 	.word	0x00010007

0800677c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b082      	sub	sp, #8
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e01d      	b.n	80067ca <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d106      	bne.n	80067a8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 f815 	bl	80067d2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2202      	movs	r2, #2
 80067ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	3304      	adds	r3, #4
 80067b8:	4619      	mov	r1, r3
 80067ba:	4610      	mov	r0, r2
 80067bc:	f000 fc82 	bl	80070c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3708      	adds	r7, #8
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}

080067d2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80067d2:	b480      	push	{r7}
 80067d4:	b083      	sub	sp, #12
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80067da:	bf00      	nop
 80067dc:	370c      	adds	r7, #12
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
	...

080067e8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	2b0c      	cmp	r3, #12
 80067f6:	d841      	bhi.n	800687c <HAL_TIM_IC_Start_IT+0x94>
 80067f8:	a201      	add	r2, pc, #4	; (adr r2, 8006800 <HAL_TIM_IC_Start_IT+0x18>)
 80067fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067fe:	bf00      	nop
 8006800:	08006835 	.word	0x08006835
 8006804:	0800687d 	.word	0x0800687d
 8006808:	0800687d 	.word	0x0800687d
 800680c:	0800687d 	.word	0x0800687d
 8006810:	08006847 	.word	0x08006847
 8006814:	0800687d 	.word	0x0800687d
 8006818:	0800687d 	.word	0x0800687d
 800681c:	0800687d 	.word	0x0800687d
 8006820:	08006859 	.word	0x08006859
 8006824:	0800687d 	.word	0x0800687d
 8006828:	0800687d 	.word	0x0800687d
 800682c:	0800687d 	.word	0x0800687d
 8006830:	0800686b 	.word	0x0800686b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68da      	ldr	r2, [r3, #12]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f042 0202 	orr.w	r2, r2, #2
 8006842:	60da      	str	r2, [r3, #12]
      break;
 8006844:	e01b      	b.n	800687e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68da      	ldr	r2, [r3, #12]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f042 0204 	orr.w	r2, r2, #4
 8006854:	60da      	str	r2, [r3, #12]
      break;
 8006856:	e012      	b.n	800687e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68da      	ldr	r2, [r3, #12]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f042 0208 	orr.w	r2, r2, #8
 8006866:	60da      	str	r2, [r3, #12]
      break;
 8006868:	e009      	b.n	800687e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68da      	ldr	r2, [r3, #12]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f042 0210 	orr.w	r2, r2, #16
 8006878:	60da      	str	r2, [r3, #12]
      break;
 800687a:	e000      	b.n	800687e <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 800687c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2201      	movs	r2, #1
 8006884:	6839      	ldr	r1, [r7, #0]
 8006886:	4618      	mov	r0, r3
 8006888:	f001 f94b 	bl	8007b22 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	689a      	ldr	r2, [r3, #8]
 8006892:	4b0b      	ldr	r3, [pc, #44]	; (80068c0 <HAL_TIM_IC_Start_IT+0xd8>)
 8006894:	4013      	ands	r3, r2
 8006896:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2b06      	cmp	r3, #6
 800689c:	d00b      	beq.n	80068b6 <HAL_TIM_IC_Start_IT+0xce>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068a4:	d007      	beq.n	80068b6 <HAL_TIM_IC_Start_IT+0xce>
  {
    __HAL_TIM_ENABLE(htim);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f042 0201 	orr.w	r2, r2, #1
 80068b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068b6:	2300      	movs	r3, #0
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	00010007 	.word	0x00010007

080068c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d122      	bne.n	8006920 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	f003 0302 	and.w	r3, r3, #2
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d11b      	bne.n	8006920 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f06f 0202 	mvn.w	r2, #2
 80068f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	699b      	ldr	r3, [r3, #24]
 80068fe:	f003 0303 	and.w	r3, r3, #3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d003      	beq.n	800690e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7fa fe0e 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 800690c:	e005      	b.n	800691a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 fbba 	bl	8007088 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 fbc1 	bl	800709c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	f003 0304 	and.w	r3, r3, #4
 800692a:	2b04      	cmp	r3, #4
 800692c:	d122      	bne.n	8006974 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	f003 0304 	and.w	r3, r3, #4
 8006938:	2b04      	cmp	r3, #4
 800693a:	d11b      	bne.n	8006974 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f06f 0204 	mvn.w	r2, #4
 8006944:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2202      	movs	r2, #2
 800694a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006956:	2b00      	cmp	r3, #0
 8006958:	d003      	beq.n	8006962 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7fa fde4 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 8006960:	e005      	b.n	800696e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 fb90 	bl	8007088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 fb97 	bl	800709c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	f003 0308 	and.w	r3, r3, #8
 800697e:	2b08      	cmp	r3, #8
 8006980:	d122      	bne.n	80069c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	f003 0308 	and.w	r3, r3, #8
 800698c:	2b08      	cmp	r3, #8
 800698e:	d11b      	bne.n	80069c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f06f 0208 	mvn.w	r2, #8
 8006998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2204      	movs	r2, #4
 800699e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	69db      	ldr	r3, [r3, #28]
 80069a6:	f003 0303 	and.w	r3, r3, #3
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d003      	beq.n	80069b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7fa fdba 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 80069b4:	e005      	b.n	80069c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 fb66 	bl	8007088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 fb6d 	bl	800709c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	f003 0310 	and.w	r3, r3, #16
 80069d2:	2b10      	cmp	r3, #16
 80069d4:	d122      	bne.n	8006a1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	f003 0310 	and.w	r3, r3, #16
 80069e0:	2b10      	cmp	r3, #16
 80069e2:	d11b      	bne.n	8006a1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f06f 0210 	mvn.w	r2, #16
 80069ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2208      	movs	r2, #8
 80069f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	69db      	ldr	r3, [r3, #28]
 80069fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d003      	beq.n	8006a0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7fa fd90 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 8006a08:	e005      	b.n	8006a16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 fb3c 	bl	8007088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f000 fb43 	bl	800709c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	691b      	ldr	r3, [r3, #16]
 8006a22:	f003 0301 	and.w	r3, r3, #1
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d10e      	bne.n	8006a48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	f003 0301 	and.w	r3, r3, #1
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d107      	bne.n	8006a48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f06f 0201 	mvn.w	r2, #1
 8006a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 fb16 	bl	8007074 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a52:	2b80      	cmp	r3, #128	; 0x80
 8006a54:	d10e      	bne.n	8006a74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a60:	2b80      	cmp	r3, #128	; 0x80
 8006a62:	d107      	bne.n	8006a74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f001 f914 	bl	8007c9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a82:	d10e      	bne.n	8006aa2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a8e:	2b80      	cmp	r3, #128	; 0x80
 8006a90:	d107      	bne.n	8006aa2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f001 f907 	bl	8007cb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aac:	2b40      	cmp	r3, #64	; 0x40
 8006aae:	d10e      	bne.n	8006ace <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aba:	2b40      	cmp	r3, #64	; 0x40
 8006abc:	d107      	bne.n	8006ace <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ac6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f000 faf1 	bl	80070b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	f003 0320 	and.w	r3, r3, #32
 8006ad8:	2b20      	cmp	r3, #32
 8006ada:	d10e      	bne.n	8006afa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	f003 0320 	and.w	r3, r3, #32
 8006ae6:	2b20      	cmp	r3, #32
 8006ae8:	d107      	bne.n	8006afa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f06f 0220 	mvn.w	r2, #32
 8006af2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f001 f8c7 	bl	8007c88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006afa:	bf00      	nop
 8006afc:	3708      	adds	r7, #8
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
	...

08006b04 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d101      	bne.n	8006b1e <HAL_TIM_OC_ConfigChannel+0x1a>
 8006b1a:	2302      	movs	r3, #2
 8006b1c:	e06c      	b.n	8006bf8 <HAL_TIM_OC_ConfigChannel+0xf4>
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2202      	movs	r2, #2
 8006b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2b14      	cmp	r3, #20
 8006b32:	d857      	bhi.n	8006be4 <HAL_TIM_OC_ConfigChannel+0xe0>
 8006b34:	a201      	add	r2, pc, #4	; (adr r2, 8006b3c <HAL_TIM_OC_ConfigChannel+0x38>)
 8006b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3a:	bf00      	nop
 8006b3c:	08006b91 	.word	0x08006b91
 8006b40:	08006be5 	.word	0x08006be5
 8006b44:	08006be5 	.word	0x08006be5
 8006b48:	08006be5 	.word	0x08006be5
 8006b4c:	08006b9f 	.word	0x08006b9f
 8006b50:	08006be5 	.word	0x08006be5
 8006b54:	08006be5 	.word	0x08006be5
 8006b58:	08006be5 	.word	0x08006be5
 8006b5c:	08006bad 	.word	0x08006bad
 8006b60:	08006be5 	.word	0x08006be5
 8006b64:	08006be5 	.word	0x08006be5
 8006b68:	08006be5 	.word	0x08006be5
 8006b6c:	08006bbb 	.word	0x08006bbb
 8006b70:	08006be5 	.word	0x08006be5
 8006b74:	08006be5 	.word	0x08006be5
 8006b78:	08006be5 	.word	0x08006be5
 8006b7c:	08006bc9 	.word	0x08006bc9
 8006b80:	08006be5 	.word	0x08006be5
 8006b84:	08006be5 	.word	0x08006be5
 8006b88:	08006be5 	.word	0x08006be5
 8006b8c:	08006bd7 	.word	0x08006bd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68b9      	ldr	r1, [r7, #8]
 8006b96:	4618      	mov	r0, r3
 8006b98:	f000 fb34 	bl	8007204 <TIM_OC1_SetConfig>
      break;
 8006b9c:	e023      	b.n	8006be6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	68b9      	ldr	r1, [r7, #8]
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f000 fb9f 	bl	80072e8 <TIM_OC2_SetConfig>
      break;
 8006baa:	e01c      	b.n	8006be6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	68b9      	ldr	r1, [r7, #8]
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f000 fc10 	bl	80073d8 <TIM_OC3_SetConfig>
      break;
 8006bb8:	e015      	b.n	8006be6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68b9      	ldr	r1, [r7, #8]
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 fc7f 	bl	80074c4 <TIM_OC4_SetConfig>
      break;
 8006bc6:	e00e      	b.n	8006be6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68b9      	ldr	r1, [r7, #8]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f000 fcd0 	bl	8007574 <TIM_OC5_SetConfig>
      break;
 8006bd4:	e007      	b.n	8006be6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68b9      	ldr	r1, [r7, #8]
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f000 fd1b 	bl	8007618 <TIM_OC6_SetConfig>
      break;
 8006be2:	e000      	b.n	8006be6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 8006be4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2201      	movs	r2, #1
 8006bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d101      	bne.n	8006c1a <HAL_TIM_IC_ConfigChannel+0x1a>
 8006c16:	2302      	movs	r3, #2
 8006c18:	e08a      	b.n	8006d30 <HAL_TIM_IC_ConfigChannel+0x130>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2202      	movs	r2, #2
 8006c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d11b      	bne.n	8006c68 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6818      	ldr	r0, [r3, #0]
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	6819      	ldr	r1, [r3, #0]
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	f000 fdc6 	bl	80077d0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	699a      	ldr	r2, [r3, #24]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f022 020c 	bic.w	r2, r2, #12
 8006c52:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	6999      	ldr	r1, [r3, #24]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	689a      	ldr	r2, [r3, #8]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	430a      	orrs	r2, r1
 8006c64:	619a      	str	r2, [r3, #24]
 8006c66:	e05a      	b.n	8006d1e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b04      	cmp	r3, #4
 8006c6c:	d11c      	bne.n	8006ca8 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	6818      	ldr	r0, [r3, #0]
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	6819      	ldr	r1, [r3, #0]
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	685a      	ldr	r2, [r3, #4]
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	f000 fe4a 	bl	8007916 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	699a      	ldr	r2, [r3, #24]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006c90:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	6999      	ldr	r1, [r3, #24]
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	021a      	lsls	r2, r3, #8
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	430a      	orrs	r2, r1
 8006ca4:	619a      	str	r2, [r3, #24]
 8006ca6:	e03a      	b.n	8006d1e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2b08      	cmp	r3, #8
 8006cac:	d11b      	bne.n	8006ce6 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6818      	ldr	r0, [r3, #0]
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	6819      	ldr	r1, [r3, #0]
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	685a      	ldr	r2, [r3, #4]
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	f000 fe97 	bl	80079f0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	69da      	ldr	r2, [r3, #28]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 020c 	bic.w	r2, r2, #12
 8006cd0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	69d9      	ldr	r1, [r3, #28]
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	689a      	ldr	r2, [r3, #8]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	61da      	str	r2, [r3, #28]
 8006ce4:	e01b      	b.n	8006d1e <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6818      	ldr	r0, [r3, #0]
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	6819      	ldr	r1, [r3, #0]
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	685a      	ldr	r2, [r3, #4]
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	f000 feb7 	bl	8007a68 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	69da      	ldr	r2, [r3, #28]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d08:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	69d9      	ldr	r1, [r3, #28]
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	021a      	lsls	r2, r3, #8
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2201      	movs	r2, #1
 8006d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d101      	bne.n	8006d52 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006d4e:	2302      	movs	r3, #2
 8006d50:	e105      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x226>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2202      	movs	r2, #2
 8006d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b14      	cmp	r3, #20
 8006d66:	f200 80f0 	bhi.w	8006f4a <HAL_TIM_PWM_ConfigChannel+0x212>
 8006d6a:	a201      	add	r2, pc, #4	; (adr r2, 8006d70 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d70:	08006dc5 	.word	0x08006dc5
 8006d74:	08006f4b 	.word	0x08006f4b
 8006d78:	08006f4b 	.word	0x08006f4b
 8006d7c:	08006f4b 	.word	0x08006f4b
 8006d80:	08006e05 	.word	0x08006e05
 8006d84:	08006f4b 	.word	0x08006f4b
 8006d88:	08006f4b 	.word	0x08006f4b
 8006d8c:	08006f4b 	.word	0x08006f4b
 8006d90:	08006e47 	.word	0x08006e47
 8006d94:	08006f4b 	.word	0x08006f4b
 8006d98:	08006f4b 	.word	0x08006f4b
 8006d9c:	08006f4b 	.word	0x08006f4b
 8006da0:	08006e87 	.word	0x08006e87
 8006da4:	08006f4b 	.word	0x08006f4b
 8006da8:	08006f4b 	.word	0x08006f4b
 8006dac:	08006f4b 	.word	0x08006f4b
 8006db0:	08006ec9 	.word	0x08006ec9
 8006db4:	08006f4b 	.word	0x08006f4b
 8006db8:	08006f4b 	.word	0x08006f4b
 8006dbc:	08006f4b 	.word	0x08006f4b
 8006dc0:	08006f09 	.word	0x08006f09
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68b9      	ldr	r1, [r7, #8]
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f000 fa1a 	bl	8007204 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	699a      	ldr	r2, [r3, #24]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f042 0208 	orr.w	r2, r2, #8
 8006dde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	699a      	ldr	r2, [r3, #24]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f022 0204 	bic.w	r2, r2, #4
 8006dee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	6999      	ldr	r1, [r3, #24]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	691a      	ldr	r2, [r3, #16]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	430a      	orrs	r2, r1
 8006e00:	619a      	str	r2, [r3, #24]
      break;
 8006e02:	e0a3      	b.n	8006f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68b9      	ldr	r1, [r7, #8]
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f000 fa6c 	bl	80072e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	699a      	ldr	r2, [r3, #24]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	699a      	ldr	r2, [r3, #24]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	6999      	ldr	r1, [r3, #24]
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	021a      	lsls	r2, r3, #8
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	430a      	orrs	r2, r1
 8006e42:	619a      	str	r2, [r3, #24]
      break;
 8006e44:	e082      	b.n	8006f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68b9      	ldr	r1, [r7, #8]
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f000 fac3 	bl	80073d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	69da      	ldr	r2, [r3, #28]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f042 0208 	orr.w	r2, r2, #8
 8006e60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	69da      	ldr	r2, [r3, #28]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f022 0204 	bic.w	r2, r2, #4
 8006e70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	69d9      	ldr	r1, [r3, #28]
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	691a      	ldr	r2, [r3, #16]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	430a      	orrs	r2, r1
 8006e82:	61da      	str	r2, [r3, #28]
      break;
 8006e84:	e062      	b.n	8006f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68b9      	ldr	r1, [r7, #8]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f000 fb19 	bl	80074c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	69da      	ldr	r2, [r3, #28]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ea0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	69da      	ldr	r2, [r3, #28]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	69d9      	ldr	r1, [r3, #28]
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	021a      	lsls	r2, r3, #8
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	430a      	orrs	r2, r1
 8006ec4:	61da      	str	r2, [r3, #28]
      break;
 8006ec6:	e041      	b.n	8006f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68b9      	ldr	r1, [r7, #8]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f000 fb50 	bl	8007574 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f042 0208 	orr.w	r2, r2, #8
 8006ee2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0204 	bic.w	r2, r2, #4
 8006ef2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	691a      	ldr	r2, [r3, #16]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	430a      	orrs	r2, r1
 8006f04:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006f06:	e021      	b.n	8006f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68b9      	ldr	r1, [r7, #8]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 fb82 	bl	8007618 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f22:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f32:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	021a      	lsls	r2, r3, #8
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	430a      	orrs	r2, r1
 8006f46:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006f48:	e000      	b.n	8006f4c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8006f4a:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop

08006f68 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b082      	sub	sp, #8
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d101      	bne.n	8006f80 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	e031      	b.n	8006fe4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2202      	movs	r2, #2
 8006f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006f90:	6839      	ldr	r1, [r7, #0]
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 fb94 	bl	80076c0 <TIM_SlaveTimer_SetConfig>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d009      	beq.n	8006fb2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e018      	b.n	8006fe4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68da      	ldr	r2, [r3, #12]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fc0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68da      	ldr	r2, [r3, #12]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006fd0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3708      	adds	r7, #8
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b085      	sub	sp, #20
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	2b0c      	cmp	r3, #12
 8006ffe:	d831      	bhi.n	8007064 <HAL_TIM_ReadCapturedValue+0x78>
 8007000:	a201      	add	r2, pc, #4	; (adr r2, 8007008 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007006:	bf00      	nop
 8007008:	0800703d 	.word	0x0800703d
 800700c:	08007065 	.word	0x08007065
 8007010:	08007065 	.word	0x08007065
 8007014:	08007065 	.word	0x08007065
 8007018:	08007047 	.word	0x08007047
 800701c:	08007065 	.word	0x08007065
 8007020:	08007065 	.word	0x08007065
 8007024:	08007065 	.word	0x08007065
 8007028:	08007051 	.word	0x08007051
 800702c:	08007065 	.word	0x08007065
 8007030:	08007065 	.word	0x08007065
 8007034:	08007065 	.word	0x08007065
 8007038:	0800705b 	.word	0x0800705b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007042:	60fb      	str	r3, [r7, #12]

      break;
 8007044:	e00f      	b.n	8007066 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800704c:	60fb      	str	r3, [r7, #12]

      break;
 800704e:	e00a      	b.n	8007066 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007056:	60fb      	str	r3, [r7, #12]

      break;
 8007058:	e005      	b.n	8007066 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007060:	60fb      	str	r3, [r7, #12]

      break;
 8007062:	e000      	b.n	8007066 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007064:	bf00      	nop
  }

  return tmpreg;
 8007066:	68fb      	ldr	r3, [r7, #12]
}
 8007068:	4618      	mov	r0, r3
 800706a:	3714      	adds	r7, #20
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007074:	b480      	push	{r7}
 8007076:	b083      	sub	sp, #12
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800707c:	bf00      	nop
 800707e:	370c      	adds	r7, #12
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007090:	bf00      	nop
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070a4:	bf00      	nop
 80070a6:	370c      	adds	r7, #12
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr

080070b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b083      	sub	sp, #12
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070b8:	bf00      	nop
 80070ba:	370c      	adds	r7, #12
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a40      	ldr	r2, [pc, #256]	; (80071d8 <TIM_Base_SetConfig+0x114>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d013      	beq.n	8007104 <TIM_Base_SetConfig+0x40>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070e2:	d00f      	beq.n	8007104 <TIM_Base_SetConfig+0x40>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	4a3d      	ldr	r2, [pc, #244]	; (80071dc <TIM_Base_SetConfig+0x118>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d00b      	beq.n	8007104 <TIM_Base_SetConfig+0x40>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4a3c      	ldr	r2, [pc, #240]	; (80071e0 <TIM_Base_SetConfig+0x11c>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d007      	beq.n	8007104 <TIM_Base_SetConfig+0x40>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4a3b      	ldr	r2, [pc, #236]	; (80071e4 <TIM_Base_SetConfig+0x120>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d003      	beq.n	8007104 <TIM_Base_SetConfig+0x40>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	4a3a      	ldr	r2, [pc, #232]	; (80071e8 <TIM_Base_SetConfig+0x124>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d108      	bne.n	8007116 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800710a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	4313      	orrs	r3, r2
 8007114:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4a2f      	ldr	r2, [pc, #188]	; (80071d8 <TIM_Base_SetConfig+0x114>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d02b      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007124:	d027      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a2c      	ldr	r2, [pc, #176]	; (80071dc <TIM_Base_SetConfig+0x118>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d023      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	4a2b      	ldr	r2, [pc, #172]	; (80071e0 <TIM_Base_SetConfig+0x11c>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d01f      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4a2a      	ldr	r2, [pc, #168]	; (80071e4 <TIM_Base_SetConfig+0x120>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d01b      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	4a29      	ldr	r2, [pc, #164]	; (80071e8 <TIM_Base_SetConfig+0x124>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d017      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a28      	ldr	r2, [pc, #160]	; (80071ec <TIM_Base_SetConfig+0x128>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d013      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a27      	ldr	r2, [pc, #156]	; (80071f0 <TIM_Base_SetConfig+0x12c>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d00f      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a26      	ldr	r2, [pc, #152]	; (80071f4 <TIM_Base_SetConfig+0x130>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d00b      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a25      	ldr	r2, [pc, #148]	; (80071f8 <TIM_Base_SetConfig+0x134>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d007      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a24      	ldr	r2, [pc, #144]	; (80071fc <TIM_Base_SetConfig+0x138>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d003      	beq.n	8007176 <TIM_Base_SetConfig+0xb2>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a23      	ldr	r2, [pc, #140]	; (8007200 <TIM_Base_SetConfig+0x13c>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d108      	bne.n	8007188 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800717c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	4313      	orrs	r3, r2
 8007186:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	695b      	ldr	r3, [r3, #20]
 8007192:	4313      	orrs	r3, r2
 8007194:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	689a      	ldr	r2, [r3, #8]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a0a      	ldr	r2, [pc, #40]	; (80071d8 <TIM_Base_SetConfig+0x114>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d003      	beq.n	80071bc <TIM_Base_SetConfig+0xf8>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a0c      	ldr	r2, [pc, #48]	; (80071e8 <TIM_Base_SetConfig+0x124>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d103      	bne.n	80071c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	691a      	ldr	r2, [r3, #16]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	615a      	str	r2, [r3, #20]
}
 80071ca:	bf00      	nop
 80071cc:	3714      	adds	r7, #20
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr
 80071d6:	bf00      	nop
 80071d8:	40010000 	.word	0x40010000
 80071dc:	40000400 	.word	0x40000400
 80071e0:	40000800 	.word	0x40000800
 80071e4:	40000c00 	.word	0x40000c00
 80071e8:	40010400 	.word	0x40010400
 80071ec:	40014000 	.word	0x40014000
 80071f0:	40014400 	.word	0x40014400
 80071f4:	40014800 	.word	0x40014800
 80071f8:	40001800 	.word	0x40001800
 80071fc:	40001c00 	.word	0x40001c00
 8007200:	40002000 	.word	0x40002000

08007204 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007204:	b480      	push	{r7}
 8007206:	b087      	sub	sp, #28
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a1b      	ldr	r3, [r3, #32]
 8007212:	f023 0201 	bic.w	r2, r3, #1
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a1b      	ldr	r3, [r3, #32]
 800721e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	699b      	ldr	r3, [r3, #24]
 800722a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	4b2b      	ldr	r3, [pc, #172]	; (80072dc <TIM_OC1_SetConfig+0xd8>)
 8007230:	4013      	ands	r3, r2
 8007232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f023 0303 	bic.w	r3, r3, #3
 800723a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68fa      	ldr	r2, [r7, #12]
 8007242:	4313      	orrs	r3, r2
 8007244:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	f023 0302 	bic.w	r3, r3, #2
 800724c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	4313      	orrs	r3, r2
 8007256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4a21      	ldr	r2, [pc, #132]	; (80072e0 <TIM_OC1_SetConfig+0xdc>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d003      	beq.n	8007268 <TIM_OC1_SetConfig+0x64>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4a20      	ldr	r2, [pc, #128]	; (80072e4 <TIM_OC1_SetConfig+0xe0>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d10c      	bne.n	8007282 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	f023 0308 	bic.w	r3, r3, #8
 800726e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	697a      	ldr	r2, [r7, #20]
 8007276:	4313      	orrs	r3, r2
 8007278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	f023 0304 	bic.w	r3, r3, #4
 8007280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a16      	ldr	r2, [pc, #88]	; (80072e0 <TIM_OC1_SetConfig+0xdc>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d003      	beq.n	8007292 <TIM_OC1_SetConfig+0x8e>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a15      	ldr	r2, [pc, #84]	; (80072e4 <TIM_OC1_SetConfig+0xe0>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d111      	bne.n	80072b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007298:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	695b      	ldr	r3, [r3, #20]
 80072a6:	693a      	ldr	r2, [r7, #16]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	699b      	ldr	r3, [r3, #24]
 80072b0:	693a      	ldr	r2, [r7, #16]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	685a      	ldr	r2, [r3, #4]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	697a      	ldr	r2, [r7, #20]
 80072ce:	621a      	str	r2, [r3, #32]
}
 80072d0:	bf00      	nop
 80072d2:	371c      	adds	r7, #28
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr
 80072dc:	fffeff8f 	.word	0xfffeff8f
 80072e0:	40010000 	.word	0x40010000
 80072e4:	40010400 	.word	0x40010400

080072e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b087      	sub	sp, #28
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	f023 0210 	bic.w	r2, r3, #16
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a1b      	ldr	r3, [r3, #32]
 8007302:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	699b      	ldr	r3, [r3, #24]
 800730e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	4b2e      	ldr	r3, [pc, #184]	; (80073cc <TIM_OC2_SetConfig+0xe4>)
 8007314:	4013      	ands	r3, r2
 8007316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800731e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	021b      	lsls	r3, r3, #8
 8007326:	68fa      	ldr	r2, [r7, #12]
 8007328:	4313      	orrs	r3, r2
 800732a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	f023 0320 	bic.w	r3, r3, #32
 8007332:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	011b      	lsls	r3, r3, #4
 800733a:	697a      	ldr	r2, [r7, #20]
 800733c:	4313      	orrs	r3, r2
 800733e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a23      	ldr	r2, [pc, #140]	; (80073d0 <TIM_OC2_SetConfig+0xe8>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d003      	beq.n	8007350 <TIM_OC2_SetConfig+0x68>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a22      	ldr	r2, [pc, #136]	; (80073d4 <TIM_OC2_SetConfig+0xec>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d10d      	bne.n	800736c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007356:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	011b      	lsls	r3, r3, #4
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	4313      	orrs	r3, r2
 8007362:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800736a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a18      	ldr	r2, [pc, #96]	; (80073d0 <TIM_OC2_SetConfig+0xe8>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d003      	beq.n	800737c <TIM_OC2_SetConfig+0x94>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a17      	ldr	r2, [pc, #92]	; (80073d4 <TIM_OC2_SetConfig+0xec>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d113      	bne.n	80073a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007382:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800738a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	695b      	ldr	r3, [r3, #20]
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	693a      	ldr	r2, [r7, #16]
 8007394:	4313      	orrs	r3, r2
 8007396:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	699b      	ldr	r3, [r3, #24]
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	693a      	ldr	r2, [r7, #16]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	693a      	ldr	r2, [r7, #16]
 80073a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	68fa      	ldr	r2, [r7, #12]
 80073ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	685a      	ldr	r2, [r3, #4]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	697a      	ldr	r2, [r7, #20]
 80073bc:	621a      	str	r2, [r3, #32]
}
 80073be:	bf00      	nop
 80073c0:	371c      	adds	r7, #28
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	feff8fff 	.word	0xfeff8fff
 80073d0:	40010000 	.word	0x40010000
 80073d4:	40010400 	.word	0x40010400

080073d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073d8:	b480      	push	{r7}
 80073da:	b087      	sub	sp, #28
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a1b      	ldr	r3, [r3, #32]
 80073e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a1b      	ldr	r3, [r3, #32]
 80073f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	69db      	ldr	r3, [r3, #28]
 80073fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	4b2d      	ldr	r3, [pc, #180]	; (80074b8 <TIM_OC3_SetConfig+0xe0>)
 8007404:	4013      	ands	r3, r2
 8007406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f023 0303 	bic.w	r3, r3, #3
 800740e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	4313      	orrs	r3, r2
 8007418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	021b      	lsls	r3, r3, #8
 8007428:	697a      	ldr	r2, [r7, #20]
 800742a:	4313      	orrs	r3, r2
 800742c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a22      	ldr	r2, [pc, #136]	; (80074bc <TIM_OC3_SetConfig+0xe4>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d003      	beq.n	800743e <TIM_OC3_SetConfig+0x66>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a21      	ldr	r2, [pc, #132]	; (80074c0 <TIM_OC3_SetConfig+0xe8>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d10d      	bne.n	800745a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007444:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	021b      	lsls	r3, r3, #8
 800744c:	697a      	ldr	r2, [r7, #20]
 800744e:	4313      	orrs	r3, r2
 8007450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	4a17      	ldr	r2, [pc, #92]	; (80074bc <TIM_OC3_SetConfig+0xe4>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d003      	beq.n	800746a <TIM_OC3_SetConfig+0x92>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	4a16      	ldr	r2, [pc, #88]	; (80074c0 <TIM_OC3_SetConfig+0xe8>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d113      	bne.n	8007492 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007470:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007478:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	695b      	ldr	r3, [r3, #20]
 800747e:	011b      	lsls	r3, r3, #4
 8007480:	693a      	ldr	r2, [r7, #16]
 8007482:	4313      	orrs	r3, r2
 8007484:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	011b      	lsls	r3, r3, #4
 800748c:	693a      	ldr	r2, [r7, #16]
 800748e:	4313      	orrs	r3, r2
 8007490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	693a      	ldr	r2, [r7, #16]
 8007496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	68fa      	ldr	r2, [r7, #12]
 800749c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	685a      	ldr	r2, [r3, #4]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	697a      	ldr	r2, [r7, #20]
 80074aa:	621a      	str	r2, [r3, #32]
}
 80074ac:	bf00      	nop
 80074ae:	371c      	adds	r7, #28
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr
 80074b8:	fffeff8f 	.word	0xfffeff8f
 80074bc:	40010000 	.word	0x40010000
 80074c0:	40010400 	.word	0x40010400

080074c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b087      	sub	sp, #28
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a1b      	ldr	r3, [r3, #32]
 80074d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a1b      	ldr	r3, [r3, #32]
 80074de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	69db      	ldr	r3, [r3, #28]
 80074ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	4b1e      	ldr	r3, [pc, #120]	; (8007568 <TIM_OC4_SetConfig+0xa4>)
 80074f0:	4013      	ands	r3, r2
 80074f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	021b      	lsls	r3, r3, #8
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	4313      	orrs	r3, r2
 8007506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800750e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	031b      	lsls	r3, r3, #12
 8007516:	693a      	ldr	r2, [r7, #16]
 8007518:	4313      	orrs	r3, r2
 800751a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4a13      	ldr	r2, [pc, #76]	; (800756c <TIM_OC4_SetConfig+0xa8>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d003      	beq.n	800752c <TIM_OC4_SetConfig+0x68>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a12      	ldr	r2, [pc, #72]	; (8007570 <TIM_OC4_SetConfig+0xac>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d109      	bne.n	8007540 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007532:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	695b      	ldr	r3, [r3, #20]
 8007538:	019b      	lsls	r3, r3, #6
 800753a:	697a      	ldr	r2, [r7, #20]
 800753c:	4313      	orrs	r3, r2
 800753e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	68fa      	ldr	r2, [r7, #12]
 800754a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	693a      	ldr	r2, [r7, #16]
 8007558:	621a      	str	r2, [r3, #32]
}
 800755a:	bf00      	nop
 800755c:	371c      	adds	r7, #28
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	feff8fff 	.word	0xfeff8fff
 800756c:	40010000 	.word	0x40010000
 8007570:	40010400 	.word	0x40010400

08007574 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007574:	b480      	push	{r7}
 8007576:	b087      	sub	sp, #28
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a1b      	ldr	r3, [r3, #32]
 8007582:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800759a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	4b1b      	ldr	r3, [pc, #108]	; (800760c <TIM_OC5_SetConfig+0x98>)
 80075a0:	4013      	ands	r3, r2
 80075a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80075b4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	041b      	lsls	r3, r3, #16
 80075bc:	693a      	ldr	r2, [r7, #16]
 80075be:	4313      	orrs	r3, r2
 80075c0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a12      	ldr	r2, [pc, #72]	; (8007610 <TIM_OC5_SetConfig+0x9c>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d003      	beq.n	80075d2 <TIM_OC5_SetConfig+0x5e>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a11      	ldr	r2, [pc, #68]	; (8007614 <TIM_OC5_SetConfig+0xa0>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d109      	bne.n	80075e6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	695b      	ldr	r3, [r3, #20]
 80075de:	021b      	lsls	r3, r3, #8
 80075e0:	697a      	ldr	r2, [r7, #20]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	697a      	ldr	r2, [r7, #20]
 80075ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	685a      	ldr	r2, [r3, #4]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	693a      	ldr	r2, [r7, #16]
 80075fe:	621a      	str	r2, [r3, #32]
}
 8007600:	bf00      	nop
 8007602:	371c      	adds	r7, #28
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr
 800760c:	fffeff8f 	.word	0xfffeff8f
 8007610:	40010000 	.word	0x40010000
 8007614:	40010400 	.word	0x40010400

08007618 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007618:	b480      	push	{r7}
 800761a:	b087      	sub	sp, #28
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6a1b      	ldr	r3, [r3, #32]
 8007632:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800763e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	4b1c      	ldr	r3, [pc, #112]	; (80076b4 <TIM_OC6_SetConfig+0x9c>)
 8007644:	4013      	ands	r3, r2
 8007646:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	021b      	lsls	r3, r3, #8
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	4313      	orrs	r3, r2
 8007652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800765a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	051b      	lsls	r3, r3, #20
 8007662:	693a      	ldr	r2, [r7, #16]
 8007664:	4313      	orrs	r3, r2
 8007666:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	4a13      	ldr	r2, [pc, #76]	; (80076b8 <TIM_OC6_SetConfig+0xa0>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d003      	beq.n	8007678 <TIM_OC6_SetConfig+0x60>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	4a12      	ldr	r2, [pc, #72]	; (80076bc <TIM_OC6_SetConfig+0xa4>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d109      	bne.n	800768c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800767e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	695b      	ldr	r3, [r3, #20]
 8007684:	029b      	lsls	r3, r3, #10
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	4313      	orrs	r3, r2
 800768a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	697a      	ldr	r2, [r7, #20]
 8007690:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	68fa      	ldr	r2, [r7, #12]
 8007696:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	685a      	ldr	r2, [r3, #4]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	693a      	ldr	r2, [r7, #16]
 80076a4:	621a      	str	r2, [r3, #32]
}
 80076a6:	bf00      	nop
 80076a8:	371c      	adds	r7, #28
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr
 80076b2:	bf00      	nop
 80076b4:	feff8fff 	.word	0xfeff8fff
 80076b8:	40010000 	.word	0x40010000
 80076bc:	40010400 	.word	0x40010400

080076c0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b086      	sub	sp, #24
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076d8:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80076e4:	697a      	ldr	r2, [r7, #20]
 80076e6:	4b39      	ldr	r3, [pc, #228]	; (80077cc <TIM_SlaveTimer_SetConfig+0x10c>)
 80076e8:	4013      	ands	r3, r2
 80076ea:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	697a      	ldr	r2, [r7, #20]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	2b30      	cmp	r3, #48	; 0x30
 8007704:	d05c      	beq.n	80077c0 <TIM_SlaveTimer_SetConfig+0x100>
 8007706:	2b30      	cmp	r3, #48	; 0x30
 8007708:	d806      	bhi.n	8007718 <TIM_SlaveTimer_SetConfig+0x58>
 800770a:	2b10      	cmp	r3, #16
 800770c:	d058      	beq.n	80077c0 <TIM_SlaveTimer_SetConfig+0x100>
 800770e:	2b20      	cmp	r3, #32
 8007710:	d056      	beq.n	80077c0 <TIM_SlaveTimer_SetConfig+0x100>
 8007712:	2b00      	cmp	r3, #0
 8007714:	d054      	beq.n	80077c0 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8007716:	e054      	b.n	80077c2 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8007718:	2b50      	cmp	r3, #80	; 0x50
 800771a:	d03d      	beq.n	8007798 <TIM_SlaveTimer_SetConfig+0xd8>
 800771c:	2b50      	cmp	r3, #80	; 0x50
 800771e:	d802      	bhi.n	8007726 <TIM_SlaveTimer_SetConfig+0x66>
 8007720:	2b40      	cmp	r3, #64	; 0x40
 8007722:	d010      	beq.n	8007746 <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8007724:	e04d      	b.n	80077c2 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8007726:	2b60      	cmp	r3, #96	; 0x60
 8007728:	d040      	beq.n	80077ac <TIM_SlaveTimer_SetConfig+0xec>
 800772a:	2b70      	cmp	r3, #112	; 0x70
 800772c:	d000      	beq.n	8007730 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 800772e:	e048      	b.n	80077c2 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6818      	ldr	r0, [r3, #0]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	68d9      	ldr	r1, [r3, #12]
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	689a      	ldr	r2, [r3, #8]
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	691b      	ldr	r3, [r3, #16]
 8007740:	f000 f9cf 	bl	8007ae2 <TIM_ETR_SetConfig>
      break;
 8007744:	e03d      	b.n	80077c2 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	2b05      	cmp	r3, #5
 800774c:	d101      	bne.n	8007752 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e038      	b.n	80077c4 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	6a1b      	ldr	r3, [r3, #32]
 8007758:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6a1a      	ldr	r2, [r3, #32]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f022 0201 	bic.w	r2, r2, #1
 8007768:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007778:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	011b      	lsls	r3, r3, #4
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	4313      	orrs	r3, r2
 8007784:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	68fa      	ldr	r2, [r7, #12]
 800778c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	693a      	ldr	r2, [r7, #16]
 8007794:	621a      	str	r2, [r3, #32]
      break;
 8007796:	e014      	b.n	80077c2 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6818      	ldr	r0, [r3, #0]
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	6899      	ldr	r1, [r3, #8]
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	691b      	ldr	r3, [r3, #16]
 80077a4:	461a      	mov	r2, r3
 80077a6:	f000 f887 	bl	80078b8 <TIM_TI1_ConfigInputStage>
      break;
 80077aa:	e00a      	b.n	80077c2 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6818      	ldr	r0, [r3, #0]
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	6899      	ldr	r1, [r3, #8]
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	461a      	mov	r2, r3
 80077ba:	f000 f8e9 	bl	8007990 <TIM_TI2_ConfigInputStage>
      break;
 80077be:	e000      	b.n	80077c2 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 80077c0:	bf00      	nop
  }
  return HAL_OK;
 80077c2:	2300      	movs	r3, #0
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3718      	adds	r7, #24
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}
 80077cc:	fffefff8 	.word	0xfffefff8

080077d0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b087      	sub	sp, #28
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	607a      	str	r2, [r7, #4]
 80077dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	f023 0201 	bic.w	r2, r3, #1
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6a1b      	ldr	r3, [r3, #32]
 80077f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	4a28      	ldr	r2, [pc, #160]	; (800789c <TIM_TI1_SetConfig+0xcc>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d01b      	beq.n	8007836 <TIM_TI1_SetConfig+0x66>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007804:	d017      	beq.n	8007836 <TIM_TI1_SetConfig+0x66>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	4a25      	ldr	r2, [pc, #148]	; (80078a0 <TIM_TI1_SetConfig+0xd0>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d013      	beq.n	8007836 <TIM_TI1_SetConfig+0x66>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	4a24      	ldr	r2, [pc, #144]	; (80078a4 <TIM_TI1_SetConfig+0xd4>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d00f      	beq.n	8007836 <TIM_TI1_SetConfig+0x66>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	4a23      	ldr	r2, [pc, #140]	; (80078a8 <TIM_TI1_SetConfig+0xd8>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d00b      	beq.n	8007836 <TIM_TI1_SetConfig+0x66>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	4a22      	ldr	r2, [pc, #136]	; (80078ac <TIM_TI1_SetConfig+0xdc>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d007      	beq.n	8007836 <TIM_TI1_SetConfig+0x66>
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	4a21      	ldr	r2, [pc, #132]	; (80078b0 <TIM_TI1_SetConfig+0xe0>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d003      	beq.n	8007836 <TIM_TI1_SetConfig+0x66>
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	4a20      	ldr	r2, [pc, #128]	; (80078b4 <TIM_TI1_SetConfig+0xe4>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d101      	bne.n	800783a <TIM_TI1_SetConfig+0x6a>
 8007836:	2301      	movs	r3, #1
 8007838:	e000      	b.n	800783c <TIM_TI1_SetConfig+0x6c>
 800783a:	2300      	movs	r3, #0
 800783c:	2b00      	cmp	r3, #0
 800783e:	d008      	beq.n	8007852 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	f023 0303 	bic.w	r3, r3, #3
 8007846:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4313      	orrs	r3, r2
 800784e:	617b      	str	r3, [r7, #20]
 8007850:	e003      	b.n	800785a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f043 0301 	orr.w	r3, r3, #1
 8007858:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007860:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	011b      	lsls	r3, r3, #4
 8007866:	b2db      	uxtb	r3, r3
 8007868:	697a      	ldr	r2, [r7, #20]
 800786a:	4313      	orrs	r3, r2
 800786c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	f023 030a 	bic.w	r3, r3, #10
 8007874:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	f003 030a 	and.w	r3, r3, #10
 800787c:	693a      	ldr	r2, [r7, #16]
 800787e:	4313      	orrs	r3, r2
 8007880:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	697a      	ldr	r2, [r7, #20]
 8007886:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	693a      	ldr	r2, [r7, #16]
 800788c:	621a      	str	r2, [r3, #32]
}
 800788e:	bf00      	nop
 8007890:	371c      	adds	r7, #28
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr
 800789a:	bf00      	nop
 800789c:	40010000 	.word	0x40010000
 80078a0:	40000400 	.word	0x40000400
 80078a4:	40000800 	.word	0x40000800
 80078a8:	40000c00 	.word	0x40000c00
 80078ac:	40010400 	.word	0x40010400
 80078b0:	40014000 	.word	0x40014000
 80078b4:	40001800 	.word	0x40001800

080078b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b087      	sub	sp, #28
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6a1b      	ldr	r3, [r3, #32]
 80078c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	f023 0201 	bic.w	r2, r3, #1
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	699b      	ldr	r3, [r3, #24]
 80078da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	011b      	lsls	r3, r3, #4
 80078e8:	693a      	ldr	r2, [r7, #16]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	f023 030a 	bic.w	r3, r3, #10
 80078f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80078f6:	697a      	ldr	r2, [r7, #20]
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	4313      	orrs	r3, r2
 80078fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	697a      	ldr	r2, [r7, #20]
 8007908:	621a      	str	r2, [r3, #32]
}
 800790a:	bf00      	nop
 800790c:	371c      	adds	r7, #28
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr

08007916 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007916:	b480      	push	{r7}
 8007918:	b087      	sub	sp, #28
 800791a:	af00      	add	r7, sp, #0
 800791c:	60f8      	str	r0, [r7, #12]
 800791e:	60b9      	str	r1, [r7, #8]
 8007920:	607a      	str	r2, [r7, #4]
 8007922:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6a1b      	ldr	r3, [r3, #32]
 8007928:	f023 0210 	bic.w	r2, r3, #16
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	699b      	ldr	r3, [r3, #24]
 8007934:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007942:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	021b      	lsls	r3, r3, #8
 8007948:	697a      	ldr	r2, [r7, #20]
 800794a:	4313      	orrs	r3, r2
 800794c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007954:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	031b      	lsls	r3, r3, #12
 800795a:	b29b      	uxth	r3, r3
 800795c:	697a      	ldr	r2, [r7, #20]
 800795e:	4313      	orrs	r3, r2
 8007960:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007968:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	011b      	lsls	r3, r3, #4
 800796e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	4313      	orrs	r3, r2
 8007976:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	621a      	str	r2, [r3, #32]
}
 8007984:	bf00      	nop
 8007986:	371c      	adds	r7, #28
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007990:	b480      	push	{r7}
 8007992:	b087      	sub	sp, #28
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6a1b      	ldr	r3, [r3, #32]
 80079a0:	f023 0210 	bic.w	r2, r3, #16
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	699b      	ldr	r3, [r3, #24]
 80079ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	6a1b      	ldr	r3, [r3, #32]
 80079b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079ba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	031b      	lsls	r3, r3, #12
 80079c0:	697a      	ldr	r2, [r7, #20]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079cc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	011b      	lsls	r3, r3, #4
 80079d2:	693a      	ldr	r2, [r7, #16]
 80079d4:	4313      	orrs	r3, r2
 80079d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	697a      	ldr	r2, [r7, #20]
 80079dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	693a      	ldr	r2, [r7, #16]
 80079e2:	621a      	str	r2, [r3, #32]
}
 80079e4:	bf00      	nop
 80079e6:	371c      	adds	r7, #28
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b087      	sub	sp, #28
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	60f8      	str	r0, [r7, #12]
 80079f8:	60b9      	str	r1, [r7, #8]
 80079fa:	607a      	str	r2, [r7, #4]
 80079fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6a1b      	ldr	r3, [r3, #32]
 8007a02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	69db      	ldr	r3, [r3, #28]
 8007a0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6a1b      	ldr	r3, [r3, #32]
 8007a14:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	f023 0303 	bic.w	r3, r3, #3
 8007a1c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007a1e:	697a      	ldr	r2, [r7, #20]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a2c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	011b      	lsls	r3, r3, #4
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	697a      	ldr	r2, [r7, #20]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007a40:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	021b      	lsls	r3, r3, #8
 8007a46:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007a4a:	693a      	ldr	r2, [r7, #16]
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	697a      	ldr	r2, [r7, #20]
 8007a54:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	621a      	str	r2, [r3, #32]
}
 8007a5c:	bf00      	nop
 8007a5e:	371c      	adds	r7, #28
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b087      	sub	sp, #28
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	60f8      	str	r0, [r7, #12]
 8007a70:	60b9      	str	r1, [r7, #8]
 8007a72:	607a      	str	r2, [r7, #4]
 8007a74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6a1b      	ldr	r3, [r3, #32]
 8007a7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	69db      	ldr	r3, [r3, #28]
 8007a86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a94:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	021b      	lsls	r3, r3, #8
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007aa6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	031b      	lsls	r3, r3, #12
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007aba:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	031b      	lsls	r3, r3, #12
 8007ac0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007ac4:	693a      	ldr	r2, [r7, #16]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	697a      	ldr	r2, [r7, #20]
 8007ace:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	693a      	ldr	r2, [r7, #16]
 8007ad4:	621a      	str	r2, [r3, #32]
}
 8007ad6:	bf00      	nop
 8007ad8:	371c      	adds	r7, #28
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ae2:	b480      	push	{r7}
 8007ae4:	b087      	sub	sp, #28
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	60f8      	str	r0, [r7, #12]
 8007aea:	60b9      	str	r1, [r7, #8]
 8007aec:	607a      	str	r2, [r7, #4]
 8007aee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007afc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	021a      	lsls	r2, r3, #8
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	431a      	orrs	r2, r3
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	697a      	ldr	r2, [r7, #20]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	609a      	str	r2, [r3, #8]
}
 8007b16:	bf00      	nop
 8007b18:	371c      	adds	r7, #28
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr

08007b22 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b22:	b480      	push	{r7}
 8007b24:	b087      	sub	sp, #28
 8007b26:	af00      	add	r7, sp, #0
 8007b28:	60f8      	str	r0, [r7, #12]
 8007b2a:	60b9      	str	r1, [r7, #8]
 8007b2c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	f003 031f 	and.w	r3, r3, #31
 8007b34:	2201      	movs	r2, #1
 8007b36:	fa02 f303 	lsl.w	r3, r2, r3
 8007b3a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6a1a      	ldr	r2, [r3, #32]
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	43db      	mvns	r3, r3
 8007b44:	401a      	ands	r2, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6a1a      	ldr	r2, [r3, #32]
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	f003 031f 	and.w	r3, r3, #31
 8007b54:	6879      	ldr	r1, [r7, #4]
 8007b56:	fa01 f303 	lsl.w	r3, r1, r3
 8007b5a:	431a      	orrs	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	621a      	str	r2, [r3, #32]
}
 8007b60:	bf00      	nop
 8007b62:	371c      	adds	r7, #28
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b085      	sub	sp, #20
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d101      	bne.n	8007b84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b80:	2302      	movs	r3, #2
 8007b82:	e06d      	b.n	8007c60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2202      	movs	r2, #2
 8007b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a30      	ldr	r2, [pc, #192]	; (8007c6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d004      	beq.n	8007bb8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a2f      	ldr	r2, [pc, #188]	; (8007c70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d108      	bne.n	8007bca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007bbe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	68fa      	ldr	r2, [r7, #12]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bd0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a20      	ldr	r2, [pc, #128]	; (8007c6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d022      	beq.n	8007c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bf6:	d01d      	beq.n	8007c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a1d      	ldr	r2, [pc, #116]	; (8007c74 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d018      	beq.n	8007c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a1c      	ldr	r2, [pc, #112]	; (8007c78 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d013      	beq.n	8007c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a1a      	ldr	r2, [pc, #104]	; (8007c7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d00e      	beq.n	8007c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a15      	ldr	r2, [pc, #84]	; (8007c70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d009      	beq.n	8007c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a16      	ldr	r2, [pc, #88]	; (8007c80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d004      	beq.n	8007c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a15      	ldr	r2, [pc, #84]	; (8007c84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d10c      	bne.n	8007c4e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	68ba      	ldr	r2, [r7, #8]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	68ba      	ldr	r2, [r7, #8]
 8007c4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2201      	movs	r2, #1
 8007c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c5e:	2300      	movs	r3, #0
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3714      	adds	r7, #20
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr
 8007c6c:	40010000 	.word	0x40010000
 8007c70:	40010400 	.word	0x40010400
 8007c74:	40000400 	.word	0x40000400
 8007c78:	40000800 	.word	0x40000800
 8007c7c:	40000c00 	.word	0x40000c00
 8007c80:	40014000 	.word	0x40014000
 8007c84:	40001800 	.word	0x40001800

08007c88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c90:	bf00      	nop
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b083      	sub	sp, #12
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ca4:	bf00      	nop
 8007ca6:	370c      	adds	r7, #12
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr

08007cb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b083      	sub	sp, #12
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007cb8:	bf00      	nop
 8007cba:	370c      	adds	r7, #12
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e040      	b.n	8007d58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d106      	bne.n	8007cec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f7fa fdd8 	bl	800289c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2224      	movs	r2, #36	; 0x24
 8007cf0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f022 0201 	bic.w	r2, r2, #1
 8007d00:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fa70 	bl	80081e8 <UART_SetConfig>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d101      	bne.n	8007d12 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e022      	b.n	8007d58 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d002      	beq.n	8007d20 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fd0e 	bl	800873c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685a      	ldr	r2, [r3, #4]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689a      	ldr	r2, [r3, #8]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f042 0201 	orr.w	r2, r2, #1
 8007d4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f000 fd95 	bl	8008880 <UART_CheckIdleState>
 8007d56:	4603      	mov	r3, r0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3708      	adds	r7, #8
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d72:	2b20      	cmp	r3, #32
 8007d74:	d144      	bne.n	8007e00 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d002      	beq.n	8007d82 <HAL_UART_Transmit_IT+0x22>
 8007d7c:	88fb      	ldrh	r3, [r7, #6]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e03d      	b.n	8007e02 <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d101      	bne.n	8007d94 <HAL_UART_Transmit_IT+0x34>
 8007d90:	2302      	movs	r3, #2
 8007d92:	e036      	b.n	8007e02 <HAL_UART_Transmit_IT+0xa2>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	68ba      	ldr	r2, [r7, #8]
 8007da0:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	88fa      	ldrh	r2, [r7, #6]
 8007da6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	88fa      	ldrh	r2, [r7, #6]
 8007dae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2221      	movs	r2, #33	; 0x21
 8007dc2:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dcc:	d107      	bne.n	8007dde <HAL_UART_Transmit_IT+0x7e>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	691b      	ldr	r3, [r3, #16]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d103      	bne.n	8007dde <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	4a0d      	ldr	r2, [pc, #52]	; (8007e10 <HAL_UART_Transmit_IT+0xb0>)
 8007dda:	665a      	str	r2, [r3, #100]	; 0x64
 8007ddc:	e002      	b.n	8007de4 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	4a0c      	ldr	r2, [pc, #48]	; (8007e14 <HAL_UART_Transmit_IT+0xb4>)
 8007de2:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2200      	movs	r2, #0
 8007de8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007dfa:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	e000      	b.n	8007e02 <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 8007e00:	2302      	movs	r3, #2
  }
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3714      	adds	r7, #20
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop
 8007e10:	08008ab3 	.word	0x08008ab3
 8007e14:	08008a41 	.word	0x08008a41

08007e18 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b085      	sub	sp, #20
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	60f8      	str	r0, [r7, #12]
 8007e20:	60b9      	str	r1, [r7, #8]
 8007e22:	4613      	mov	r3, r2
 8007e24:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e2a:	2b20      	cmp	r3, #32
 8007e2c:	f040 808a 	bne.w	8007f44 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d002      	beq.n	8007e3c <HAL_UART_Receive_IT+0x24>
 8007e36:	88fb      	ldrh	r3, [r7, #6]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d101      	bne.n	8007e40 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	e082      	b.n	8007f46 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d101      	bne.n	8007e4e <HAL_UART_Receive_IT+0x36>
 8007e4a:	2302      	movs	r3, #2
 8007e4c:	e07b      	b.n	8007f46 <HAL_UART_Receive_IT+0x12e>
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2201      	movs	r2, #1
 8007e52:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	68ba      	ldr	r2, [r7, #8]
 8007e5a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	88fa      	ldrh	r2, [r7, #6]
 8007e60:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	88fa      	ldrh	r2, [r7, #6]
 8007e68:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e7a:	d10e      	bne.n	8007e9a <HAL_UART_Receive_IT+0x82>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d105      	bne.n	8007e90 <HAL_UART_Receive_IT+0x78>
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007e8a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e8e:	e02d      	b.n	8007eec <HAL_UART_Receive_IT+0xd4>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	22ff      	movs	r2, #255	; 0xff
 8007e94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e98:	e028      	b.n	8007eec <HAL_UART_Receive_IT+0xd4>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10d      	bne.n	8007ebe <HAL_UART_Receive_IT+0xa6>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d104      	bne.n	8007eb4 <HAL_UART_Receive_IT+0x9c>
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	22ff      	movs	r2, #255	; 0xff
 8007eae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007eb2:	e01b      	b.n	8007eec <HAL_UART_Receive_IT+0xd4>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	227f      	movs	r2, #127	; 0x7f
 8007eb8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ebc:	e016      	b.n	8007eec <HAL_UART_Receive_IT+0xd4>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007ec6:	d10d      	bne.n	8007ee4 <HAL_UART_Receive_IT+0xcc>
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d104      	bne.n	8007eda <HAL_UART_Receive_IT+0xc2>
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	227f      	movs	r2, #127	; 0x7f
 8007ed4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ed8:	e008      	b.n	8007eec <HAL_UART_Receive_IT+0xd4>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	223f      	movs	r2, #63	; 0x3f
 8007ede:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ee2:	e003      	b.n	8007eec <HAL_UART_Receive_IT+0xd4>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2222      	movs	r2, #34	; 0x22
 8007ef6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	689a      	ldr	r2, [r3, #8]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f042 0201 	orr.w	r2, r2, #1
 8007f06:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f10:	d107      	bne.n	8007f22 <HAL_UART_Receive_IT+0x10a>
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d103      	bne.n	8007f22 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	4a0d      	ldr	r2, [pc, #52]	; (8007f54 <HAL_UART_Receive_IT+0x13c>)
 8007f1e:	661a      	str	r2, [r3, #96]	; 0x60
 8007f20:	e002      	b.n	8007f28 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	4a0c      	ldr	r2, [pc, #48]	; (8007f58 <HAL_UART_Receive_IT+0x140>)
 8007f26:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007f3e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007f40:	2300      	movs	r3, #0
 8007f42:	e000      	b.n	8007f46 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8007f44:	2302      	movs	r3, #2
  }
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3714      	adds	r7, #20
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	08008c07 	.word	0x08008c07
 8007f58:	08008b61 	.word	0x08008b61

08007f5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b088      	sub	sp, #32
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	69db      	ldr	r3, [r3, #28]
 8007f6a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007f7c:	69fa      	ldr	r2, [r7, #28]
 8007f7e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007f82:	4013      	ands	r3, r2
 8007f84:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d113      	bne.n	8007fb4 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007f8c:	69fb      	ldr	r3, [r7, #28]
 8007f8e:	f003 0320 	and.w	r3, r3, #32
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00e      	beq.n	8007fb4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	f003 0320 	and.w	r3, r3, #32
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d009      	beq.n	8007fb4 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f000 8100 	beq.w	80081aa <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	4798      	blx	r3
      }
      return;
 8007fb2:	e0fa      	b.n	80081aa <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	f000 80d5 	beq.w	8008166 <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	f003 0301 	and.w	r3, r3, #1
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d105      	bne.n	8007fd2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f000 80ca 	beq.w	8008166 <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	f003 0301 	and.w	r3, r3, #1
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d00e      	beq.n	8007ffa <HAL_UART_IRQHandler+0x9e>
 8007fdc:	69bb      	ldr	r3, [r7, #24]
 8007fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d009      	beq.n	8007ffa <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	2201      	movs	r2, #1
 8007fec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ff2:	f043 0201 	orr.w	r2, r3, #1
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	f003 0302 	and.w	r3, r3, #2
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00e      	beq.n	8008022 <HAL_UART_IRQHandler+0xc6>
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	f003 0301 	and.w	r3, r3, #1
 800800a:	2b00      	cmp	r3, #0
 800800c:	d009      	beq.n	8008022 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	2202      	movs	r2, #2
 8008014:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800801a:	f043 0204 	orr.w	r2, r3, #4
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008022:	69fb      	ldr	r3, [r7, #28]
 8008024:	f003 0304 	and.w	r3, r3, #4
 8008028:	2b00      	cmp	r3, #0
 800802a:	d00e      	beq.n	800804a <HAL_UART_IRQHandler+0xee>
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	f003 0301 	and.w	r3, r3, #1
 8008032:	2b00      	cmp	r3, #0
 8008034:	d009      	beq.n	800804a <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	2204      	movs	r2, #4
 800803c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008042:	f043 0202 	orr.w	r2, r3, #2
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	f003 0308 	and.w	r3, r3, #8
 8008050:	2b00      	cmp	r3, #0
 8008052:	d013      	beq.n	800807c <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	f003 0320 	and.w	r3, r3, #32
 800805a:	2b00      	cmp	r3, #0
 800805c:	d104      	bne.n	8008068 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008064:	2b00      	cmp	r3, #0
 8008066:	d009      	beq.n	800807c <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	2208      	movs	r2, #8
 800806e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008074:	f043 0208 	orr.w	r2, r3, #8
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00f      	beq.n	80080a6 <HAL_UART_IRQHandler+0x14a>
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800808c:	2b00      	cmp	r3, #0
 800808e:	d00a      	beq.n	80080a6 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008098:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800809e:	f043 0220 	orr.w	r2, r3, #32
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d07f      	beq.n	80081ae <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80080ae:	69fb      	ldr	r3, [r7, #28]
 80080b0:	f003 0320 	and.w	r3, r3, #32
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d00c      	beq.n	80080d2 <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80080b8:	69bb      	ldr	r3, [r7, #24]
 80080ba:	f003 0320 	and.w	r3, r3, #32
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d007      	beq.n	80080d2 <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d003      	beq.n	80080d2 <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080d6:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080e2:	2b40      	cmp	r3, #64	; 0x40
 80080e4:	d004      	beq.n	80080f0 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d031      	beq.n	8008154 <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fc6f 	bl	80089d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008100:	2b40      	cmp	r3, #64	; 0x40
 8008102:	d123      	bne.n	800814c <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	689a      	ldr	r2, [r3, #8]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008112:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008118:	2b00      	cmp	r3, #0
 800811a:	d013      	beq.n	8008144 <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008120:	4a26      	ldr	r2, [pc, #152]	; (80081bc <HAL_UART_IRQHandler+0x260>)
 8008122:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008128:	4618      	mov	r0, r3
 800812a:	f7fb fa05 	bl	8003538 <HAL_DMA_Abort_IT>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d016      	beq.n	8008162 <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008138:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800813e:	4610      	mov	r0, r2
 8008140:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008142:	e00e      	b.n	8008162 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 f845 	bl	80081d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800814a:	e00a      	b.n	8008162 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 f841 	bl	80081d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008152:	e006      	b.n	8008162 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f000 f83d 	bl	80081d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2200      	movs	r2, #0
 800815e:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008160:	e025      	b.n	80081ae <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008162:	bf00      	nop
    return;
 8008164:	e023      	b.n	80081ae <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008166:	69fb      	ldr	r3, [r7, #28]
 8008168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800816c:	2b00      	cmp	r3, #0
 800816e:	d00d      	beq.n	800818c <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008176:	2b00      	cmp	r3, #0
 8008178:	d008      	beq.n	800818c <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800817e:	2b00      	cmp	r3, #0
 8008180:	d017      	beq.n	80081b2 <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	4798      	blx	r3
    }
    return;
 800818a:	e012      	b.n	80081b2 <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00e      	beq.n	80081b4 <HAL_UART_IRQHandler+0x258>
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800819c:	2b00      	cmp	r3, #0
 800819e:	d009      	beq.n	80081b4 <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 fcc4 	bl	8008b2e <UART_EndTransmit_IT>
    return;
 80081a6:	bf00      	nop
 80081a8:	e004      	b.n	80081b4 <HAL_UART_IRQHandler+0x258>
      return;
 80081aa:	bf00      	nop
 80081ac:	e002      	b.n	80081b4 <HAL_UART_IRQHandler+0x258>
    return;
 80081ae:	bf00      	nop
 80081b0:	e000      	b.n	80081b4 <HAL_UART_IRQHandler+0x258>
    return;
 80081b2:	bf00      	nop
  }

}
 80081b4:	3720      	adds	r7, #32
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	bf00      	nop
 80081bc:	08008a15 	.word	0x08008a15

080081c0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80081c8:	bf00      	nop
 80081ca:	370c      	adds	r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80081dc:	bf00      	nop
 80081de:	370c      	adds	r7, #12
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b088      	sub	sp, #32
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80081f0:	2300      	movs	r3, #0
 80081f2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80081f4:	2300      	movs	r3, #0
 80081f6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	689a      	ldr	r2, [r3, #8]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	691b      	ldr	r3, [r3, #16]
 8008200:	431a      	orrs	r2, r3
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	695b      	ldr	r3, [r3, #20]
 8008206:	431a      	orrs	r2, r3
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	69db      	ldr	r3, [r3, #28]
 800820c:	4313      	orrs	r3, r2
 800820e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	4bb1      	ldr	r3, [pc, #708]	; (80084dc <UART_SetConfig+0x2f4>)
 8008218:	4013      	ands	r3, r2
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	6812      	ldr	r2, [r2, #0]
 800821e:	6939      	ldr	r1, [r7, #16]
 8008220:	430b      	orrs	r3, r1
 8008222:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	68da      	ldr	r2, [r3, #12]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	430a      	orrs	r2, r1
 8008238:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	699b      	ldr	r3, [r3, #24]
 800823e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a1b      	ldr	r3, [r3, #32]
 8008244:	693a      	ldr	r2, [r7, #16]
 8008246:	4313      	orrs	r3, r2
 8008248:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	693a      	ldr	r2, [r7, #16]
 800825a:	430a      	orrs	r2, r1
 800825c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a9f      	ldr	r2, [pc, #636]	; (80084e0 <UART_SetConfig+0x2f8>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d121      	bne.n	80082ac <UART_SetConfig+0xc4>
 8008268:	4b9e      	ldr	r3, [pc, #632]	; (80084e4 <UART_SetConfig+0x2fc>)
 800826a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800826e:	f003 0303 	and.w	r3, r3, #3
 8008272:	2b03      	cmp	r3, #3
 8008274:	d816      	bhi.n	80082a4 <UART_SetConfig+0xbc>
 8008276:	a201      	add	r2, pc, #4	; (adr r2, 800827c <UART_SetConfig+0x94>)
 8008278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800827c:	0800828d 	.word	0x0800828d
 8008280:	08008299 	.word	0x08008299
 8008284:	08008293 	.word	0x08008293
 8008288:	0800829f 	.word	0x0800829f
 800828c:	2301      	movs	r3, #1
 800828e:	77fb      	strb	r3, [r7, #31]
 8008290:	e151      	b.n	8008536 <UART_SetConfig+0x34e>
 8008292:	2302      	movs	r3, #2
 8008294:	77fb      	strb	r3, [r7, #31]
 8008296:	e14e      	b.n	8008536 <UART_SetConfig+0x34e>
 8008298:	2304      	movs	r3, #4
 800829a:	77fb      	strb	r3, [r7, #31]
 800829c:	e14b      	b.n	8008536 <UART_SetConfig+0x34e>
 800829e:	2308      	movs	r3, #8
 80082a0:	77fb      	strb	r3, [r7, #31]
 80082a2:	e148      	b.n	8008536 <UART_SetConfig+0x34e>
 80082a4:	2310      	movs	r3, #16
 80082a6:	77fb      	strb	r3, [r7, #31]
 80082a8:	bf00      	nop
 80082aa:	e144      	b.n	8008536 <UART_SetConfig+0x34e>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a8d      	ldr	r2, [pc, #564]	; (80084e8 <UART_SetConfig+0x300>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d134      	bne.n	8008320 <UART_SetConfig+0x138>
 80082b6:	4b8b      	ldr	r3, [pc, #556]	; (80084e4 <UART_SetConfig+0x2fc>)
 80082b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082bc:	f003 030c 	and.w	r3, r3, #12
 80082c0:	2b0c      	cmp	r3, #12
 80082c2:	d829      	bhi.n	8008318 <UART_SetConfig+0x130>
 80082c4:	a201      	add	r2, pc, #4	; (adr r2, 80082cc <UART_SetConfig+0xe4>)
 80082c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ca:	bf00      	nop
 80082cc:	08008301 	.word	0x08008301
 80082d0:	08008319 	.word	0x08008319
 80082d4:	08008319 	.word	0x08008319
 80082d8:	08008319 	.word	0x08008319
 80082dc:	0800830d 	.word	0x0800830d
 80082e0:	08008319 	.word	0x08008319
 80082e4:	08008319 	.word	0x08008319
 80082e8:	08008319 	.word	0x08008319
 80082ec:	08008307 	.word	0x08008307
 80082f0:	08008319 	.word	0x08008319
 80082f4:	08008319 	.word	0x08008319
 80082f8:	08008319 	.word	0x08008319
 80082fc:	08008313 	.word	0x08008313
 8008300:	2300      	movs	r3, #0
 8008302:	77fb      	strb	r3, [r7, #31]
 8008304:	e117      	b.n	8008536 <UART_SetConfig+0x34e>
 8008306:	2302      	movs	r3, #2
 8008308:	77fb      	strb	r3, [r7, #31]
 800830a:	e114      	b.n	8008536 <UART_SetConfig+0x34e>
 800830c:	2304      	movs	r3, #4
 800830e:	77fb      	strb	r3, [r7, #31]
 8008310:	e111      	b.n	8008536 <UART_SetConfig+0x34e>
 8008312:	2308      	movs	r3, #8
 8008314:	77fb      	strb	r3, [r7, #31]
 8008316:	e10e      	b.n	8008536 <UART_SetConfig+0x34e>
 8008318:	2310      	movs	r3, #16
 800831a:	77fb      	strb	r3, [r7, #31]
 800831c:	bf00      	nop
 800831e:	e10a      	b.n	8008536 <UART_SetConfig+0x34e>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a71      	ldr	r2, [pc, #452]	; (80084ec <UART_SetConfig+0x304>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d120      	bne.n	800836c <UART_SetConfig+0x184>
 800832a:	4b6e      	ldr	r3, [pc, #440]	; (80084e4 <UART_SetConfig+0x2fc>)
 800832c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008330:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008334:	2b10      	cmp	r3, #16
 8008336:	d00f      	beq.n	8008358 <UART_SetConfig+0x170>
 8008338:	2b10      	cmp	r3, #16
 800833a:	d802      	bhi.n	8008342 <UART_SetConfig+0x15a>
 800833c:	2b00      	cmp	r3, #0
 800833e:	d005      	beq.n	800834c <UART_SetConfig+0x164>
 8008340:	e010      	b.n	8008364 <UART_SetConfig+0x17c>
 8008342:	2b20      	cmp	r3, #32
 8008344:	d005      	beq.n	8008352 <UART_SetConfig+0x16a>
 8008346:	2b30      	cmp	r3, #48	; 0x30
 8008348:	d009      	beq.n	800835e <UART_SetConfig+0x176>
 800834a:	e00b      	b.n	8008364 <UART_SetConfig+0x17c>
 800834c:	2300      	movs	r3, #0
 800834e:	77fb      	strb	r3, [r7, #31]
 8008350:	e0f1      	b.n	8008536 <UART_SetConfig+0x34e>
 8008352:	2302      	movs	r3, #2
 8008354:	77fb      	strb	r3, [r7, #31]
 8008356:	e0ee      	b.n	8008536 <UART_SetConfig+0x34e>
 8008358:	2304      	movs	r3, #4
 800835a:	77fb      	strb	r3, [r7, #31]
 800835c:	e0eb      	b.n	8008536 <UART_SetConfig+0x34e>
 800835e:	2308      	movs	r3, #8
 8008360:	77fb      	strb	r3, [r7, #31]
 8008362:	e0e8      	b.n	8008536 <UART_SetConfig+0x34e>
 8008364:	2310      	movs	r3, #16
 8008366:	77fb      	strb	r3, [r7, #31]
 8008368:	bf00      	nop
 800836a:	e0e4      	b.n	8008536 <UART_SetConfig+0x34e>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a5f      	ldr	r2, [pc, #380]	; (80084f0 <UART_SetConfig+0x308>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d120      	bne.n	80083b8 <UART_SetConfig+0x1d0>
 8008376:	4b5b      	ldr	r3, [pc, #364]	; (80084e4 <UART_SetConfig+0x2fc>)
 8008378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800837c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008380:	2b40      	cmp	r3, #64	; 0x40
 8008382:	d00f      	beq.n	80083a4 <UART_SetConfig+0x1bc>
 8008384:	2b40      	cmp	r3, #64	; 0x40
 8008386:	d802      	bhi.n	800838e <UART_SetConfig+0x1a6>
 8008388:	2b00      	cmp	r3, #0
 800838a:	d005      	beq.n	8008398 <UART_SetConfig+0x1b0>
 800838c:	e010      	b.n	80083b0 <UART_SetConfig+0x1c8>
 800838e:	2b80      	cmp	r3, #128	; 0x80
 8008390:	d005      	beq.n	800839e <UART_SetConfig+0x1b6>
 8008392:	2bc0      	cmp	r3, #192	; 0xc0
 8008394:	d009      	beq.n	80083aa <UART_SetConfig+0x1c2>
 8008396:	e00b      	b.n	80083b0 <UART_SetConfig+0x1c8>
 8008398:	2300      	movs	r3, #0
 800839a:	77fb      	strb	r3, [r7, #31]
 800839c:	e0cb      	b.n	8008536 <UART_SetConfig+0x34e>
 800839e:	2302      	movs	r3, #2
 80083a0:	77fb      	strb	r3, [r7, #31]
 80083a2:	e0c8      	b.n	8008536 <UART_SetConfig+0x34e>
 80083a4:	2304      	movs	r3, #4
 80083a6:	77fb      	strb	r3, [r7, #31]
 80083a8:	e0c5      	b.n	8008536 <UART_SetConfig+0x34e>
 80083aa:	2308      	movs	r3, #8
 80083ac:	77fb      	strb	r3, [r7, #31]
 80083ae:	e0c2      	b.n	8008536 <UART_SetConfig+0x34e>
 80083b0:	2310      	movs	r3, #16
 80083b2:	77fb      	strb	r3, [r7, #31]
 80083b4:	bf00      	nop
 80083b6:	e0be      	b.n	8008536 <UART_SetConfig+0x34e>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a4d      	ldr	r2, [pc, #308]	; (80084f4 <UART_SetConfig+0x30c>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d124      	bne.n	800840c <UART_SetConfig+0x224>
 80083c2:	4b48      	ldr	r3, [pc, #288]	; (80084e4 <UART_SetConfig+0x2fc>)
 80083c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083d0:	d012      	beq.n	80083f8 <UART_SetConfig+0x210>
 80083d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083d6:	d802      	bhi.n	80083de <UART_SetConfig+0x1f6>
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d007      	beq.n	80083ec <UART_SetConfig+0x204>
 80083dc:	e012      	b.n	8008404 <UART_SetConfig+0x21c>
 80083de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083e2:	d006      	beq.n	80083f2 <UART_SetConfig+0x20a>
 80083e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80083e8:	d009      	beq.n	80083fe <UART_SetConfig+0x216>
 80083ea:	e00b      	b.n	8008404 <UART_SetConfig+0x21c>
 80083ec:	2300      	movs	r3, #0
 80083ee:	77fb      	strb	r3, [r7, #31]
 80083f0:	e0a1      	b.n	8008536 <UART_SetConfig+0x34e>
 80083f2:	2302      	movs	r3, #2
 80083f4:	77fb      	strb	r3, [r7, #31]
 80083f6:	e09e      	b.n	8008536 <UART_SetConfig+0x34e>
 80083f8:	2304      	movs	r3, #4
 80083fa:	77fb      	strb	r3, [r7, #31]
 80083fc:	e09b      	b.n	8008536 <UART_SetConfig+0x34e>
 80083fe:	2308      	movs	r3, #8
 8008400:	77fb      	strb	r3, [r7, #31]
 8008402:	e098      	b.n	8008536 <UART_SetConfig+0x34e>
 8008404:	2310      	movs	r3, #16
 8008406:	77fb      	strb	r3, [r7, #31]
 8008408:	bf00      	nop
 800840a:	e094      	b.n	8008536 <UART_SetConfig+0x34e>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a39      	ldr	r2, [pc, #228]	; (80084f8 <UART_SetConfig+0x310>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d124      	bne.n	8008460 <UART_SetConfig+0x278>
 8008416:	4b33      	ldr	r3, [pc, #204]	; (80084e4 <UART_SetConfig+0x2fc>)
 8008418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800841c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008424:	d012      	beq.n	800844c <UART_SetConfig+0x264>
 8008426:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800842a:	d802      	bhi.n	8008432 <UART_SetConfig+0x24a>
 800842c:	2b00      	cmp	r3, #0
 800842e:	d007      	beq.n	8008440 <UART_SetConfig+0x258>
 8008430:	e012      	b.n	8008458 <UART_SetConfig+0x270>
 8008432:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008436:	d006      	beq.n	8008446 <UART_SetConfig+0x25e>
 8008438:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800843c:	d009      	beq.n	8008452 <UART_SetConfig+0x26a>
 800843e:	e00b      	b.n	8008458 <UART_SetConfig+0x270>
 8008440:	2301      	movs	r3, #1
 8008442:	77fb      	strb	r3, [r7, #31]
 8008444:	e077      	b.n	8008536 <UART_SetConfig+0x34e>
 8008446:	2302      	movs	r3, #2
 8008448:	77fb      	strb	r3, [r7, #31]
 800844a:	e074      	b.n	8008536 <UART_SetConfig+0x34e>
 800844c:	2304      	movs	r3, #4
 800844e:	77fb      	strb	r3, [r7, #31]
 8008450:	e071      	b.n	8008536 <UART_SetConfig+0x34e>
 8008452:	2308      	movs	r3, #8
 8008454:	77fb      	strb	r3, [r7, #31]
 8008456:	e06e      	b.n	8008536 <UART_SetConfig+0x34e>
 8008458:	2310      	movs	r3, #16
 800845a:	77fb      	strb	r3, [r7, #31]
 800845c:	bf00      	nop
 800845e:	e06a      	b.n	8008536 <UART_SetConfig+0x34e>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a25      	ldr	r2, [pc, #148]	; (80084fc <UART_SetConfig+0x314>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d124      	bne.n	80084b4 <UART_SetConfig+0x2cc>
 800846a:	4b1e      	ldr	r3, [pc, #120]	; (80084e4 <UART_SetConfig+0x2fc>)
 800846c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008470:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008474:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008478:	d012      	beq.n	80084a0 <UART_SetConfig+0x2b8>
 800847a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800847e:	d802      	bhi.n	8008486 <UART_SetConfig+0x29e>
 8008480:	2b00      	cmp	r3, #0
 8008482:	d007      	beq.n	8008494 <UART_SetConfig+0x2ac>
 8008484:	e012      	b.n	80084ac <UART_SetConfig+0x2c4>
 8008486:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800848a:	d006      	beq.n	800849a <UART_SetConfig+0x2b2>
 800848c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008490:	d009      	beq.n	80084a6 <UART_SetConfig+0x2be>
 8008492:	e00b      	b.n	80084ac <UART_SetConfig+0x2c4>
 8008494:	2300      	movs	r3, #0
 8008496:	77fb      	strb	r3, [r7, #31]
 8008498:	e04d      	b.n	8008536 <UART_SetConfig+0x34e>
 800849a:	2302      	movs	r3, #2
 800849c:	77fb      	strb	r3, [r7, #31]
 800849e:	e04a      	b.n	8008536 <UART_SetConfig+0x34e>
 80084a0:	2304      	movs	r3, #4
 80084a2:	77fb      	strb	r3, [r7, #31]
 80084a4:	e047      	b.n	8008536 <UART_SetConfig+0x34e>
 80084a6:	2308      	movs	r3, #8
 80084a8:	77fb      	strb	r3, [r7, #31]
 80084aa:	e044      	b.n	8008536 <UART_SetConfig+0x34e>
 80084ac:	2310      	movs	r3, #16
 80084ae:	77fb      	strb	r3, [r7, #31]
 80084b0:	bf00      	nop
 80084b2:	e040      	b.n	8008536 <UART_SetConfig+0x34e>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a11      	ldr	r2, [pc, #68]	; (8008500 <UART_SetConfig+0x318>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d139      	bne.n	8008532 <UART_SetConfig+0x34a>
 80084be:	4b09      	ldr	r3, [pc, #36]	; (80084e4 <UART_SetConfig+0x2fc>)
 80084c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80084c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084cc:	d027      	beq.n	800851e <UART_SetConfig+0x336>
 80084ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084d2:	d817      	bhi.n	8008504 <UART_SetConfig+0x31c>
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d01c      	beq.n	8008512 <UART_SetConfig+0x32a>
 80084d8:	e027      	b.n	800852a <UART_SetConfig+0x342>
 80084da:	bf00      	nop
 80084dc:	efff69f3 	.word	0xefff69f3
 80084e0:	40011000 	.word	0x40011000
 80084e4:	40023800 	.word	0x40023800
 80084e8:	40004400 	.word	0x40004400
 80084ec:	40004800 	.word	0x40004800
 80084f0:	40004c00 	.word	0x40004c00
 80084f4:	40005000 	.word	0x40005000
 80084f8:	40011400 	.word	0x40011400
 80084fc:	40007800 	.word	0x40007800
 8008500:	40007c00 	.word	0x40007c00
 8008504:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008508:	d006      	beq.n	8008518 <UART_SetConfig+0x330>
 800850a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800850e:	d009      	beq.n	8008524 <UART_SetConfig+0x33c>
 8008510:	e00b      	b.n	800852a <UART_SetConfig+0x342>
 8008512:	2300      	movs	r3, #0
 8008514:	77fb      	strb	r3, [r7, #31]
 8008516:	e00e      	b.n	8008536 <UART_SetConfig+0x34e>
 8008518:	2302      	movs	r3, #2
 800851a:	77fb      	strb	r3, [r7, #31]
 800851c:	e00b      	b.n	8008536 <UART_SetConfig+0x34e>
 800851e:	2304      	movs	r3, #4
 8008520:	77fb      	strb	r3, [r7, #31]
 8008522:	e008      	b.n	8008536 <UART_SetConfig+0x34e>
 8008524:	2308      	movs	r3, #8
 8008526:	77fb      	strb	r3, [r7, #31]
 8008528:	e005      	b.n	8008536 <UART_SetConfig+0x34e>
 800852a:	2310      	movs	r3, #16
 800852c:	77fb      	strb	r3, [r7, #31]
 800852e:	bf00      	nop
 8008530:	e001      	b.n	8008536 <UART_SetConfig+0x34e>
 8008532:	2310      	movs	r3, #16
 8008534:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	69db      	ldr	r3, [r3, #28]
 800853a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800853e:	d17f      	bne.n	8008640 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8008540:	7ffb      	ldrb	r3, [r7, #31]
 8008542:	2b08      	cmp	r3, #8
 8008544:	d85c      	bhi.n	8008600 <UART_SetConfig+0x418>
 8008546:	a201      	add	r2, pc, #4	; (adr r2, 800854c <UART_SetConfig+0x364>)
 8008548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800854c:	08008571 	.word	0x08008571
 8008550:	08008591 	.word	0x08008591
 8008554:	080085b1 	.word	0x080085b1
 8008558:	08008601 	.word	0x08008601
 800855c:	080085c9 	.word	0x080085c9
 8008560:	08008601 	.word	0x08008601
 8008564:	08008601 	.word	0x08008601
 8008568:	08008601 	.word	0x08008601
 800856c:	080085e9 	.word	0x080085e9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008570:	f7fd fcce 	bl	8005f10 <HAL_RCC_GetPCLK1Freq>
 8008574:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	005a      	lsls	r2, r3, #1
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	085b      	lsrs	r3, r3, #1
 8008580:	441a      	add	r2, r3
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	fbb2 f3f3 	udiv	r3, r2, r3
 800858a:	b29b      	uxth	r3, r3
 800858c:	61bb      	str	r3, [r7, #24]
        break;
 800858e:	e03a      	b.n	8008606 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008590:	f7fd fcd2 	bl	8005f38 <HAL_RCC_GetPCLK2Freq>
 8008594:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	005a      	lsls	r2, r3, #1
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	085b      	lsrs	r3, r3, #1
 80085a0:	441a      	add	r2, r3
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	61bb      	str	r3, [r7, #24]
        break;
 80085ae:	e02a      	b.n	8008606 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	085a      	lsrs	r2, r3, #1
 80085b6:	4b5f      	ldr	r3, [pc, #380]	; (8008734 <UART_SetConfig+0x54c>)
 80085b8:	4413      	add	r3, r2
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	6852      	ldr	r2, [r2, #4]
 80085be:	fbb3 f3f2 	udiv	r3, r3, r2
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	61bb      	str	r3, [r7, #24]
        break;
 80085c6:	e01e      	b.n	8008606 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085c8:	f7fd fbbe 	bl	8005d48 <HAL_RCC_GetSysClockFreq>
 80085cc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	005a      	lsls	r2, r3, #1
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	085b      	lsrs	r3, r3, #1
 80085d8:	441a      	add	r2, r3
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	fbb2 f3f3 	udiv	r3, r2, r3
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	61bb      	str	r3, [r7, #24]
        break;
 80085e6:	e00e      	b.n	8008606 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	085b      	lsrs	r3, r3, #1
 80085ee:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	61bb      	str	r3, [r7, #24]
        break;
 80085fe:	e002      	b.n	8008606 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8008600:	2301      	movs	r3, #1
 8008602:	75fb      	strb	r3, [r7, #23]
        break;
 8008604:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008606:	69bb      	ldr	r3, [r7, #24]
 8008608:	2b0f      	cmp	r3, #15
 800860a:	d916      	bls.n	800863a <UART_SetConfig+0x452>
 800860c:	69bb      	ldr	r3, [r7, #24]
 800860e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008612:	d212      	bcs.n	800863a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	b29b      	uxth	r3, r3
 8008618:	f023 030f 	bic.w	r3, r3, #15
 800861c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800861e:	69bb      	ldr	r3, [r7, #24]
 8008620:	085b      	lsrs	r3, r3, #1
 8008622:	b29b      	uxth	r3, r3
 8008624:	f003 0307 	and.w	r3, r3, #7
 8008628:	b29a      	uxth	r2, r3
 800862a:	897b      	ldrh	r3, [r7, #10]
 800862c:	4313      	orrs	r3, r2
 800862e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	897a      	ldrh	r2, [r7, #10]
 8008636:	60da      	str	r2, [r3, #12]
 8008638:	e070      	b.n	800871c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	75fb      	strb	r3, [r7, #23]
 800863e:	e06d      	b.n	800871c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8008640:	7ffb      	ldrb	r3, [r7, #31]
 8008642:	2b08      	cmp	r3, #8
 8008644:	d859      	bhi.n	80086fa <UART_SetConfig+0x512>
 8008646:	a201      	add	r2, pc, #4	; (adr r2, 800864c <UART_SetConfig+0x464>)
 8008648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800864c:	08008671 	.word	0x08008671
 8008650:	0800868f 	.word	0x0800868f
 8008654:	080086ad 	.word	0x080086ad
 8008658:	080086fb 	.word	0x080086fb
 800865c:	080086c5 	.word	0x080086c5
 8008660:	080086fb 	.word	0x080086fb
 8008664:	080086fb 	.word	0x080086fb
 8008668:	080086fb 	.word	0x080086fb
 800866c:	080086e3 	.word	0x080086e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008670:	f7fd fc4e 	bl	8005f10 <HAL_RCC_GetPCLK1Freq>
 8008674:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	085a      	lsrs	r2, r3, #1
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	441a      	add	r2, r3
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	fbb2 f3f3 	udiv	r3, r2, r3
 8008688:	b29b      	uxth	r3, r3
 800868a:	61bb      	str	r3, [r7, #24]
        break;
 800868c:	e038      	b.n	8008700 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800868e:	f7fd fc53 	bl	8005f38 <HAL_RCC_GetPCLK2Freq>
 8008692:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	085a      	lsrs	r2, r3, #1
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	441a      	add	r2, r3
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	61bb      	str	r3, [r7, #24]
        break;
 80086aa:	e029      	b.n	8008700 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	085a      	lsrs	r2, r3, #1
 80086b2:	4b21      	ldr	r3, [pc, #132]	; (8008738 <UART_SetConfig+0x550>)
 80086b4:	4413      	add	r3, r2
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	6852      	ldr	r2, [r2, #4]
 80086ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80086be:	b29b      	uxth	r3, r3
 80086c0:	61bb      	str	r3, [r7, #24]
        break;
 80086c2:	e01d      	b.n	8008700 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086c4:	f7fd fb40 	bl	8005d48 <HAL_RCC_GetSysClockFreq>
 80086c8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	085a      	lsrs	r2, r3, #1
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	441a      	add	r2, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086dc:	b29b      	uxth	r3, r3
 80086de:	61bb      	str	r3, [r7, #24]
        break;
 80086e0:	e00e      	b.n	8008700 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	085b      	lsrs	r3, r3, #1
 80086e8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	61bb      	str	r3, [r7, #24]
        break;
 80086f8:	e002      	b.n	8008700 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80086fa:	2301      	movs	r3, #1
 80086fc:	75fb      	strb	r3, [r7, #23]
        break;
 80086fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	2b0f      	cmp	r3, #15
 8008704:	d908      	bls.n	8008718 <UART_SetConfig+0x530>
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800870c:	d204      	bcs.n	8008718 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	69ba      	ldr	r2, [r7, #24]
 8008714:	60da      	str	r2, [r3, #12]
 8008716:	e001      	b.n	800871c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8008718:	2301      	movs	r3, #1
 800871a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2200      	movs	r2, #0
 8008726:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008728:	7dfb      	ldrb	r3, [r7, #23]
}
 800872a:	4618      	mov	r0, r3
 800872c:	3720      	adds	r7, #32
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}
 8008732:	bf00      	nop
 8008734:	01e84800 	.word	0x01e84800
 8008738:	00f42400 	.word	0x00f42400

0800873c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008748:	f003 0301 	and.w	r3, r3, #1
 800874c:	2b00      	cmp	r3, #0
 800874e:	d00a      	beq.n	8008766 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	430a      	orrs	r2, r1
 8008764:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876a:	f003 0302 	and.w	r3, r3, #2
 800876e:	2b00      	cmp	r3, #0
 8008770:	d00a      	beq.n	8008788 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	430a      	orrs	r2, r1
 8008786:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878c:	f003 0304 	and.w	r3, r3, #4
 8008790:	2b00      	cmp	r3, #0
 8008792:	d00a      	beq.n	80087aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	430a      	orrs	r2, r1
 80087a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ae:	f003 0308 	and.w	r3, r3, #8
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d00a      	beq.n	80087cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	430a      	orrs	r2, r1
 80087ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087d0:	f003 0310 	and.w	r3, r3, #16
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d00a      	beq.n	80087ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	430a      	orrs	r2, r1
 80087ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f2:	f003 0320 	and.w	r3, r3, #32
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d00a      	beq.n	8008810 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	689b      	ldr	r3, [r3, #8]
 8008800:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	430a      	orrs	r2, r1
 800880e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008818:	2b00      	cmp	r3, #0
 800881a:	d01a      	beq.n	8008852 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	430a      	orrs	r2, r1
 8008830:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008836:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800883a:	d10a      	bne.n	8008852 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	430a      	orrs	r2, r1
 8008850:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00a      	beq.n	8008874 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	430a      	orrs	r2, r1
 8008872:	605a      	str	r2, [r3, #4]
  }
}
 8008874:	bf00      	nop
 8008876:	370c      	adds	r7, #12
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr

08008880 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b086      	sub	sp, #24
 8008884:	af02      	add	r7, sp, #8
 8008886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800888e:	f7fa f99f 	bl	8002bd0 <HAL_GetTick>
 8008892:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f003 0308 	and.w	r3, r3, #8
 800889e:	2b08      	cmp	r3, #8
 80088a0:	d10e      	bne.n	80088c0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80088a6:	9300      	str	r3, [sp, #0]
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2200      	movs	r2, #0
 80088ac:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f000 f814 	bl	80088de <UART_WaitOnFlagUntilTimeout>
 80088b6:	4603      	mov	r3, r0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d001      	beq.n	80088c0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088bc:	2303      	movs	r3, #3
 80088be:	e00a      	b.n	80088d6 <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2220      	movs	r2, #32
 80088c4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2220      	movs	r2, #32
 80088ca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80088d4:	2300      	movs	r3, #0
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3710      	adds	r7, #16
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b084      	sub	sp, #16
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	60f8      	str	r0, [r7, #12]
 80088e6:	60b9      	str	r1, [r7, #8]
 80088e8:	603b      	str	r3, [r7, #0]
 80088ea:	4613      	mov	r3, r2
 80088ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088ee:	e05d      	b.n	80089ac <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088f6:	d059      	beq.n	80089ac <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088f8:	f7fa f96a 	bl	8002bd0 <HAL_GetTick>
 80088fc:	4602      	mov	r2, r0
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	1ad3      	subs	r3, r2, r3
 8008902:	69ba      	ldr	r2, [r7, #24]
 8008904:	429a      	cmp	r2, r3
 8008906:	d302      	bcc.n	800890e <UART_WaitOnFlagUntilTimeout+0x30>
 8008908:	69bb      	ldr	r3, [r7, #24]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d11b      	bne.n	8008946 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800891c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	689a      	ldr	r2, [r3, #8]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f022 0201 	bic.w	r2, r2, #1
 800892c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2220      	movs	r2, #32
 8008932:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2220      	movs	r2, #32
 8008938:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2200      	movs	r2, #0
 800893e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008942:	2303      	movs	r3, #3
 8008944:	e042      	b.n	80089cc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f003 0304 	and.w	r3, r3, #4
 8008950:	2b00      	cmp	r3, #0
 8008952:	d02b      	beq.n	80089ac <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800895e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008962:	d123      	bne.n	80089ac <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800896c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800897c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	689a      	ldr	r2, [r3, #8]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f022 0201 	bic.w	r2, r2, #1
 800898c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2220      	movs	r2, #32
 8008992:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2220      	movs	r2, #32
 8008998:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2220      	movs	r2, #32
 800899e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2200      	movs	r2, #0
 80089a4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80089a8:	2303      	movs	r3, #3
 80089aa:	e00f      	b.n	80089cc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	69da      	ldr	r2, [r3, #28]
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	4013      	ands	r3, r2
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	bf0c      	ite	eq
 80089bc:	2301      	moveq	r3, #1
 80089be:	2300      	movne	r3, #0
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	461a      	mov	r2, r3
 80089c4:	79fb      	ldrb	r3, [r7, #7]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d092      	beq.n	80088f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089ca:	2300      	movs	r3, #0
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3710      	adds	r7, #16
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80089ea:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	689a      	ldr	r2, [r3, #8]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f022 0201 	bic.w	r2, r2, #1
 80089fa:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2220      	movs	r2, #32
 8008a00:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2200      	movs	r2, #0
 8008a06:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008a08:	bf00      	nop
 8008a0a:	370c      	adds	r7, #12
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2200      	movs	r2, #0
 8008a26:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a32:	68f8      	ldr	r0, [r7, #12]
 8008a34:	f7ff fbce 	bl	80081d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a38:	bf00      	nop
 8008a3a:	3710      	adds	r7, #16
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b083      	sub	sp, #12
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a4c:	2b21      	cmp	r3, #33	; 0x21
 8008a4e:	d12a      	bne.n	8008aa6 <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d110      	bne.n	8008a7e <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a6a:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a7a:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008a7c:	e013      	b.n	8008aa6 <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a82:	781a      	ldrb	r2, [r3, #0]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a8e:	1c5a      	adds	r2, r3, #1
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	3b01      	subs	r3, #1
 8008a9e:	b29a      	uxth	r2, r3
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008aa6:	bf00      	nop
 8008aa8:	370c      	adds	r7, #12
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab0:	4770      	bx	lr

08008ab2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008ab2:	b480      	push	{r7}
 8008ab4:	b085      	sub	sp, #20
 8008ab6:	af00      	add	r7, sp, #0
 8008ab8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008abe:	2b21      	cmp	r3, #33	; 0x21
 8008ac0:	d12f      	bne.n	8008b22 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008ac8:	b29b      	uxth	r3, r3
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d110      	bne.n	8008af0 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008adc:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008aec:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008aee:	e018      	b.n	8008b22 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008af4:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	881b      	ldrh	r3, [r3, #0]
 8008afa:	461a      	mov	r2, r3
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b04:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b0a:	1c9a      	adds	r2, r3, #2
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008b22:	bf00      	nop
 8008b24:	3714      	adds	r7, #20
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b2e:	b580      	push	{r7, lr}
 8008b30:	b082      	sub	sp, #8
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b44:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2220      	movs	r2, #32
 8008b4a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f7ff fb34 	bl	80081c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b58:	bf00      	nop
 8008b5a:	3708      	adds	r7, #8
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008b6e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b74:	2b22      	cmp	r3, #34	; 0x22
 8008b76:	d13a      	bne.n	8008bee <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b7e:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008b80:	89bb      	ldrh	r3, [r7, #12]
 8008b82:	b2d9      	uxtb	r1, r3
 8008b84:	89fb      	ldrh	r3, [r7, #14]
 8008b86:	b2da      	uxtb	r2, r3
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b8c:	400a      	ands	r2, r1
 8008b8e:	b2d2      	uxtb	r2, r2
 8008b90:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b96:	1c5a      	adds	r2, r3, #1
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	3b01      	subs	r3, #1
 8008ba6:	b29a      	uxth	r2, r3
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d121      	bne.n	8008bfe <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008bc8:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	689a      	ldr	r2, [r3, #8]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f022 0201 	bic.w	r2, r2, #1
 8008bd8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2220      	movs	r2, #32
 8008bde:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f7f8 fc70 	bl	80014cc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008bec:	e007      	b.n	8008bfe <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	699a      	ldr	r2, [r3, #24]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f042 0208 	orr.w	r2, r2, #8
 8008bfc:	619a      	str	r2, [r3, #24]
}
 8008bfe:	bf00      	nop
 8008c00:	3710      	adds	r7, #16
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}

08008c06 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008c06:	b580      	push	{r7, lr}
 8008c08:	b084      	sub	sp, #16
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008c14:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008c1a:	2b22      	cmp	r3, #34	; 0x22
 8008c1c:	d13a      	bne.n	8008c94 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c24:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c2a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008c2c:	89ba      	ldrh	r2, [r7, #12]
 8008c2e:	89fb      	ldrh	r3, [r7, #14]
 8008c30:	4013      	ands	r3, r2
 8008c32:	b29a      	uxth	r2, r3
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c3c:	1c9a      	adds	r2, r3, #2
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	b29a      	uxth	r2, r3
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d121      	bne.n	8008ca4 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008c6e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	689a      	ldr	r2, [r3, #8]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f022 0201 	bic.w	r2, r2, #1
 8008c7e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2220      	movs	r2, #32
 8008c84:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f7f8 fc1d 	bl	80014cc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c92:	e007      	b.n	8008ca4 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	699a      	ldr	r2, [r3, #24]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f042 0208 	orr.w	r2, r2, #8
 8008ca2:	619a      	str	r2, [r3, #24]
}
 8008ca4:	bf00      	nop
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <__errno>:
 8008cac:	4b01      	ldr	r3, [pc, #4]	; (8008cb4 <__errno+0x8>)
 8008cae:	6818      	ldr	r0, [r3, #0]
 8008cb0:	4770      	bx	lr
 8008cb2:	bf00      	nop
 8008cb4:	20000010 	.word	0x20000010

08008cb8 <__libc_init_array>:
 8008cb8:	b570      	push	{r4, r5, r6, lr}
 8008cba:	4e0d      	ldr	r6, [pc, #52]	; (8008cf0 <__libc_init_array+0x38>)
 8008cbc:	4c0d      	ldr	r4, [pc, #52]	; (8008cf4 <__libc_init_array+0x3c>)
 8008cbe:	1ba4      	subs	r4, r4, r6
 8008cc0:	10a4      	asrs	r4, r4, #2
 8008cc2:	2500      	movs	r5, #0
 8008cc4:	42a5      	cmp	r5, r4
 8008cc6:	d109      	bne.n	8008cdc <__libc_init_array+0x24>
 8008cc8:	4e0b      	ldr	r6, [pc, #44]	; (8008cf8 <__libc_init_array+0x40>)
 8008cca:	4c0c      	ldr	r4, [pc, #48]	; (8008cfc <__libc_init_array+0x44>)
 8008ccc:	f000 fc30 	bl	8009530 <_init>
 8008cd0:	1ba4      	subs	r4, r4, r6
 8008cd2:	10a4      	asrs	r4, r4, #2
 8008cd4:	2500      	movs	r5, #0
 8008cd6:	42a5      	cmp	r5, r4
 8008cd8:	d105      	bne.n	8008ce6 <__libc_init_array+0x2e>
 8008cda:	bd70      	pop	{r4, r5, r6, pc}
 8008cdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008ce0:	4798      	blx	r3
 8008ce2:	3501      	adds	r5, #1
 8008ce4:	e7ee      	b.n	8008cc4 <__libc_init_array+0xc>
 8008ce6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008cea:	4798      	blx	r3
 8008cec:	3501      	adds	r5, #1
 8008cee:	e7f2      	b.n	8008cd6 <__libc_init_array+0x1e>
 8008cf0:	080095bc 	.word	0x080095bc
 8008cf4:	080095bc 	.word	0x080095bc
 8008cf8:	080095bc 	.word	0x080095bc
 8008cfc:	080095c0 	.word	0x080095c0

08008d00 <malloc>:
 8008d00:	4b02      	ldr	r3, [pc, #8]	; (8008d0c <malloc+0xc>)
 8008d02:	4601      	mov	r1, r0
 8008d04:	6818      	ldr	r0, [r3, #0]
 8008d06:	f000 b865 	b.w	8008dd4 <_malloc_r>
 8008d0a:	bf00      	nop
 8008d0c:	20000010 	.word	0x20000010

08008d10 <memcpy>:
 8008d10:	b510      	push	{r4, lr}
 8008d12:	1e43      	subs	r3, r0, #1
 8008d14:	440a      	add	r2, r1
 8008d16:	4291      	cmp	r1, r2
 8008d18:	d100      	bne.n	8008d1c <memcpy+0xc>
 8008d1a:	bd10      	pop	{r4, pc}
 8008d1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d24:	e7f7      	b.n	8008d16 <memcpy+0x6>

08008d26 <memset>:
 8008d26:	4402      	add	r2, r0
 8008d28:	4603      	mov	r3, r0
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d100      	bne.n	8008d30 <memset+0xa>
 8008d2e:	4770      	bx	lr
 8008d30:	f803 1b01 	strb.w	r1, [r3], #1
 8008d34:	e7f9      	b.n	8008d2a <memset+0x4>
	...

08008d38 <_free_r>:
 8008d38:	b538      	push	{r3, r4, r5, lr}
 8008d3a:	4605      	mov	r5, r0
 8008d3c:	2900      	cmp	r1, #0
 8008d3e:	d045      	beq.n	8008dcc <_free_r+0x94>
 8008d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d44:	1f0c      	subs	r4, r1, #4
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	bfb8      	it	lt
 8008d4a:	18e4      	addlt	r4, r4, r3
 8008d4c:	f000 f8cc 	bl	8008ee8 <__malloc_lock>
 8008d50:	4a1f      	ldr	r2, [pc, #124]	; (8008dd0 <_free_r+0x98>)
 8008d52:	6813      	ldr	r3, [r2, #0]
 8008d54:	4610      	mov	r0, r2
 8008d56:	b933      	cbnz	r3, 8008d66 <_free_r+0x2e>
 8008d58:	6063      	str	r3, [r4, #4]
 8008d5a:	6014      	str	r4, [r2, #0]
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d62:	f000 b8c2 	b.w	8008eea <__malloc_unlock>
 8008d66:	42a3      	cmp	r3, r4
 8008d68:	d90c      	bls.n	8008d84 <_free_r+0x4c>
 8008d6a:	6821      	ldr	r1, [r4, #0]
 8008d6c:	1862      	adds	r2, r4, r1
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	bf04      	itt	eq
 8008d72:	681a      	ldreq	r2, [r3, #0]
 8008d74:	685b      	ldreq	r3, [r3, #4]
 8008d76:	6063      	str	r3, [r4, #4]
 8008d78:	bf04      	itt	eq
 8008d7a:	1852      	addeq	r2, r2, r1
 8008d7c:	6022      	streq	r2, [r4, #0]
 8008d7e:	6004      	str	r4, [r0, #0]
 8008d80:	e7ec      	b.n	8008d5c <_free_r+0x24>
 8008d82:	4613      	mov	r3, r2
 8008d84:	685a      	ldr	r2, [r3, #4]
 8008d86:	b10a      	cbz	r2, 8008d8c <_free_r+0x54>
 8008d88:	42a2      	cmp	r2, r4
 8008d8a:	d9fa      	bls.n	8008d82 <_free_r+0x4a>
 8008d8c:	6819      	ldr	r1, [r3, #0]
 8008d8e:	1858      	adds	r0, r3, r1
 8008d90:	42a0      	cmp	r0, r4
 8008d92:	d10b      	bne.n	8008dac <_free_r+0x74>
 8008d94:	6820      	ldr	r0, [r4, #0]
 8008d96:	4401      	add	r1, r0
 8008d98:	1858      	adds	r0, r3, r1
 8008d9a:	4282      	cmp	r2, r0
 8008d9c:	6019      	str	r1, [r3, #0]
 8008d9e:	d1dd      	bne.n	8008d5c <_free_r+0x24>
 8008da0:	6810      	ldr	r0, [r2, #0]
 8008da2:	6852      	ldr	r2, [r2, #4]
 8008da4:	605a      	str	r2, [r3, #4]
 8008da6:	4401      	add	r1, r0
 8008da8:	6019      	str	r1, [r3, #0]
 8008daa:	e7d7      	b.n	8008d5c <_free_r+0x24>
 8008dac:	d902      	bls.n	8008db4 <_free_r+0x7c>
 8008dae:	230c      	movs	r3, #12
 8008db0:	602b      	str	r3, [r5, #0]
 8008db2:	e7d3      	b.n	8008d5c <_free_r+0x24>
 8008db4:	6820      	ldr	r0, [r4, #0]
 8008db6:	1821      	adds	r1, r4, r0
 8008db8:	428a      	cmp	r2, r1
 8008dba:	bf04      	itt	eq
 8008dbc:	6811      	ldreq	r1, [r2, #0]
 8008dbe:	6852      	ldreq	r2, [r2, #4]
 8008dc0:	6062      	str	r2, [r4, #4]
 8008dc2:	bf04      	itt	eq
 8008dc4:	1809      	addeq	r1, r1, r0
 8008dc6:	6021      	streq	r1, [r4, #0]
 8008dc8:	605c      	str	r4, [r3, #4]
 8008dca:	e7c7      	b.n	8008d5c <_free_r+0x24>
 8008dcc:	bd38      	pop	{r3, r4, r5, pc}
 8008dce:	bf00      	nop
 8008dd0:	20000098 	.word	0x20000098

08008dd4 <_malloc_r>:
 8008dd4:	b570      	push	{r4, r5, r6, lr}
 8008dd6:	1ccd      	adds	r5, r1, #3
 8008dd8:	f025 0503 	bic.w	r5, r5, #3
 8008ddc:	3508      	adds	r5, #8
 8008dde:	2d0c      	cmp	r5, #12
 8008de0:	bf38      	it	cc
 8008de2:	250c      	movcc	r5, #12
 8008de4:	2d00      	cmp	r5, #0
 8008de6:	4606      	mov	r6, r0
 8008de8:	db01      	blt.n	8008dee <_malloc_r+0x1a>
 8008dea:	42a9      	cmp	r1, r5
 8008dec:	d903      	bls.n	8008df6 <_malloc_r+0x22>
 8008dee:	230c      	movs	r3, #12
 8008df0:	6033      	str	r3, [r6, #0]
 8008df2:	2000      	movs	r0, #0
 8008df4:	bd70      	pop	{r4, r5, r6, pc}
 8008df6:	f000 f877 	bl	8008ee8 <__malloc_lock>
 8008dfa:	4a21      	ldr	r2, [pc, #132]	; (8008e80 <_malloc_r+0xac>)
 8008dfc:	6814      	ldr	r4, [r2, #0]
 8008dfe:	4621      	mov	r1, r4
 8008e00:	b991      	cbnz	r1, 8008e28 <_malloc_r+0x54>
 8008e02:	4c20      	ldr	r4, [pc, #128]	; (8008e84 <_malloc_r+0xb0>)
 8008e04:	6823      	ldr	r3, [r4, #0]
 8008e06:	b91b      	cbnz	r3, 8008e10 <_malloc_r+0x3c>
 8008e08:	4630      	mov	r0, r6
 8008e0a:	f000 f83d 	bl	8008e88 <_sbrk_r>
 8008e0e:	6020      	str	r0, [r4, #0]
 8008e10:	4629      	mov	r1, r5
 8008e12:	4630      	mov	r0, r6
 8008e14:	f000 f838 	bl	8008e88 <_sbrk_r>
 8008e18:	1c43      	adds	r3, r0, #1
 8008e1a:	d124      	bne.n	8008e66 <_malloc_r+0x92>
 8008e1c:	230c      	movs	r3, #12
 8008e1e:	6033      	str	r3, [r6, #0]
 8008e20:	4630      	mov	r0, r6
 8008e22:	f000 f862 	bl	8008eea <__malloc_unlock>
 8008e26:	e7e4      	b.n	8008df2 <_malloc_r+0x1e>
 8008e28:	680b      	ldr	r3, [r1, #0]
 8008e2a:	1b5b      	subs	r3, r3, r5
 8008e2c:	d418      	bmi.n	8008e60 <_malloc_r+0x8c>
 8008e2e:	2b0b      	cmp	r3, #11
 8008e30:	d90f      	bls.n	8008e52 <_malloc_r+0x7e>
 8008e32:	600b      	str	r3, [r1, #0]
 8008e34:	50cd      	str	r5, [r1, r3]
 8008e36:	18cc      	adds	r4, r1, r3
 8008e38:	4630      	mov	r0, r6
 8008e3a:	f000 f856 	bl	8008eea <__malloc_unlock>
 8008e3e:	f104 000b 	add.w	r0, r4, #11
 8008e42:	1d23      	adds	r3, r4, #4
 8008e44:	f020 0007 	bic.w	r0, r0, #7
 8008e48:	1ac3      	subs	r3, r0, r3
 8008e4a:	d0d3      	beq.n	8008df4 <_malloc_r+0x20>
 8008e4c:	425a      	negs	r2, r3
 8008e4e:	50e2      	str	r2, [r4, r3]
 8008e50:	e7d0      	b.n	8008df4 <_malloc_r+0x20>
 8008e52:	428c      	cmp	r4, r1
 8008e54:	684b      	ldr	r3, [r1, #4]
 8008e56:	bf16      	itet	ne
 8008e58:	6063      	strne	r3, [r4, #4]
 8008e5a:	6013      	streq	r3, [r2, #0]
 8008e5c:	460c      	movne	r4, r1
 8008e5e:	e7eb      	b.n	8008e38 <_malloc_r+0x64>
 8008e60:	460c      	mov	r4, r1
 8008e62:	6849      	ldr	r1, [r1, #4]
 8008e64:	e7cc      	b.n	8008e00 <_malloc_r+0x2c>
 8008e66:	1cc4      	adds	r4, r0, #3
 8008e68:	f024 0403 	bic.w	r4, r4, #3
 8008e6c:	42a0      	cmp	r0, r4
 8008e6e:	d005      	beq.n	8008e7c <_malloc_r+0xa8>
 8008e70:	1a21      	subs	r1, r4, r0
 8008e72:	4630      	mov	r0, r6
 8008e74:	f000 f808 	bl	8008e88 <_sbrk_r>
 8008e78:	3001      	adds	r0, #1
 8008e7a:	d0cf      	beq.n	8008e1c <_malloc_r+0x48>
 8008e7c:	6025      	str	r5, [r4, #0]
 8008e7e:	e7db      	b.n	8008e38 <_malloc_r+0x64>
 8008e80:	20000098 	.word	0x20000098
 8008e84:	2000009c 	.word	0x2000009c

08008e88 <_sbrk_r>:
 8008e88:	b538      	push	{r3, r4, r5, lr}
 8008e8a:	4c06      	ldr	r4, [pc, #24]	; (8008ea4 <_sbrk_r+0x1c>)
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	4605      	mov	r5, r0
 8008e90:	4608      	mov	r0, r1
 8008e92:	6023      	str	r3, [r4, #0]
 8008e94:	f7f9 fdd6 	bl	8002a44 <_sbrk>
 8008e98:	1c43      	adds	r3, r0, #1
 8008e9a:	d102      	bne.n	8008ea2 <_sbrk_r+0x1a>
 8008e9c:	6823      	ldr	r3, [r4, #0]
 8008e9e:	b103      	cbz	r3, 8008ea2 <_sbrk_r+0x1a>
 8008ea0:	602b      	str	r3, [r5, #0]
 8008ea2:	bd38      	pop	{r3, r4, r5, pc}
 8008ea4:	2000059c 	.word	0x2000059c

08008ea8 <siprintf>:
 8008ea8:	b40e      	push	{r1, r2, r3}
 8008eaa:	b500      	push	{lr}
 8008eac:	b09c      	sub	sp, #112	; 0x70
 8008eae:	ab1d      	add	r3, sp, #116	; 0x74
 8008eb0:	9002      	str	r0, [sp, #8]
 8008eb2:	9006      	str	r0, [sp, #24]
 8008eb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008eb8:	4809      	ldr	r0, [pc, #36]	; (8008ee0 <siprintf+0x38>)
 8008eba:	9107      	str	r1, [sp, #28]
 8008ebc:	9104      	str	r1, [sp, #16]
 8008ebe:	4909      	ldr	r1, [pc, #36]	; (8008ee4 <siprintf+0x3c>)
 8008ec0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ec4:	9105      	str	r1, [sp, #20]
 8008ec6:	6800      	ldr	r0, [r0, #0]
 8008ec8:	9301      	str	r3, [sp, #4]
 8008eca:	a902      	add	r1, sp, #8
 8008ecc:	f000 f868 	bl	8008fa0 <_svfiprintf_r>
 8008ed0:	9b02      	ldr	r3, [sp, #8]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	701a      	strb	r2, [r3, #0]
 8008ed6:	b01c      	add	sp, #112	; 0x70
 8008ed8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008edc:	b003      	add	sp, #12
 8008ede:	4770      	bx	lr
 8008ee0:	20000010 	.word	0x20000010
 8008ee4:	ffff0208 	.word	0xffff0208

08008ee8 <__malloc_lock>:
 8008ee8:	4770      	bx	lr

08008eea <__malloc_unlock>:
 8008eea:	4770      	bx	lr

08008eec <__ssputs_r>:
 8008eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef0:	688e      	ldr	r6, [r1, #8]
 8008ef2:	429e      	cmp	r6, r3
 8008ef4:	4682      	mov	sl, r0
 8008ef6:	460c      	mov	r4, r1
 8008ef8:	4690      	mov	r8, r2
 8008efa:	4699      	mov	r9, r3
 8008efc:	d837      	bhi.n	8008f6e <__ssputs_r+0x82>
 8008efe:	898a      	ldrh	r2, [r1, #12]
 8008f00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f04:	d031      	beq.n	8008f6a <__ssputs_r+0x7e>
 8008f06:	6825      	ldr	r5, [r4, #0]
 8008f08:	6909      	ldr	r1, [r1, #16]
 8008f0a:	1a6f      	subs	r7, r5, r1
 8008f0c:	6965      	ldr	r5, [r4, #20]
 8008f0e:	2302      	movs	r3, #2
 8008f10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f14:	fb95 f5f3 	sdiv	r5, r5, r3
 8008f18:	f109 0301 	add.w	r3, r9, #1
 8008f1c:	443b      	add	r3, r7
 8008f1e:	429d      	cmp	r5, r3
 8008f20:	bf38      	it	cc
 8008f22:	461d      	movcc	r5, r3
 8008f24:	0553      	lsls	r3, r2, #21
 8008f26:	d530      	bpl.n	8008f8a <__ssputs_r+0x9e>
 8008f28:	4629      	mov	r1, r5
 8008f2a:	f7ff ff53 	bl	8008dd4 <_malloc_r>
 8008f2e:	4606      	mov	r6, r0
 8008f30:	b950      	cbnz	r0, 8008f48 <__ssputs_r+0x5c>
 8008f32:	230c      	movs	r3, #12
 8008f34:	f8ca 3000 	str.w	r3, [sl]
 8008f38:	89a3      	ldrh	r3, [r4, #12]
 8008f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f3e:	81a3      	strh	r3, [r4, #12]
 8008f40:	f04f 30ff 	mov.w	r0, #4294967295
 8008f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f48:	463a      	mov	r2, r7
 8008f4a:	6921      	ldr	r1, [r4, #16]
 8008f4c:	f7ff fee0 	bl	8008d10 <memcpy>
 8008f50:	89a3      	ldrh	r3, [r4, #12]
 8008f52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f5a:	81a3      	strh	r3, [r4, #12]
 8008f5c:	6126      	str	r6, [r4, #16]
 8008f5e:	6165      	str	r5, [r4, #20]
 8008f60:	443e      	add	r6, r7
 8008f62:	1bed      	subs	r5, r5, r7
 8008f64:	6026      	str	r6, [r4, #0]
 8008f66:	60a5      	str	r5, [r4, #8]
 8008f68:	464e      	mov	r6, r9
 8008f6a:	454e      	cmp	r6, r9
 8008f6c:	d900      	bls.n	8008f70 <__ssputs_r+0x84>
 8008f6e:	464e      	mov	r6, r9
 8008f70:	4632      	mov	r2, r6
 8008f72:	4641      	mov	r1, r8
 8008f74:	6820      	ldr	r0, [r4, #0]
 8008f76:	f000 fa93 	bl	80094a0 <memmove>
 8008f7a:	68a3      	ldr	r3, [r4, #8]
 8008f7c:	1b9b      	subs	r3, r3, r6
 8008f7e:	60a3      	str	r3, [r4, #8]
 8008f80:	6823      	ldr	r3, [r4, #0]
 8008f82:	441e      	add	r6, r3
 8008f84:	6026      	str	r6, [r4, #0]
 8008f86:	2000      	movs	r0, #0
 8008f88:	e7dc      	b.n	8008f44 <__ssputs_r+0x58>
 8008f8a:	462a      	mov	r2, r5
 8008f8c:	f000 faa1 	bl	80094d2 <_realloc_r>
 8008f90:	4606      	mov	r6, r0
 8008f92:	2800      	cmp	r0, #0
 8008f94:	d1e2      	bne.n	8008f5c <__ssputs_r+0x70>
 8008f96:	6921      	ldr	r1, [r4, #16]
 8008f98:	4650      	mov	r0, sl
 8008f9a:	f7ff fecd 	bl	8008d38 <_free_r>
 8008f9e:	e7c8      	b.n	8008f32 <__ssputs_r+0x46>

08008fa0 <_svfiprintf_r>:
 8008fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa4:	461d      	mov	r5, r3
 8008fa6:	898b      	ldrh	r3, [r1, #12]
 8008fa8:	061f      	lsls	r7, r3, #24
 8008faa:	b09d      	sub	sp, #116	; 0x74
 8008fac:	4680      	mov	r8, r0
 8008fae:	460c      	mov	r4, r1
 8008fb0:	4616      	mov	r6, r2
 8008fb2:	d50f      	bpl.n	8008fd4 <_svfiprintf_r+0x34>
 8008fb4:	690b      	ldr	r3, [r1, #16]
 8008fb6:	b96b      	cbnz	r3, 8008fd4 <_svfiprintf_r+0x34>
 8008fb8:	2140      	movs	r1, #64	; 0x40
 8008fba:	f7ff ff0b 	bl	8008dd4 <_malloc_r>
 8008fbe:	6020      	str	r0, [r4, #0]
 8008fc0:	6120      	str	r0, [r4, #16]
 8008fc2:	b928      	cbnz	r0, 8008fd0 <_svfiprintf_r+0x30>
 8008fc4:	230c      	movs	r3, #12
 8008fc6:	f8c8 3000 	str.w	r3, [r8]
 8008fca:	f04f 30ff 	mov.w	r0, #4294967295
 8008fce:	e0c8      	b.n	8009162 <_svfiprintf_r+0x1c2>
 8008fd0:	2340      	movs	r3, #64	; 0x40
 8008fd2:	6163      	str	r3, [r4, #20]
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	9309      	str	r3, [sp, #36]	; 0x24
 8008fd8:	2320      	movs	r3, #32
 8008fda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fde:	2330      	movs	r3, #48	; 0x30
 8008fe0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fe4:	9503      	str	r5, [sp, #12]
 8008fe6:	f04f 0b01 	mov.w	fp, #1
 8008fea:	4637      	mov	r7, r6
 8008fec:	463d      	mov	r5, r7
 8008fee:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008ff2:	b10b      	cbz	r3, 8008ff8 <_svfiprintf_r+0x58>
 8008ff4:	2b25      	cmp	r3, #37	; 0x25
 8008ff6:	d13e      	bne.n	8009076 <_svfiprintf_r+0xd6>
 8008ff8:	ebb7 0a06 	subs.w	sl, r7, r6
 8008ffc:	d00b      	beq.n	8009016 <_svfiprintf_r+0x76>
 8008ffe:	4653      	mov	r3, sl
 8009000:	4632      	mov	r2, r6
 8009002:	4621      	mov	r1, r4
 8009004:	4640      	mov	r0, r8
 8009006:	f7ff ff71 	bl	8008eec <__ssputs_r>
 800900a:	3001      	adds	r0, #1
 800900c:	f000 80a4 	beq.w	8009158 <_svfiprintf_r+0x1b8>
 8009010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009012:	4453      	add	r3, sl
 8009014:	9309      	str	r3, [sp, #36]	; 0x24
 8009016:	783b      	ldrb	r3, [r7, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	f000 809d 	beq.w	8009158 <_svfiprintf_r+0x1b8>
 800901e:	2300      	movs	r3, #0
 8009020:	f04f 32ff 	mov.w	r2, #4294967295
 8009024:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009028:	9304      	str	r3, [sp, #16]
 800902a:	9307      	str	r3, [sp, #28]
 800902c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009030:	931a      	str	r3, [sp, #104]	; 0x68
 8009032:	462f      	mov	r7, r5
 8009034:	2205      	movs	r2, #5
 8009036:	f817 1b01 	ldrb.w	r1, [r7], #1
 800903a:	4850      	ldr	r0, [pc, #320]	; (800917c <_svfiprintf_r+0x1dc>)
 800903c:	f7f7 f8f8 	bl	8000230 <memchr>
 8009040:	9b04      	ldr	r3, [sp, #16]
 8009042:	b9d0      	cbnz	r0, 800907a <_svfiprintf_r+0xda>
 8009044:	06d9      	lsls	r1, r3, #27
 8009046:	bf44      	itt	mi
 8009048:	2220      	movmi	r2, #32
 800904a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800904e:	071a      	lsls	r2, r3, #28
 8009050:	bf44      	itt	mi
 8009052:	222b      	movmi	r2, #43	; 0x2b
 8009054:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009058:	782a      	ldrb	r2, [r5, #0]
 800905a:	2a2a      	cmp	r2, #42	; 0x2a
 800905c:	d015      	beq.n	800908a <_svfiprintf_r+0xea>
 800905e:	9a07      	ldr	r2, [sp, #28]
 8009060:	462f      	mov	r7, r5
 8009062:	2000      	movs	r0, #0
 8009064:	250a      	movs	r5, #10
 8009066:	4639      	mov	r1, r7
 8009068:	f811 3b01 	ldrb.w	r3, [r1], #1
 800906c:	3b30      	subs	r3, #48	; 0x30
 800906e:	2b09      	cmp	r3, #9
 8009070:	d94d      	bls.n	800910e <_svfiprintf_r+0x16e>
 8009072:	b1b8      	cbz	r0, 80090a4 <_svfiprintf_r+0x104>
 8009074:	e00f      	b.n	8009096 <_svfiprintf_r+0xf6>
 8009076:	462f      	mov	r7, r5
 8009078:	e7b8      	b.n	8008fec <_svfiprintf_r+0x4c>
 800907a:	4a40      	ldr	r2, [pc, #256]	; (800917c <_svfiprintf_r+0x1dc>)
 800907c:	1a80      	subs	r0, r0, r2
 800907e:	fa0b f000 	lsl.w	r0, fp, r0
 8009082:	4318      	orrs	r0, r3
 8009084:	9004      	str	r0, [sp, #16]
 8009086:	463d      	mov	r5, r7
 8009088:	e7d3      	b.n	8009032 <_svfiprintf_r+0x92>
 800908a:	9a03      	ldr	r2, [sp, #12]
 800908c:	1d11      	adds	r1, r2, #4
 800908e:	6812      	ldr	r2, [r2, #0]
 8009090:	9103      	str	r1, [sp, #12]
 8009092:	2a00      	cmp	r2, #0
 8009094:	db01      	blt.n	800909a <_svfiprintf_r+0xfa>
 8009096:	9207      	str	r2, [sp, #28]
 8009098:	e004      	b.n	80090a4 <_svfiprintf_r+0x104>
 800909a:	4252      	negs	r2, r2
 800909c:	f043 0302 	orr.w	r3, r3, #2
 80090a0:	9207      	str	r2, [sp, #28]
 80090a2:	9304      	str	r3, [sp, #16]
 80090a4:	783b      	ldrb	r3, [r7, #0]
 80090a6:	2b2e      	cmp	r3, #46	; 0x2e
 80090a8:	d10c      	bne.n	80090c4 <_svfiprintf_r+0x124>
 80090aa:	787b      	ldrb	r3, [r7, #1]
 80090ac:	2b2a      	cmp	r3, #42	; 0x2a
 80090ae:	d133      	bne.n	8009118 <_svfiprintf_r+0x178>
 80090b0:	9b03      	ldr	r3, [sp, #12]
 80090b2:	1d1a      	adds	r2, r3, #4
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	9203      	str	r2, [sp, #12]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	bfb8      	it	lt
 80090bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80090c0:	3702      	adds	r7, #2
 80090c2:	9305      	str	r3, [sp, #20]
 80090c4:	4d2e      	ldr	r5, [pc, #184]	; (8009180 <_svfiprintf_r+0x1e0>)
 80090c6:	7839      	ldrb	r1, [r7, #0]
 80090c8:	2203      	movs	r2, #3
 80090ca:	4628      	mov	r0, r5
 80090cc:	f7f7 f8b0 	bl	8000230 <memchr>
 80090d0:	b138      	cbz	r0, 80090e2 <_svfiprintf_r+0x142>
 80090d2:	2340      	movs	r3, #64	; 0x40
 80090d4:	1b40      	subs	r0, r0, r5
 80090d6:	fa03 f000 	lsl.w	r0, r3, r0
 80090da:	9b04      	ldr	r3, [sp, #16]
 80090dc:	4303      	orrs	r3, r0
 80090de:	3701      	adds	r7, #1
 80090e0:	9304      	str	r3, [sp, #16]
 80090e2:	7839      	ldrb	r1, [r7, #0]
 80090e4:	4827      	ldr	r0, [pc, #156]	; (8009184 <_svfiprintf_r+0x1e4>)
 80090e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090ea:	2206      	movs	r2, #6
 80090ec:	1c7e      	adds	r6, r7, #1
 80090ee:	f7f7 f89f 	bl	8000230 <memchr>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	d038      	beq.n	8009168 <_svfiprintf_r+0x1c8>
 80090f6:	4b24      	ldr	r3, [pc, #144]	; (8009188 <_svfiprintf_r+0x1e8>)
 80090f8:	bb13      	cbnz	r3, 8009140 <_svfiprintf_r+0x1a0>
 80090fa:	9b03      	ldr	r3, [sp, #12]
 80090fc:	3307      	adds	r3, #7
 80090fe:	f023 0307 	bic.w	r3, r3, #7
 8009102:	3308      	adds	r3, #8
 8009104:	9303      	str	r3, [sp, #12]
 8009106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009108:	444b      	add	r3, r9
 800910a:	9309      	str	r3, [sp, #36]	; 0x24
 800910c:	e76d      	b.n	8008fea <_svfiprintf_r+0x4a>
 800910e:	fb05 3202 	mla	r2, r5, r2, r3
 8009112:	2001      	movs	r0, #1
 8009114:	460f      	mov	r7, r1
 8009116:	e7a6      	b.n	8009066 <_svfiprintf_r+0xc6>
 8009118:	2300      	movs	r3, #0
 800911a:	3701      	adds	r7, #1
 800911c:	9305      	str	r3, [sp, #20]
 800911e:	4619      	mov	r1, r3
 8009120:	250a      	movs	r5, #10
 8009122:	4638      	mov	r0, r7
 8009124:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009128:	3a30      	subs	r2, #48	; 0x30
 800912a:	2a09      	cmp	r2, #9
 800912c:	d903      	bls.n	8009136 <_svfiprintf_r+0x196>
 800912e:	2b00      	cmp	r3, #0
 8009130:	d0c8      	beq.n	80090c4 <_svfiprintf_r+0x124>
 8009132:	9105      	str	r1, [sp, #20]
 8009134:	e7c6      	b.n	80090c4 <_svfiprintf_r+0x124>
 8009136:	fb05 2101 	mla	r1, r5, r1, r2
 800913a:	2301      	movs	r3, #1
 800913c:	4607      	mov	r7, r0
 800913e:	e7f0      	b.n	8009122 <_svfiprintf_r+0x182>
 8009140:	ab03      	add	r3, sp, #12
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	4622      	mov	r2, r4
 8009146:	4b11      	ldr	r3, [pc, #68]	; (800918c <_svfiprintf_r+0x1ec>)
 8009148:	a904      	add	r1, sp, #16
 800914a:	4640      	mov	r0, r8
 800914c:	f3af 8000 	nop.w
 8009150:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009154:	4681      	mov	r9, r0
 8009156:	d1d6      	bne.n	8009106 <_svfiprintf_r+0x166>
 8009158:	89a3      	ldrh	r3, [r4, #12]
 800915a:	065b      	lsls	r3, r3, #25
 800915c:	f53f af35 	bmi.w	8008fca <_svfiprintf_r+0x2a>
 8009160:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009162:	b01d      	add	sp, #116	; 0x74
 8009164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009168:	ab03      	add	r3, sp, #12
 800916a:	9300      	str	r3, [sp, #0]
 800916c:	4622      	mov	r2, r4
 800916e:	4b07      	ldr	r3, [pc, #28]	; (800918c <_svfiprintf_r+0x1ec>)
 8009170:	a904      	add	r1, sp, #16
 8009172:	4640      	mov	r0, r8
 8009174:	f000 f882 	bl	800927c <_printf_i>
 8009178:	e7ea      	b.n	8009150 <_svfiprintf_r+0x1b0>
 800917a:	bf00      	nop
 800917c:	08009580 	.word	0x08009580
 8009180:	08009586 	.word	0x08009586
 8009184:	0800958a 	.word	0x0800958a
 8009188:	00000000 	.word	0x00000000
 800918c:	08008eed 	.word	0x08008eed

08009190 <_printf_common>:
 8009190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009194:	4691      	mov	r9, r2
 8009196:	461f      	mov	r7, r3
 8009198:	688a      	ldr	r2, [r1, #8]
 800919a:	690b      	ldr	r3, [r1, #16]
 800919c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091a0:	4293      	cmp	r3, r2
 80091a2:	bfb8      	it	lt
 80091a4:	4613      	movlt	r3, r2
 80091a6:	f8c9 3000 	str.w	r3, [r9]
 80091aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091ae:	4606      	mov	r6, r0
 80091b0:	460c      	mov	r4, r1
 80091b2:	b112      	cbz	r2, 80091ba <_printf_common+0x2a>
 80091b4:	3301      	adds	r3, #1
 80091b6:	f8c9 3000 	str.w	r3, [r9]
 80091ba:	6823      	ldr	r3, [r4, #0]
 80091bc:	0699      	lsls	r1, r3, #26
 80091be:	bf42      	ittt	mi
 80091c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80091c4:	3302      	addmi	r3, #2
 80091c6:	f8c9 3000 	strmi.w	r3, [r9]
 80091ca:	6825      	ldr	r5, [r4, #0]
 80091cc:	f015 0506 	ands.w	r5, r5, #6
 80091d0:	d107      	bne.n	80091e2 <_printf_common+0x52>
 80091d2:	f104 0a19 	add.w	sl, r4, #25
 80091d6:	68e3      	ldr	r3, [r4, #12]
 80091d8:	f8d9 2000 	ldr.w	r2, [r9]
 80091dc:	1a9b      	subs	r3, r3, r2
 80091de:	42ab      	cmp	r3, r5
 80091e0:	dc28      	bgt.n	8009234 <_printf_common+0xa4>
 80091e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80091e6:	6822      	ldr	r2, [r4, #0]
 80091e8:	3300      	adds	r3, #0
 80091ea:	bf18      	it	ne
 80091ec:	2301      	movne	r3, #1
 80091ee:	0692      	lsls	r2, r2, #26
 80091f0:	d42d      	bmi.n	800924e <_printf_common+0xbe>
 80091f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80091f6:	4639      	mov	r1, r7
 80091f8:	4630      	mov	r0, r6
 80091fa:	47c0      	blx	r8
 80091fc:	3001      	adds	r0, #1
 80091fe:	d020      	beq.n	8009242 <_printf_common+0xb2>
 8009200:	6823      	ldr	r3, [r4, #0]
 8009202:	68e5      	ldr	r5, [r4, #12]
 8009204:	f8d9 2000 	ldr.w	r2, [r9]
 8009208:	f003 0306 	and.w	r3, r3, #6
 800920c:	2b04      	cmp	r3, #4
 800920e:	bf08      	it	eq
 8009210:	1aad      	subeq	r5, r5, r2
 8009212:	68a3      	ldr	r3, [r4, #8]
 8009214:	6922      	ldr	r2, [r4, #16]
 8009216:	bf0c      	ite	eq
 8009218:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800921c:	2500      	movne	r5, #0
 800921e:	4293      	cmp	r3, r2
 8009220:	bfc4      	itt	gt
 8009222:	1a9b      	subgt	r3, r3, r2
 8009224:	18ed      	addgt	r5, r5, r3
 8009226:	f04f 0900 	mov.w	r9, #0
 800922a:	341a      	adds	r4, #26
 800922c:	454d      	cmp	r5, r9
 800922e:	d11a      	bne.n	8009266 <_printf_common+0xd6>
 8009230:	2000      	movs	r0, #0
 8009232:	e008      	b.n	8009246 <_printf_common+0xb6>
 8009234:	2301      	movs	r3, #1
 8009236:	4652      	mov	r2, sl
 8009238:	4639      	mov	r1, r7
 800923a:	4630      	mov	r0, r6
 800923c:	47c0      	blx	r8
 800923e:	3001      	adds	r0, #1
 8009240:	d103      	bne.n	800924a <_printf_common+0xba>
 8009242:	f04f 30ff 	mov.w	r0, #4294967295
 8009246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800924a:	3501      	adds	r5, #1
 800924c:	e7c3      	b.n	80091d6 <_printf_common+0x46>
 800924e:	18e1      	adds	r1, r4, r3
 8009250:	1c5a      	adds	r2, r3, #1
 8009252:	2030      	movs	r0, #48	; 0x30
 8009254:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009258:	4422      	add	r2, r4
 800925a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800925e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009262:	3302      	adds	r3, #2
 8009264:	e7c5      	b.n	80091f2 <_printf_common+0x62>
 8009266:	2301      	movs	r3, #1
 8009268:	4622      	mov	r2, r4
 800926a:	4639      	mov	r1, r7
 800926c:	4630      	mov	r0, r6
 800926e:	47c0      	blx	r8
 8009270:	3001      	adds	r0, #1
 8009272:	d0e6      	beq.n	8009242 <_printf_common+0xb2>
 8009274:	f109 0901 	add.w	r9, r9, #1
 8009278:	e7d8      	b.n	800922c <_printf_common+0x9c>
	...

0800927c <_printf_i>:
 800927c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009280:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009284:	460c      	mov	r4, r1
 8009286:	7e09      	ldrb	r1, [r1, #24]
 8009288:	b085      	sub	sp, #20
 800928a:	296e      	cmp	r1, #110	; 0x6e
 800928c:	4617      	mov	r7, r2
 800928e:	4606      	mov	r6, r0
 8009290:	4698      	mov	r8, r3
 8009292:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009294:	f000 80b3 	beq.w	80093fe <_printf_i+0x182>
 8009298:	d822      	bhi.n	80092e0 <_printf_i+0x64>
 800929a:	2963      	cmp	r1, #99	; 0x63
 800929c:	d036      	beq.n	800930c <_printf_i+0x90>
 800929e:	d80a      	bhi.n	80092b6 <_printf_i+0x3a>
 80092a0:	2900      	cmp	r1, #0
 80092a2:	f000 80b9 	beq.w	8009418 <_printf_i+0x19c>
 80092a6:	2958      	cmp	r1, #88	; 0x58
 80092a8:	f000 8083 	beq.w	80093b2 <_printf_i+0x136>
 80092ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80092b4:	e032      	b.n	800931c <_printf_i+0xa0>
 80092b6:	2964      	cmp	r1, #100	; 0x64
 80092b8:	d001      	beq.n	80092be <_printf_i+0x42>
 80092ba:	2969      	cmp	r1, #105	; 0x69
 80092bc:	d1f6      	bne.n	80092ac <_printf_i+0x30>
 80092be:	6820      	ldr	r0, [r4, #0]
 80092c0:	6813      	ldr	r3, [r2, #0]
 80092c2:	0605      	lsls	r5, r0, #24
 80092c4:	f103 0104 	add.w	r1, r3, #4
 80092c8:	d52a      	bpl.n	8009320 <_printf_i+0xa4>
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	6011      	str	r1, [r2, #0]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	da03      	bge.n	80092da <_printf_i+0x5e>
 80092d2:	222d      	movs	r2, #45	; 0x2d
 80092d4:	425b      	negs	r3, r3
 80092d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80092da:	486f      	ldr	r0, [pc, #444]	; (8009498 <_printf_i+0x21c>)
 80092dc:	220a      	movs	r2, #10
 80092de:	e039      	b.n	8009354 <_printf_i+0xd8>
 80092e0:	2973      	cmp	r1, #115	; 0x73
 80092e2:	f000 809d 	beq.w	8009420 <_printf_i+0x1a4>
 80092e6:	d808      	bhi.n	80092fa <_printf_i+0x7e>
 80092e8:	296f      	cmp	r1, #111	; 0x6f
 80092ea:	d020      	beq.n	800932e <_printf_i+0xb2>
 80092ec:	2970      	cmp	r1, #112	; 0x70
 80092ee:	d1dd      	bne.n	80092ac <_printf_i+0x30>
 80092f0:	6823      	ldr	r3, [r4, #0]
 80092f2:	f043 0320 	orr.w	r3, r3, #32
 80092f6:	6023      	str	r3, [r4, #0]
 80092f8:	e003      	b.n	8009302 <_printf_i+0x86>
 80092fa:	2975      	cmp	r1, #117	; 0x75
 80092fc:	d017      	beq.n	800932e <_printf_i+0xb2>
 80092fe:	2978      	cmp	r1, #120	; 0x78
 8009300:	d1d4      	bne.n	80092ac <_printf_i+0x30>
 8009302:	2378      	movs	r3, #120	; 0x78
 8009304:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009308:	4864      	ldr	r0, [pc, #400]	; (800949c <_printf_i+0x220>)
 800930a:	e055      	b.n	80093b8 <_printf_i+0x13c>
 800930c:	6813      	ldr	r3, [r2, #0]
 800930e:	1d19      	adds	r1, r3, #4
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	6011      	str	r1, [r2, #0]
 8009314:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009318:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800931c:	2301      	movs	r3, #1
 800931e:	e08c      	b.n	800943a <_printf_i+0x1be>
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	6011      	str	r1, [r2, #0]
 8009324:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009328:	bf18      	it	ne
 800932a:	b21b      	sxthne	r3, r3
 800932c:	e7cf      	b.n	80092ce <_printf_i+0x52>
 800932e:	6813      	ldr	r3, [r2, #0]
 8009330:	6825      	ldr	r5, [r4, #0]
 8009332:	1d18      	adds	r0, r3, #4
 8009334:	6010      	str	r0, [r2, #0]
 8009336:	0628      	lsls	r0, r5, #24
 8009338:	d501      	bpl.n	800933e <_printf_i+0xc2>
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	e002      	b.n	8009344 <_printf_i+0xc8>
 800933e:	0668      	lsls	r0, r5, #25
 8009340:	d5fb      	bpl.n	800933a <_printf_i+0xbe>
 8009342:	881b      	ldrh	r3, [r3, #0]
 8009344:	4854      	ldr	r0, [pc, #336]	; (8009498 <_printf_i+0x21c>)
 8009346:	296f      	cmp	r1, #111	; 0x6f
 8009348:	bf14      	ite	ne
 800934a:	220a      	movne	r2, #10
 800934c:	2208      	moveq	r2, #8
 800934e:	2100      	movs	r1, #0
 8009350:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009354:	6865      	ldr	r5, [r4, #4]
 8009356:	60a5      	str	r5, [r4, #8]
 8009358:	2d00      	cmp	r5, #0
 800935a:	f2c0 8095 	blt.w	8009488 <_printf_i+0x20c>
 800935e:	6821      	ldr	r1, [r4, #0]
 8009360:	f021 0104 	bic.w	r1, r1, #4
 8009364:	6021      	str	r1, [r4, #0]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d13d      	bne.n	80093e6 <_printf_i+0x16a>
 800936a:	2d00      	cmp	r5, #0
 800936c:	f040 808e 	bne.w	800948c <_printf_i+0x210>
 8009370:	4665      	mov	r5, ip
 8009372:	2a08      	cmp	r2, #8
 8009374:	d10b      	bne.n	800938e <_printf_i+0x112>
 8009376:	6823      	ldr	r3, [r4, #0]
 8009378:	07db      	lsls	r3, r3, #31
 800937a:	d508      	bpl.n	800938e <_printf_i+0x112>
 800937c:	6923      	ldr	r3, [r4, #16]
 800937e:	6862      	ldr	r2, [r4, #4]
 8009380:	429a      	cmp	r2, r3
 8009382:	bfde      	ittt	le
 8009384:	2330      	movle	r3, #48	; 0x30
 8009386:	f805 3c01 	strble.w	r3, [r5, #-1]
 800938a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800938e:	ebac 0305 	sub.w	r3, ip, r5
 8009392:	6123      	str	r3, [r4, #16]
 8009394:	f8cd 8000 	str.w	r8, [sp]
 8009398:	463b      	mov	r3, r7
 800939a:	aa03      	add	r2, sp, #12
 800939c:	4621      	mov	r1, r4
 800939e:	4630      	mov	r0, r6
 80093a0:	f7ff fef6 	bl	8009190 <_printf_common>
 80093a4:	3001      	adds	r0, #1
 80093a6:	d14d      	bne.n	8009444 <_printf_i+0x1c8>
 80093a8:	f04f 30ff 	mov.w	r0, #4294967295
 80093ac:	b005      	add	sp, #20
 80093ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093b2:	4839      	ldr	r0, [pc, #228]	; (8009498 <_printf_i+0x21c>)
 80093b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80093b8:	6813      	ldr	r3, [r2, #0]
 80093ba:	6821      	ldr	r1, [r4, #0]
 80093bc:	1d1d      	adds	r5, r3, #4
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	6015      	str	r5, [r2, #0]
 80093c2:	060a      	lsls	r2, r1, #24
 80093c4:	d50b      	bpl.n	80093de <_printf_i+0x162>
 80093c6:	07ca      	lsls	r2, r1, #31
 80093c8:	bf44      	itt	mi
 80093ca:	f041 0120 	orrmi.w	r1, r1, #32
 80093ce:	6021      	strmi	r1, [r4, #0]
 80093d0:	b91b      	cbnz	r3, 80093da <_printf_i+0x15e>
 80093d2:	6822      	ldr	r2, [r4, #0]
 80093d4:	f022 0220 	bic.w	r2, r2, #32
 80093d8:	6022      	str	r2, [r4, #0]
 80093da:	2210      	movs	r2, #16
 80093dc:	e7b7      	b.n	800934e <_printf_i+0xd2>
 80093de:	064d      	lsls	r5, r1, #25
 80093e0:	bf48      	it	mi
 80093e2:	b29b      	uxthmi	r3, r3
 80093e4:	e7ef      	b.n	80093c6 <_printf_i+0x14a>
 80093e6:	4665      	mov	r5, ip
 80093e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80093ec:	fb02 3311 	mls	r3, r2, r1, r3
 80093f0:	5cc3      	ldrb	r3, [r0, r3]
 80093f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80093f6:	460b      	mov	r3, r1
 80093f8:	2900      	cmp	r1, #0
 80093fa:	d1f5      	bne.n	80093e8 <_printf_i+0x16c>
 80093fc:	e7b9      	b.n	8009372 <_printf_i+0xf6>
 80093fe:	6813      	ldr	r3, [r2, #0]
 8009400:	6825      	ldr	r5, [r4, #0]
 8009402:	6961      	ldr	r1, [r4, #20]
 8009404:	1d18      	adds	r0, r3, #4
 8009406:	6010      	str	r0, [r2, #0]
 8009408:	0628      	lsls	r0, r5, #24
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	d501      	bpl.n	8009412 <_printf_i+0x196>
 800940e:	6019      	str	r1, [r3, #0]
 8009410:	e002      	b.n	8009418 <_printf_i+0x19c>
 8009412:	066a      	lsls	r2, r5, #25
 8009414:	d5fb      	bpl.n	800940e <_printf_i+0x192>
 8009416:	8019      	strh	r1, [r3, #0]
 8009418:	2300      	movs	r3, #0
 800941a:	6123      	str	r3, [r4, #16]
 800941c:	4665      	mov	r5, ip
 800941e:	e7b9      	b.n	8009394 <_printf_i+0x118>
 8009420:	6813      	ldr	r3, [r2, #0]
 8009422:	1d19      	adds	r1, r3, #4
 8009424:	6011      	str	r1, [r2, #0]
 8009426:	681d      	ldr	r5, [r3, #0]
 8009428:	6862      	ldr	r2, [r4, #4]
 800942a:	2100      	movs	r1, #0
 800942c:	4628      	mov	r0, r5
 800942e:	f7f6 feff 	bl	8000230 <memchr>
 8009432:	b108      	cbz	r0, 8009438 <_printf_i+0x1bc>
 8009434:	1b40      	subs	r0, r0, r5
 8009436:	6060      	str	r0, [r4, #4]
 8009438:	6863      	ldr	r3, [r4, #4]
 800943a:	6123      	str	r3, [r4, #16]
 800943c:	2300      	movs	r3, #0
 800943e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009442:	e7a7      	b.n	8009394 <_printf_i+0x118>
 8009444:	6923      	ldr	r3, [r4, #16]
 8009446:	462a      	mov	r2, r5
 8009448:	4639      	mov	r1, r7
 800944a:	4630      	mov	r0, r6
 800944c:	47c0      	blx	r8
 800944e:	3001      	adds	r0, #1
 8009450:	d0aa      	beq.n	80093a8 <_printf_i+0x12c>
 8009452:	6823      	ldr	r3, [r4, #0]
 8009454:	079b      	lsls	r3, r3, #30
 8009456:	d413      	bmi.n	8009480 <_printf_i+0x204>
 8009458:	68e0      	ldr	r0, [r4, #12]
 800945a:	9b03      	ldr	r3, [sp, #12]
 800945c:	4298      	cmp	r0, r3
 800945e:	bfb8      	it	lt
 8009460:	4618      	movlt	r0, r3
 8009462:	e7a3      	b.n	80093ac <_printf_i+0x130>
 8009464:	2301      	movs	r3, #1
 8009466:	464a      	mov	r2, r9
 8009468:	4639      	mov	r1, r7
 800946a:	4630      	mov	r0, r6
 800946c:	47c0      	blx	r8
 800946e:	3001      	adds	r0, #1
 8009470:	d09a      	beq.n	80093a8 <_printf_i+0x12c>
 8009472:	3501      	adds	r5, #1
 8009474:	68e3      	ldr	r3, [r4, #12]
 8009476:	9a03      	ldr	r2, [sp, #12]
 8009478:	1a9b      	subs	r3, r3, r2
 800947a:	42ab      	cmp	r3, r5
 800947c:	dcf2      	bgt.n	8009464 <_printf_i+0x1e8>
 800947e:	e7eb      	b.n	8009458 <_printf_i+0x1dc>
 8009480:	2500      	movs	r5, #0
 8009482:	f104 0919 	add.w	r9, r4, #25
 8009486:	e7f5      	b.n	8009474 <_printf_i+0x1f8>
 8009488:	2b00      	cmp	r3, #0
 800948a:	d1ac      	bne.n	80093e6 <_printf_i+0x16a>
 800948c:	7803      	ldrb	r3, [r0, #0]
 800948e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009492:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009496:	e76c      	b.n	8009372 <_printf_i+0xf6>
 8009498:	08009591 	.word	0x08009591
 800949c:	080095a2 	.word	0x080095a2

080094a0 <memmove>:
 80094a0:	4288      	cmp	r0, r1
 80094a2:	b510      	push	{r4, lr}
 80094a4:	eb01 0302 	add.w	r3, r1, r2
 80094a8:	d807      	bhi.n	80094ba <memmove+0x1a>
 80094aa:	1e42      	subs	r2, r0, #1
 80094ac:	4299      	cmp	r1, r3
 80094ae:	d00a      	beq.n	80094c6 <memmove+0x26>
 80094b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094b4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80094b8:	e7f8      	b.n	80094ac <memmove+0xc>
 80094ba:	4283      	cmp	r3, r0
 80094bc:	d9f5      	bls.n	80094aa <memmove+0xa>
 80094be:	1881      	adds	r1, r0, r2
 80094c0:	1ad2      	subs	r2, r2, r3
 80094c2:	42d3      	cmn	r3, r2
 80094c4:	d100      	bne.n	80094c8 <memmove+0x28>
 80094c6:	bd10      	pop	{r4, pc}
 80094c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80094cc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80094d0:	e7f7      	b.n	80094c2 <memmove+0x22>

080094d2 <_realloc_r>:
 80094d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094d4:	4607      	mov	r7, r0
 80094d6:	4614      	mov	r4, r2
 80094d8:	460e      	mov	r6, r1
 80094da:	b921      	cbnz	r1, 80094e6 <_realloc_r+0x14>
 80094dc:	4611      	mov	r1, r2
 80094de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80094e2:	f7ff bc77 	b.w	8008dd4 <_malloc_r>
 80094e6:	b922      	cbnz	r2, 80094f2 <_realloc_r+0x20>
 80094e8:	f7ff fc26 	bl	8008d38 <_free_r>
 80094ec:	4625      	mov	r5, r4
 80094ee:	4628      	mov	r0, r5
 80094f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094f2:	f000 f814 	bl	800951e <_malloc_usable_size_r>
 80094f6:	42a0      	cmp	r0, r4
 80094f8:	d20f      	bcs.n	800951a <_realloc_r+0x48>
 80094fa:	4621      	mov	r1, r4
 80094fc:	4638      	mov	r0, r7
 80094fe:	f7ff fc69 	bl	8008dd4 <_malloc_r>
 8009502:	4605      	mov	r5, r0
 8009504:	2800      	cmp	r0, #0
 8009506:	d0f2      	beq.n	80094ee <_realloc_r+0x1c>
 8009508:	4631      	mov	r1, r6
 800950a:	4622      	mov	r2, r4
 800950c:	f7ff fc00 	bl	8008d10 <memcpy>
 8009510:	4631      	mov	r1, r6
 8009512:	4638      	mov	r0, r7
 8009514:	f7ff fc10 	bl	8008d38 <_free_r>
 8009518:	e7e9      	b.n	80094ee <_realloc_r+0x1c>
 800951a:	4635      	mov	r5, r6
 800951c:	e7e7      	b.n	80094ee <_realloc_r+0x1c>

0800951e <_malloc_usable_size_r>:
 800951e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009522:	1f18      	subs	r0, r3, #4
 8009524:	2b00      	cmp	r3, #0
 8009526:	bfbc      	itt	lt
 8009528:	580b      	ldrlt	r3, [r1, r0]
 800952a:	18c0      	addlt	r0, r0, r3
 800952c:	4770      	bx	lr
	...

08009530 <_init>:
 8009530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009532:	bf00      	nop
 8009534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009536:	bc08      	pop	{r3}
 8009538:	469e      	mov	lr, r3
 800953a:	4770      	bx	lr

0800953c <_fini>:
 800953c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800953e:	bf00      	nop
 8009540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009542:	bc08      	pop	{r3}
 8009544:	469e      	mov	lr, r3
 8009546:	4770      	bx	lr
