Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 24 18:44:25 2025
| Host         : DESKTOP-V5UHSH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert               1           
TIMING-9   Warning   Unknown CDC Logic                          1           
TIMING-16  Warning   Large setup violation                      1000        
ULMTCS-2   Warning   Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -47.821  -107780.633                  76409               145228        0.060        0.000                      0               145228        1.370        0.000                       0                 71279  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sysClk50m                                                   {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_1_0                             {0.000 2.500}        5.000           200.000         
  clk_out2_design_1_clk_wiz_1_0                             {0.000 3.125}        6.250           160.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.786        0.000                      0                  222        0.121        0.000                      0                  222       15.812        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.428        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  
sysClk50m                                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  -2.801   -99789.500                  73141               141371        0.092        0.000                      0               141371        1.370        0.000                       0                 69210  
  clk_out2_design_1_clk_wiz_1_0                                 -47.821    -1736.416                   1063                 2074        0.157        0.000                      0                 2074        2.625        0.000                       0                  1791  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                              18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0       -4.343    -6578.250                   3058                 3058        0.060        0.000                      0                 3058  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_1_0                                 
(none)                         clk_out2_design_1_clk_wiz_1_0                                 
(none)                         clkfbout_design_1_clk_wiz_1_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.786ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.589ns (22.044%)  route 2.083ns (77.956%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 19.622 - 16.667 ) 
    Source Clock Delay      (SCD):    3.321ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.321    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y11         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.379     3.700 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.900     4.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_5
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.105     4.705 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.510     5.215    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I0_O)        0.105     5.320 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.673     5.993    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    18.130    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    18.207 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    19.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.324    19.946    
                         clock uncertainty           -0.035    19.911    
    SLICE_X8Y4           FDRE (Setup_fdre_C_CE)      -0.132    19.779    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                 13.786    

Slack (MET) :             14.364ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.298ns  (logic 0.647ns (28.154%)  route 1.651ns (71.846%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 36.289 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.991 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.437    20.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.809    21.237    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.105    21.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.842    22.184    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y1          LUT6 (Prop_lut6_I4_O)        0.105    22.289 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    34.797    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.874 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.324    36.613    
                         clock uncertainty           -0.035    36.577    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)        0.076    36.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                         -22.289    
  -------------------------------------------------------------------
                         slack                                 14.364    

Slack (MET) :             14.373ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.244ns  (logic 0.647ns (28.826%)  route 1.597ns (71.174%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 36.290 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.991 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.437    20.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.042    21.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X11Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.575 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.555    22.131    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X11Y0          LUT6 (Prop_lut6_I1_O)        0.105    22.236 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.236    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    34.797    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.874 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416    36.290    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.324    36.614    
                         clock uncertainty           -0.035    36.578    
    SLICE_X11Y0          FDRE (Setup_fdre_C_D)        0.030    36.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -22.236    
  -------------------------------------------------------------------
                         slack                                 14.373    

Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.244ns  (logic 0.647ns (28.826%)  route 1.597ns (71.174%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 36.290 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.991 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.437    20.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.042    21.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X11Y0          LUT6 (Prop_lut6_I4_O)        0.105    21.575 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.555    22.131    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X11Y0          LUT6 (Prop_lut6_I1_O)        0.105    22.236 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.236    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    34.797    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.874 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416    36.290    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.324    36.614    
                         clock uncertainty           -0.035    36.578    
    SLICE_X11Y0          FDRE (Setup_fdre_C_D)        0.032    36.610    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -22.236    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.379ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.281ns  (logic 0.647ns (28.361%)  route 1.634ns (71.639%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 36.289 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.991 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.437    20.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.809    21.237    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.105    21.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.825    22.167    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y1          LUT3 (Prop_lut3_I1_O)        0.105    22.272 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    34.797    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.874 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.324    36.613    
                         clock uncertainty           -0.035    36.577    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)        0.074    36.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -22.272    
  -------------------------------------------------------------------
                         slack                                 14.379    

Slack (MET) :             14.397ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.295ns  (logic 0.661ns (28.798%)  route 1.634ns (71.202%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 36.289 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.991 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.437    20.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.809    21.237    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.105    21.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.825    22.167    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y1          LUT4 (Prop_lut4_I2_O)        0.119    22.286 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.286    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    34.797    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.874 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.324    36.613    
                         clock uncertainty           -0.035    36.577    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)        0.106    36.683    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.683    
                         arrival time                         -22.286    
  -------------------------------------------------------------------
                         slack                                 14.397    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.235ns  (logic 0.647ns (28.946%)  route 1.588ns (71.054%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 36.289 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.991 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.437    20.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.809    21.237    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.105    21.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.779    22.121    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y0          LUT6 (Prop_lut6_I4_O)        0.105    22.226 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.226    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X12Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    34.797    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.874 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.324    36.613    
                         clock uncertainty           -0.035    36.577    
    SLICE_X12Y0          FDRE (Setup_fdre_C_D)        0.074    36.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -22.226    
  -------------------------------------------------------------------
                         slack                                 14.425    

Slack (MET) :             14.440ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.220ns  (logic 0.647ns (29.141%)  route 1.573ns (70.859%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 36.289 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.991 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.437    20.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.809    21.237    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.105    21.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.764    22.106    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y0          LUT4 (Prop_lut4_I2_O)        0.105    22.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X12Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    34.797    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.874 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.324    36.613    
                         clock uncertainty           -0.035    36.577    
    SLICE_X12Y0          FDRE (Setup_fdre_C_D)        0.074    36.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                 14.440    

Slack (MET) :             14.450ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.242ns  (logic 0.669ns (29.836%)  route 1.573ns (70.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 36.289 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.991 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.437    20.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.809    21.237    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.105    21.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.764    22.106    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y0          LUT5 (Prop_lut5_I3_O)        0.127    22.233 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.233    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X12Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    34.797    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.874 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.324    36.613    
                         clock uncertainty           -0.035    36.577    
    SLICE_X12Y0          FDRE (Setup_fdre_C_D)        0.106    36.683    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.683    
                         arrival time                         -22.233    
  -------------------------------------------------------------------
                         slack                                 14.450    

Slack (MET) :             14.513ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.057ns  (logic 0.647ns (31.449%)  route 1.410ns (68.551%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 36.290 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.991 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.437    20.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.809    21.237    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.105    21.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.338    21.681    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y1          LUT3 (Prop_lut3_I2_O)        0.105    21.786 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.263    22.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X10Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464    34.797    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.874 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416    36.290    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.324    36.614    
                         clock uncertainty           -0.035    36.578    
    SLICE_X10Y0          FDRE (Setup_fdre_C_D)       -0.017    36.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.561    
                         arrival time                         -22.048    
  -------------------------------------------------------------------
                         slack                                 14.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.504    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.108     1.753    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y0           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.914    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y0           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.397     1.517    
    SLICE_X2Y0           SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.632    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.504    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     1.645 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.700    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X3Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.914    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.410     1.504    
    SLICE_X3Y0           FDPE (Hold_fdpe_C_D)         0.071     1.575    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.635     1.470    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.117     1.728    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X35Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.907     1.875    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.371     1.504    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.070     1.574    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.624%)  route 0.111ns (46.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.504    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDPE (Prop_fdpe_C_Q)         0.128     1.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.111     1.743    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y0           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.914    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y0           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.397     1.517    
    SLICE_X2Y0           SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.581    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.484%)  route 0.138ns (49.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.138     1.754    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.883    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C
                         clock pessimism             -0.371     1.512    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.075     1.587    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.984%)  route 0.119ns (39.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.504    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.645 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.119     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[5]
    SLICE_X2Y1           LUT5 (Prop_lut5_I4_O)        0.045     1.809 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[4]
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.914    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -0.394     1.520    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.120     1.640    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.463%)  route 0.113ns (44.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.467    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.113     1.721    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X38Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.876    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                         clock pessimism             -0.393     1.483    
    SLICE_X38Y5          FDRE (Hold_fdre_C_D)         0.063     1.546    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.504    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     1.645 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/Q
                         net (fo=1, routed)           0.114     1.759    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5_n_0
    SLICE_X1Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.914    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                         clock pessimism             -0.410     1.504    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.071     1.575    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.568%)  route 0.121ns (42.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.121     1.760    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.883    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.392     1.491    
    SLICE_X13Y2          FDRE (Hold_fdre_C_D)         0.078     1.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.890%)  route 0.103ns (42.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.504    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     1.645 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.103     1.747    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X1Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.914    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.410     1.504    
    SLICE_X1Y0           FDPE (Hold_fdpe_C_D)         0.047     1.551    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X1Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X1Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.428ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.824ns  (logic 0.713ns (14.780%)  route 4.111ns (85.220%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 36.043 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119    23.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.116    24.539    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y12         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.412    36.043    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y12         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.290    36.333    
                         clock uncertainty           -0.035    36.298    
    SLICE_X13Y12         FDCE (Setup_fdce_C_CE)      -0.331    35.967    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.967    
                         arrival time                         -24.539    
  -------------------------------------------------------------------
                         slack                                 11.428    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.555ns  (logic 0.713ns (15.653%)  route 3.842ns (84.347%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 36.043 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119    23.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.848    24.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y11         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.412    36.043    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y11         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.290    36.333    
                         clock uncertainty           -0.035    36.298    
    SLICE_X16Y11         FDCE (Setup_fdce_C_CE)      -0.331    35.967    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.967    
                         arrival time                         -24.270    
  -------------------------------------------------------------------
                         slack                                 11.697    

Slack (MET) :             11.848ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.408ns  (logic 0.713ns (16.175%)  route 3.695ns (83.825%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 36.047 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119    23.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.700    24.123    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X11Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.416    36.047    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.290    36.337    
                         clock uncertainty           -0.035    36.302    
    SLICE_X11Y1          FDCE (Setup_fdce_C_CE)      -0.331    35.971    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.971    
                         arrival time                         -24.123    
  -------------------------------------------------------------------
                         slack                                 11.848    

Slack (MET) :             11.864ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.421ns  (logic 0.713ns (16.126%)  route 3.708ns (83.873%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119    23.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.714    24.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y10         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413    36.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y10         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.290    36.334    
                         clock uncertainty           -0.035    36.299    
    SLICE_X14Y10         FDCE (Setup_fdce_C_CE)      -0.299    36.000    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.000    
                         arrival time                         -24.136    
  -------------------------------------------------------------------
                         slack                                 11.864    

Slack (MET) :             12.148ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.107ns  (logic 0.713ns (17.362%)  route 3.394ns (82.638%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119    23.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.399    23.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y3          FDRE (Setup_fdre_C_CE)      -0.331    35.970    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.970    
                         arrival time                         -23.821    
  -------------------------------------------------------------------
                         slack                                 12.148    

Slack (MET) :             12.148ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.107ns  (logic 0.713ns (17.362%)  route 3.394ns (82.638%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119    23.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.399    23.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y3          FDRE (Setup_fdre_C_CE)      -0.331    35.970    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.970    
                         arrival time                         -23.821    
  -------------------------------------------------------------------
                         slack                                 12.148    

Slack (MET) :             12.148ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.107ns  (logic 0.713ns (17.362%)  route 3.394ns (82.638%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119    23.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.399    23.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y3          FDRE (Setup_fdre_C_CE)      -0.331    35.970    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.970    
                         arrival time                         -23.821    
  -------------------------------------------------------------------
                         slack                                 12.148    

Slack (MET) :             12.148ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.107ns  (logic 0.713ns (17.362%)  route 3.394ns (82.638%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119    23.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.399    23.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y3          FDRE (Setup_fdre_C_CE)      -0.331    35.970    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.970    
                         arrival time                         -23.821    
  -------------------------------------------------------------------
                         slack                                 12.148    

Slack (MET) :             12.148ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.107ns  (logic 0.713ns (17.362%)  route 3.394ns (82.638%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119    23.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.399    23.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y3          FDRE (Setup_fdre_C_CE)      -0.331    35.970    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.970    
                         arrival time                         -23.821    
  -------------------------------------------------------------------
                         slack                                 12.148    

Slack (MET) :             12.186ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.300ns  (logic 0.699ns (16.256%)  route 3.601ns (83.744%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 36.114 - 33.333 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838    23.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.105    23.408 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.606    24.014    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483    36.114    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.290    36.404    
                         clock uncertainty           -0.035    36.369    
    SLICE_X4Y6           FDCE (Setup_fdce_C_CE)      -0.168    36.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.201    
                         arrival time                         -24.014    
  -------------------------------------------------------------------
                         slack                                 12.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.663     1.335    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y15          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.476 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.643    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.688 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.688    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X5Y15          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.938     1.727    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y15          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.391     1.335    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.091     1.426    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.262%)  route 0.176ns (45.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.476 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.176     1.652    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X10Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.697    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X10Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.391     1.312    
    SLICE_X10Y1          FDRE (Hold_fdre_C_D)         0.120     1.432    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.480%)  route 0.232ns (55.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.663     1.335    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y15          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.476 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.708    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X5Y15          LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X5Y15          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.938     1.727    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y15          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.391     1.335    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.092     1.427    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.745%)  route 0.381ns (64.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 18.370 - 16.667 ) 
    Source Clock Delay      (SCD):    1.310ns = ( 17.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638    17.977    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.167    18.144 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.170    18.314    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.045    18.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.211    18.570    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.370    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.995    
    SLICE_X9Y0           FDRE (Hold_fdre_C_CE)       -0.032    17.963    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.963    
                         arrival time                          18.570    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.745%)  route 0.381ns (64.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 18.370 - 16.667 ) 
    Source Clock Delay      (SCD):    1.310ns = ( 17.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638    17.977    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.167    18.144 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.170    18.314    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.045    18.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.211    18.570    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.370    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.995    
    SLICE_X9Y0           FDRE (Hold_fdre_C_CE)       -0.032    17.963    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.963    
                         arrival time                          18.570    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.745%)  route 0.381ns (64.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 18.370 - 16.667 ) 
    Source Clock Delay      (SCD):    1.310ns = ( 17.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638    17.977    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.167    18.144 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.170    18.314    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.045    18.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.211    18.570    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.370    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.995    
    SLICE_X9Y0           FDRE (Hold_fdre_C_CE)       -0.032    17.963    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.963    
                         arrival time                          18.570    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.745%)  route 0.381ns (64.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 18.370 - 16.667 ) 
    Source Clock Delay      (SCD):    1.310ns = ( 17.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638    17.977    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.167    18.144 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.170    18.314    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.045    18.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.211    18.570    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.370    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.995    
    SLICE_X9Y0           FDRE (Hold_fdre_C_CE)       -0.032    17.963    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.963    
                         arrival time                          18.570    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.745%)  route 0.381ns (64.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 18.370 - 16.667 ) 
    Source Clock Delay      (SCD):    1.310ns = ( 17.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638    17.977    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.167    18.144 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.170    18.314    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.045    18.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.211    18.570    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.370    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.995    
    SLICE_X9Y0           FDRE (Hold_fdre_C_CE)       -0.032    17.963    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.963    
                         arrival time                          18.570    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.660ns  (logic 0.212ns (32.125%)  route 0.448ns (67.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 18.370 - 16.667 ) 
    Source Clock Delay      (SCD):    1.310ns = ( 17.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638    17.977    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.167    18.144 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.170    18.314    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.045    18.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.278    18.637    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.370    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.016    
    SLICE_X13Y1          FDRE (Hold_fdre_C_CE)       -0.032    17.984    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.984    
                         arrival time                          18.637    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.660ns  (logic 0.212ns (32.125%)  route 0.448ns (67.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 18.370 - 16.667 ) 
    Source Clock Delay      (SCD):    1.310ns = ( 17.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638    17.977    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.167    18.144 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.170    18.314    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.045    18.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.278    18.637    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.370    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.016    
    SLICE_X13Y1          FDRE (Hold_fdre_C_CE)       -0.032    17.984    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.984    
                         arrival time                          18.637    
  -------------------------------------------------------------------
                         slack                                  0.653    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X8Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X8Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X8Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X8Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X5Y15    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X8Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X8Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X8Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X8Y8     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk50m
  To Clock:  sysClk50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50m }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :        73141  Failing Endpoints,  Worst Slack       -2.801ns,  Total Violation   -99789.497ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.801ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[579][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.798ns (10.694%)  route 6.664ns (89.306%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 3.683 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         4.061     3.350    design_1_i/hw0_0/inst/ramEn
    SLICE_X16Y172        LUT2 (Prop_lut2_I0_O)        0.105     3.455 r  design_1_i/hw0_0/inst/mem[576][7]_i_2/O
                         net (fo=64, routed)          1.427     4.882    design_1_i/hw0_0/inst/mem[576][7]_i_2_n_0
    SLICE_X2Y186         LUT6 (Prop_lut6_I5_O)        0.105     4.987 r  design_1_i/hw0_0/inst/mem[579][7]_i_1/O
                         net (fo=8, routed)           0.732     5.719    design_1_i/hw0_0/inst/mem[579][7]_i_1_n_0
    SLICE_X4Y183         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[579][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.481     3.683    design_1_i/hw0_0/inst/ramClk
    SLICE_X4Y183         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[579][3]/C
                         clock pessimism             -0.537     3.146    
                         clock uncertainty           -0.060     3.086    
    SLICE_X4Y183         FDRE (Setup_fdre_C_CE)      -0.168     2.918    design_1_i/hw0_0/inst/mem_reg[579][3]
  -------------------------------------------------------------------
                         required time                          2.918    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                 -2.801    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[525][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.798ns (10.809%)  route 6.585ns (89.191%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 3.652 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         4.054     3.344    design_1_i/hw0_0/inst/ramEn
    SLICE_X55Y184        LUT2 (Prop_lut2_I0_O)        0.105     3.449 r  design_1_i/hw0_0/inst/mem[537][31]_i_2/O
                         net (fo=64, routed)          1.345     4.793    design_1_i/hw0_0/inst/mem[537][31]_i_2_n_0
    SLICE_X71Y191        LUT2 (Prop_lut2_I0_O)        0.105     4.898 r  design_1_i/hw0_0/inst/mem[525][31]_i_1/O
                         net (fo=8, routed)           0.742     5.640    design_1_i/hw0_0/inst/mem[525][31]_i_1_n_0
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.450     3.652    design_1_i/hw0_0/inst/ramClk
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][24]/C
                         clock pessimism             -0.537     3.115    
                         clock uncertainty           -0.060     3.055    
    SLICE_X76Y195        FDRE (Setup_fdre_C_CE)      -0.136     2.919    design_1_i/hw0_0/inst/mem_reg[525][24]
  -------------------------------------------------------------------
                         required time                          2.919    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[525][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.798ns (10.809%)  route 6.585ns (89.191%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 3.652 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         4.054     3.344    design_1_i/hw0_0/inst/ramEn
    SLICE_X55Y184        LUT2 (Prop_lut2_I0_O)        0.105     3.449 r  design_1_i/hw0_0/inst/mem[537][31]_i_2/O
                         net (fo=64, routed)          1.345     4.793    design_1_i/hw0_0/inst/mem[537][31]_i_2_n_0
    SLICE_X71Y191        LUT2 (Prop_lut2_I0_O)        0.105     4.898 r  design_1_i/hw0_0/inst/mem[525][31]_i_1/O
                         net (fo=8, routed)           0.742     5.640    design_1_i/hw0_0/inst/mem[525][31]_i_1_n_0
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.450     3.652    design_1_i/hw0_0/inst/ramClk
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][25]/C
                         clock pessimism             -0.537     3.115    
                         clock uncertainty           -0.060     3.055    
    SLICE_X76Y195        FDRE (Setup_fdre_C_CE)      -0.136     2.919    design_1_i/hw0_0/inst/mem_reg[525][25]
  -------------------------------------------------------------------
                         required time                          2.919    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[525][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.798ns (10.809%)  route 6.585ns (89.191%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 3.652 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         4.054     3.344    design_1_i/hw0_0/inst/ramEn
    SLICE_X55Y184        LUT2 (Prop_lut2_I0_O)        0.105     3.449 r  design_1_i/hw0_0/inst/mem[537][31]_i_2/O
                         net (fo=64, routed)          1.345     4.793    design_1_i/hw0_0/inst/mem[537][31]_i_2_n_0
    SLICE_X71Y191        LUT2 (Prop_lut2_I0_O)        0.105     4.898 r  design_1_i/hw0_0/inst/mem[525][31]_i_1/O
                         net (fo=8, routed)           0.742     5.640    design_1_i/hw0_0/inst/mem[525][31]_i_1_n_0
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.450     3.652    design_1_i/hw0_0/inst/ramClk
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][26]/C
                         clock pessimism             -0.537     3.115    
                         clock uncertainty           -0.060     3.055    
    SLICE_X76Y195        FDRE (Setup_fdre_C_CE)      -0.136     2.919    design_1_i/hw0_0/inst/mem_reg[525][26]
  -------------------------------------------------------------------
                         required time                          2.919    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[525][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.798ns (10.809%)  route 6.585ns (89.191%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 3.652 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         4.054     3.344    design_1_i/hw0_0/inst/ramEn
    SLICE_X55Y184        LUT2 (Prop_lut2_I0_O)        0.105     3.449 r  design_1_i/hw0_0/inst/mem[537][31]_i_2/O
                         net (fo=64, routed)          1.345     4.793    design_1_i/hw0_0/inst/mem[537][31]_i_2_n_0
    SLICE_X71Y191        LUT2 (Prop_lut2_I0_O)        0.105     4.898 r  design_1_i/hw0_0/inst/mem[525][31]_i_1/O
                         net (fo=8, routed)           0.742     5.640    design_1_i/hw0_0/inst/mem[525][31]_i_1_n_0
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.450     3.652    design_1_i/hw0_0/inst/ramClk
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][27]/C
                         clock pessimism             -0.537     3.115    
                         clock uncertainty           -0.060     3.055    
    SLICE_X76Y195        FDRE (Setup_fdre_C_CE)      -0.136     2.919    design_1_i/hw0_0/inst/mem_reg[525][27]
  -------------------------------------------------------------------
                         required time                          2.919    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[525][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.798ns (10.809%)  route 6.585ns (89.191%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 3.652 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         4.054     3.344    design_1_i/hw0_0/inst/ramEn
    SLICE_X55Y184        LUT2 (Prop_lut2_I0_O)        0.105     3.449 r  design_1_i/hw0_0/inst/mem[537][31]_i_2/O
                         net (fo=64, routed)          1.345     4.793    design_1_i/hw0_0/inst/mem[537][31]_i_2_n_0
    SLICE_X71Y191        LUT2 (Prop_lut2_I0_O)        0.105     4.898 r  design_1_i/hw0_0/inst/mem[525][31]_i_1/O
                         net (fo=8, routed)           0.742     5.640    design_1_i/hw0_0/inst/mem[525][31]_i_1_n_0
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.450     3.652    design_1_i/hw0_0/inst/ramClk
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][28]/C
                         clock pessimism             -0.537     3.115    
                         clock uncertainty           -0.060     3.055    
    SLICE_X76Y195        FDRE (Setup_fdre_C_CE)      -0.136     2.919    design_1_i/hw0_0/inst/mem_reg[525][28]
  -------------------------------------------------------------------
                         required time                          2.919    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[525][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.798ns (10.809%)  route 6.585ns (89.191%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 3.652 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         4.054     3.344    design_1_i/hw0_0/inst/ramEn
    SLICE_X55Y184        LUT2 (Prop_lut2_I0_O)        0.105     3.449 r  design_1_i/hw0_0/inst/mem[537][31]_i_2/O
                         net (fo=64, routed)          1.345     4.793    design_1_i/hw0_0/inst/mem[537][31]_i_2_n_0
    SLICE_X71Y191        LUT2 (Prop_lut2_I0_O)        0.105     4.898 r  design_1_i/hw0_0/inst/mem[525][31]_i_1/O
                         net (fo=8, routed)           0.742     5.640    design_1_i/hw0_0/inst/mem[525][31]_i_1_n_0
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.450     3.652    design_1_i/hw0_0/inst/ramClk
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][29]/C
                         clock pessimism             -0.537     3.115    
                         clock uncertainty           -0.060     3.055    
    SLICE_X76Y195        FDRE (Setup_fdre_C_CE)      -0.136     2.919    design_1_i/hw0_0/inst/mem_reg[525][29]
  -------------------------------------------------------------------
                         required time                          2.919    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[525][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.798ns (10.809%)  route 6.585ns (89.191%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 3.652 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         4.054     3.344    design_1_i/hw0_0/inst/ramEn
    SLICE_X55Y184        LUT2 (Prop_lut2_I0_O)        0.105     3.449 r  design_1_i/hw0_0/inst/mem[537][31]_i_2/O
                         net (fo=64, routed)          1.345     4.793    design_1_i/hw0_0/inst/mem[537][31]_i_2_n_0
    SLICE_X71Y191        LUT2 (Prop_lut2_I0_O)        0.105     4.898 r  design_1_i/hw0_0/inst/mem[525][31]_i_1/O
                         net (fo=8, routed)           0.742     5.640    design_1_i/hw0_0/inst/mem[525][31]_i_1_n_0
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.450     3.652    design_1_i/hw0_0/inst/ramClk
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][30]/C
                         clock pessimism             -0.537     3.115    
                         clock uncertainty           -0.060     3.055    
    SLICE_X76Y195        FDRE (Setup_fdre_C_CE)      -0.136     2.919    design_1_i/hw0_0/inst/mem_reg[525][30]
  -------------------------------------------------------------------
                         required time                          2.919    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[525][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.798ns (10.809%)  route 6.585ns (89.191%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 3.652 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         4.054     3.344    design_1_i/hw0_0/inst/ramEn
    SLICE_X55Y184        LUT2 (Prop_lut2_I0_O)        0.105     3.449 r  design_1_i/hw0_0/inst/mem[537][31]_i_2/O
                         net (fo=64, routed)          1.345     4.793    design_1_i/hw0_0/inst/mem[537][31]_i_2_n_0
    SLICE_X71Y191        LUT2 (Prop_lut2_I0_O)        0.105     4.898 r  design_1_i/hw0_0/inst/mem[525][31]_i_1/O
                         net (fo=8, routed)           0.742     5.640    design_1_i/hw0_0/inst/mem[525][31]_i_1_n_0
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.450     3.652    design_1_i/hw0_0/inst/ramClk
    SLICE_X76Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[525][31]/C
                         clock pessimism             -0.537     3.115    
                         clock uncertainty           -0.060     3.055    
    SLICE_X76Y195        FDRE (Setup_fdre_C_CE)      -0.136     2.919    design_1_i/hw0_0/inst/mem_reg[525][31]
  -------------------------------------------------------------------
                         required time                          2.919    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[631][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 0.821ns (11.506%)  route 6.314ns (88.494%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 3.600 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.592    -1.743    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.348    -1.395 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.444    -0.951    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BRAM_En_A_i
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.240    -0.711 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=160, routed)         3.803     3.092    design_1_i/hw0_0/inst/ramEn
    SLICE_X21Y177        LUT2 (Prop_lut2_I0_O)        0.105     3.197 r  design_1_i/hw0_0/inst/mem[576][15]_i_2/O
                         net (fo=64, routed)          0.937     4.134    design_1_i/hw0_0/inst/mem[576][15]_i_2_n_0
    SLICE_X31Y179        LUT2 (Prop_lut2_I0_O)        0.128     4.262 r  design_1_i/hw0_0/inst/mem[631][15]_i_1/O
                         net (fo=8, routed)           1.130     5.392    design_1_i/hw0_0/inst/mem[631][15]_i_1_n_0
    SLICE_X35Y176        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[631][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.398     3.600    design_1_i/hw0_0/inst/ramClk
    SLICE_X35Y176        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[631][8]/C
                         clock pessimism             -0.537     3.063    
                         clock uncertainty           -0.060     3.003    
    SLICE_X35Y176        FDRE (Setup_fdre_C_CE)      -0.331     2.672    design_1_i/hw0_0/inst/mem_reg[631][8]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 -2.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[1328][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.152%)  route 0.219ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.058ns
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.631    -0.243    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X49Y47         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.102 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]_replica_6/Q
                         net (fo=155, routed)         0.219     0.117    design_1_i/hw0_0/inst/bram_wrdata_a[4]_repN_6_alias
    SLICE_X52Y50         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1328][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.833     0.058    design_1_i/hw0_0/inst/ramClk
    SLICE_X52Y50         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1328][4]/C
                         clock pessimism             -0.104    -0.047    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.072     0.025    design_1_i/hw0_0/inst/mem_reg[1328][4]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.528%)  route 0.137ns (45.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.169ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.668    -0.206    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X2Y6           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.042 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.137     0.095    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X2Y8           SRL16E                                       r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.944     0.169    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y8           SRL16E                                       r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.360    -0.191    
    SLICE_X2Y8           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.008    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[1436][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.631    -0.243    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X49Y47         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.102 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]_replica_6/Q
                         net (fo=155, routed)         0.233     0.131    design_1_i/hw0_0/inst/bram_wrdata_a[4]_repN_6_alias
    SLICE_X51Y51         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1436][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.834     0.059    design_1_i/hw0_0/inst/ramClk
    SLICE_X51Y51         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1436][4]/C
                         clock pessimism             -0.104    -0.046    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.072     0.026    design_1_i/hw0_0/inst/mem_reg[1436][4]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.078%)  route 0.165ns (53.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.168ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.667    -0.207    design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X7Y6           FDRE                                         r  design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.066 r  design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.165     0.099    design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X6Y8           SRL16E                                       r  design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.943     0.168    design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y8           SRL16E                                       r  design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.360    -0.192    
    SLICE_X6Y8           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.009    design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.139ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.639    -0.235    design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y3           FDSE                                         r  design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDSE (Prop_fdse_C_Q)         0.128    -0.107 r  design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.057    -0.050    design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X8Y3           SRL16E                                       r  design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.914     0.139    design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X8Y3           SRL16E                                       r  design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism             -0.361    -0.222    
    SLICE_X8Y3           SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.160    design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.665    -0.209    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y12          FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDSE (Prop_fdse_C_Q)         0.141    -0.068 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.100     0.032    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X2Y13          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.940     0.165    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X2Y13          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism             -0.360    -0.195    
    SLICE_X2Y13          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.080    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.917%)  route 0.173ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.168ns
    Source Clock Delay      (SCD):    -0.208ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.666    -0.208    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y11          FDRE                                         r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.067 r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.173     0.106    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X2Y11          SRL16E                                       r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.943     0.168    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y11          SRL16E                                       r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.360    -0.192    
    SLICE_X2Y11          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.009    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.588%)  route 0.175ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.169ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.667    -0.207    design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y4           FDRE                                         r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.066 r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.175     0.109    design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X6Y4           SRL16E                                       r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.944     0.169    design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y4           SRL16E                                       r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.360    -0.191    
    SLICE_X6Y4           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.008    design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.168ns
    Source Clock Delay      (SCD):    -0.208ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.666    -0.208    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y11          FDRE                                         r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.067 r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.110     0.043    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X2Y11          SRL16E                                       r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.943     0.168    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y11          SRL16E                                       r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.360    -0.192    
    SLICE_X2Y11          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.077    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.655    -0.219    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y25          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.078 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055    -0.023    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[7]
    SLICE_X1Y25          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.929     0.154    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y25          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.373    -0.219    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.076    -0.143    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y10    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y10    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y8     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y8     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y6     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y6     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y1     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y1     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y5     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y5     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :         1063  Failing Endpoints,  Worst Slack      -47.821ns,  Total Violation    -1736.416ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -47.821ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.979ns  (logic 34.515ns (63.942%)  route 19.464ns (36.058%))
  Logic Levels:           159  (CARRY4=134 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 4.710 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.743 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.743    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.843    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    52.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    52.100    design_1_i/hw0_0/inst/cycleEndTime0[31]
    SLICE_X14Y133        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.258     4.710    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y133        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/C
                         clock pessimism             -0.471     4.240    
                         clock uncertainty           -0.061     4.178    
    SLICE_X14Y133        FDRE (Setup_fdre_C_D)        0.101     4.279    design_1_i/hw0_0/inst/cycleEndTime_reg[31]
  -------------------------------------------------------------------
                         required time                          4.279    
                         arrival time                         -52.100    
  -------------------------------------------------------------------
                         slack                                -47.821    

Slack (VIOLATED) :        -47.742ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.900ns  (logic 34.436ns (63.889%)  route 19.464ns (36.111%))
  Logic Levels:           159  (CARRY4=134 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 4.710 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.743 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.743    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.843    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    52.021 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    52.021    design_1_i/hw0_0/inst/cycleEndTime0[25]
    SLICE_X14Y133        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.258     4.710    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y133        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/C
                         clock pessimism             -0.471     4.240    
                         clock uncertainty           -0.061     4.178    
    SLICE_X14Y133        FDRE (Setup_fdre_C_D)        0.101     4.279    design_1_i/hw0_0/inst/cycleEndTime_reg[25]
  -------------------------------------------------------------------
                         required time                          4.279    
                         arrival time                         -52.021    
  -------------------------------------------------------------------
                         slack                                -47.742    

Slack (VIOLATED) :        -47.727ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.884ns  (logic 34.420ns (63.878%)  route 19.464ns (36.122%))
  Logic Levels:           158  (CARRY4=133 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 4.709 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.743 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.743    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    52.005 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    52.005    design_1_i/hw0_0/inst/cycleEndTime0[24]
    SLICE_X14Y132        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.257     4.709    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y132        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/C
                         clock pessimism             -0.471     4.239    
                         clock uncertainty           -0.061     4.177    
    SLICE_X14Y132        FDRE (Setup_fdre_C_D)        0.101     4.278    design_1_i/hw0_0/inst/cycleEndTime_reg[24]
  -------------------------------------------------------------------
                         required time                          4.278    
                         arrival time                         -52.005    
  -------------------------------------------------------------------
                         slack                                -47.727    

Slack (VIOLATED) :        -47.722ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.879ns  (logic 34.415ns (63.875%)  route 19.464ns (36.125%))
  Logic Levels:           158  (CARRY4=133 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 4.709 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.743 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.743    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    52.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    52.000    design_1_i/hw0_0/inst/cycleEndTime0[22]
    SLICE_X14Y132        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.257     4.709    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y132        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/C
                         clock pessimism             -0.471     4.239    
                         clock uncertainty           -0.061     4.177    
    SLICE_X14Y132        FDRE (Setup_fdre_C_D)        0.101     4.278    design_1_i/hw0_0/inst/cycleEndTime_reg[22]
  -------------------------------------------------------------------
                         required time                          4.278    
                         arrival time                         -52.000    
  -------------------------------------------------------------------
                         slack                                -47.722    

Slack (VIOLATED) :        -47.664ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.821ns  (logic 34.357ns (63.836%)  route 19.464ns (36.164%))
  Logic Levels:           158  (CARRY4=133 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 4.709 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.743 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.743    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    51.942 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.942    design_1_i/hw0_0/inst/cycleEndTime0[23]
    SLICE_X14Y132        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.257     4.709    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y132        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/C
                         clock pessimism             -0.471     4.239    
                         clock uncertainty           -0.061     4.177    
    SLICE_X14Y132        FDRE (Setup_fdre_C_D)        0.101     4.278    design_1_i/hw0_0/inst/cycleEndTime_reg[23]
  -------------------------------------------------------------------
                         required time                          4.278    
                         arrival time                         -51.942    
  -------------------------------------------------------------------
                         slack                                -47.664    

Slack (VIOLATED) :        -47.643ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.800ns  (logic 34.336ns (63.822%)  route 19.464ns (36.178%))
  Logic Levels:           158  (CARRY4=133 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 4.709 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.743 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.743    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    51.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    51.921    design_1_i/hw0_0/inst/cycleEndTime0[21]
    SLICE_X14Y132        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.257     4.709    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y132        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/C
                         clock pessimism             -0.471     4.239    
                         clock uncertainty           -0.061     4.177    
    SLICE_X14Y132        FDRE (Setup_fdre_C_D)        0.101     4.278    design_1_i/hw0_0/inst/cycleEndTime_reg[21]
  -------------------------------------------------------------------
                         required time                          4.278    
                         arrival time                         -51.921    
  -------------------------------------------------------------------
                         slack                                -47.643    

Slack (VIOLATED) :        -47.628ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.784ns  (logic 34.320ns (63.811%)  route 19.464ns (36.189%))
  Logic Levels:           157  (CARRY4=132 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 4.708 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    51.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.905    design_1_i/hw0_0/inst/cycleEndTime0[20]
    SLICE_X14Y131        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.256     4.708    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y131        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/C
                         clock pessimism             -0.471     4.238    
                         clock uncertainty           -0.061     4.176    
    SLICE_X14Y131        FDRE (Setup_fdre_C_D)        0.101     4.277    design_1_i/hw0_0/inst/cycleEndTime_reg[20]
  -------------------------------------------------------------------
                         required time                          4.277    
                         arrival time                         -51.905    
  -------------------------------------------------------------------
                         slack                                -47.628    

Slack (VIOLATED) :        -47.623ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.779ns  (logic 34.315ns (63.807%)  route 19.464ns (36.192%))
  Logic Levels:           157  (CARRY4=132 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 4.708 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    51.900 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.900    design_1_i/hw0_0/inst/cycleEndTime0[18]
    SLICE_X14Y131        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.256     4.708    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y131        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/C
                         clock pessimism             -0.471     4.238    
                         clock uncertainty           -0.061     4.176    
    SLICE_X14Y131        FDRE (Setup_fdre_C_D)        0.101     4.277    design_1_i/hw0_0/inst/cycleEndTime_reg[18]
  -------------------------------------------------------------------
                         required time                          4.277    
                         arrival time                         -51.900    
  -------------------------------------------------------------------
                         slack                                -47.623    

Slack (VIOLATED) :        -47.565ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.721ns  (logic 34.257ns (63.768%)  route 19.464ns (36.232%))
  Logic Levels:           157  (CARRY4=132 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 4.708 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    51.842 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.842    design_1_i/hw0_0/inst/cycleEndTime0[19]
    SLICE_X14Y131        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.256     4.708    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y131        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/C
                         clock pessimism             -0.471     4.238    
                         clock uncertainty           -0.061     4.176    
    SLICE_X14Y131        FDRE (Setup_fdre_C_D)        0.101     4.277    design_1_i/hw0_0/inst/cycleEndTime_reg[19]
  -------------------------------------------------------------------
                         required time                          4.277    
                         arrival time                         -51.842    
  -------------------------------------------------------------------
                         slack                                -47.565    

Slack (VIOLATED) :        -47.544ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.700ns  (logic 34.236ns (63.754%)  route 19.464ns (36.246%))
  Logic Levels:           157  (CARRY4=132 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 4.708 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.456    -1.879    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.496 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.596     2.092    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.197 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.637 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.735 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.735    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.931    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.758     3.906    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.309     4.215 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.215    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.659 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.659    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.759 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.759    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.859 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.671     5.761    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X11Y109        LUT3 (Prop_lut3_I0_O)        0.277     6.038 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.038    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.495    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.691 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.691    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.765     7.686    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.275     7.961 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.961    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.418    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.516    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.712    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.648     9.492    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y110        LUT3 (Prop_lut3_I0_O)        0.275     9.767 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.211    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.311 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.411 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.511 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.511    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.642 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.440    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.277    11.717 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.717    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.272    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.370    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.468    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.600 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.852    13.452    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.275    13.727 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    13.727    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.184 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.184    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.282 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.380 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.380    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.512 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.860    15.372    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X8Y113         LUT3 (Prop_lut3_I0_O)        0.275    15.647 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.647    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.291 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.291    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.391 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.391    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.522 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.655    17.177    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.277    17.454 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.454    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.898 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.898    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.998    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.198    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.329 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.775    19.104    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y115        LUT3 (Prop_lut3_I0_O)        0.277    19.381 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.381    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.825 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.825    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.925 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.925    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.025 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.025    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.645    20.901    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y115        LUT3 (Prop_lut3_I0_O)        0.277    21.178 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.178    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.635 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.635    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.733    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.831 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.831    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.929 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.061 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.813    22.873    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.275    23.148 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.148    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.605    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.801    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.899 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.899    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.830    24.862    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.275    25.137 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    25.137    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.594    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.692    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.790 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.790    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.665    26.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.275    26.861 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.861    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.305 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.305    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.405 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.405    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.505 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.505    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    27.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.876    28.612    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.277    28.889 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.889    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.333    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.533 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.533    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.633 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.633    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.769    30.533    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.277    30.810 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_76/O
                         net (fo=1, routed)           0.000    30.810    design_1_i/hw0_0/inst/cycleEndTime[12]_i_76_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.250 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.348 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.348    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.446 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.446    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.550    32.127    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.275    32.402 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.846    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.146    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.277 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.530    33.808    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.277    34.085 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.085    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.542 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.640 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.008    34.648    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.746 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.746    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.844    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    34.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.713    35.689    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y123         LUT3 (Prop_lut3_I0_O)        0.275    35.964 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.964    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.408 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.408    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.008    36.516    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.616 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.616    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.716 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.716    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.847 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.688    37.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.277    37.812 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.008    38.375    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.473    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.571 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.571    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.678    39.381    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.275    39.656 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.100    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.200    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.300    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.400    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    40.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.799    41.330    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.277    41.607 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.607    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.051    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.151    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.251 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.251    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.351 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.351    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.660    43.142    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X13Y127        LUT3 (Prop_lut3_I0_O)        0.277    43.419 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.419    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.876    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.974    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.170 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.302 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.795    45.098    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.275    45.373 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.373    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.830 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.830    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.928 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.928    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.026 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.026    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.124    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.256 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.955    47.211    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    47.875 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.875    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.975 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.975    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.008    48.183    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.314 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.691    49.006    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X13Y121        LUT3 (Prop_lut3_I0_O)        0.277    49.283 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.283    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.740 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.740    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.838 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.838    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.936    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.008    50.042    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.258 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.388    50.645    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.343 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.343    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.443    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.543 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.543    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.643 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    51.821 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    51.821    design_1_i/hw0_0/inst/cycleEndTime0[17]
    SLICE_X14Y131        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.256     4.708    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y131        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/C
                         clock pessimism             -0.471     4.238    
                         clock uncertainty           -0.061     4.176    
    SLICE_X14Y131        FDRE (Setup_fdre_C_D)        0.101     4.277    design_1_i/hw0_0/inst/cycleEndTime_reg[17]
  -------------------------------------------------------------------
                         required time                          4.277    
                         arrival time                         -51.821    
  -------------------------------------------------------------------
                         slack                                -47.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.221%)  route 0.101ns (41.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X40Y166        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/ibuf_reg[0][29]/Q
                         net (fo=1, routed)           0.101     0.009    design_1_i/hw0_0/inst/p_0_in[5]
    SLICE_X39Y166        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.915     0.140    design_1_i/hw0_0/inst/clk160m
    SLICE_X39Y166        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[5]/C
                         clock pessimism             -0.359    -0.219    
    SLICE_X39Y166        FDRE (Hold_fdre_C_D)         0.071    -0.148    design_1_i/hw0_0/inst/wg_repeatEnd_reg[5]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.234ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.640    -0.234    design_1_i/hw0_0/inst/clk160m
    SLICE_X39Y167        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.093 r  design_1_i/hw0_0/inst/ibuf_reg[0][28]/Q
                         net (fo=1, routed)           0.108     0.015    design_1_i/hw0_0/inst/p_0_in[4]
    SLICE_X39Y166        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.915     0.140    design_1_i/hw0_0/inst/clk160m
    SLICE_X39Y166        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[4]/C
                         clock pessimism             -0.359    -0.219    
    SLICE_X39Y166        FDRE (Hold_fdre_C_D)         0.075    -0.144    design_1_i/hw0_0/inst/wg_repeatEnd_reg[4]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.664%)  route 0.095ns (40.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.145ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.644    -0.230    design_1_i/hw0_0/inst/clk160m
    SLICE_X40Y160        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.089 r  design_1_i/hw0_0/inst/ibuf_reg[0][17]/Q
                         net (fo=1, routed)           0.095     0.006    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][17]
    SLICE_X39Y160        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.920     0.145    design_1_i/hw0_0/inst/clk160m
    SLICE_X39Y160        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[1]/C
                         clock pessimism             -0.359    -0.214    
    SLICE_X39Y160        FDRE (Hold_fdre_C_D)         0.047    -0.167    design_1_i/hw0_0/inst/wg_RfFreq_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.664%)  route 0.095ns (40.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X40Y166        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/ibuf_reg[0][25]/Q
                         net (fo=1, routed)           0.095     0.003    design_1_i/hw0_0/inst/p_0_in[1]
    SLICE_X39Y166        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.915     0.140    design_1_i/hw0_0/inst/clk160m
    SLICE_X39Y166        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[1]/C
                         clock pessimism             -0.359    -0.219    
    SLICE_X39Y166        FDRE (Hold_fdre_C_D)         0.047    -0.172    design_1_i/hw0_0/inst/wg_repeatEnd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_set_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/trigStartTime_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.249ns (82.395%)  route 0.053ns (17.605%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.063ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.567    -0.308    design_1_i/hw0_0/inst/clk160m
    SLICE_X32Y143        FDRE                                         r  design_1_i/hw0_0/inst/wg_set_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  design_1_i/hw0_0/inst/wg_set_reg[31]/Q
                         net (fo=1, routed)           0.053    -0.113    design_1_i/hw0_0/inst/p_0_in__0[15]
    SLICE_X33Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.005 r  design_1_i/hw0_0/inst/trigStartTime_reg[15]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.005    design_1_i/hw0_0/inst/trigStartTime_reg[15]_i_1_n_4
    SLICE_X33Y143        FDRE                                         r  design_1_i/hw0_0/inst/trigStartTime_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.837     0.063    design_1_i/hw0_0/inst/clk160m
    SLICE_X33Y143        FDRE                                         r  design_1_i/hw0_0/inst/trigStartTime_reg[15]/C
                         clock pessimism             -0.357    -0.295    
    SLICE_X33Y143        FDRE (Hold_fdre_C_D)         0.102    -0.193    design_1_i/hw0_0/inst/trigStartTime_reg[15]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_set_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/trigStartTime_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.256ns (82.797%)  route 0.053ns (17.203%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.566    -0.309    design_1_i/hw0_0/inst/clk160m
    SLICE_X32Y141        FDRE                                         r  design_1_i/hw0_0/inst/wg_set_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  design_1_i/hw0_0/inst/wg_set_reg[20]/Q
                         net (fo=1, routed)           0.053    -0.114    design_1_i/hw0_0/inst/p_0_in__0[4]
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.001 r  design_1_i/hw0_0/inst/trigStartTime_reg[7]_i_1/O[0]
                         net (fo=3, routed)           0.000     0.001    design_1_i/hw0_0/inst/trigStartTime_reg[7]_i_1_n_7
    SLICE_X33Y141        FDRE                                         r  design_1_i/hw0_0/inst/trigStartTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.836     0.062    design_1_i/hw0_0/inst/clk160m
    SLICE_X33Y141        FDRE                                         r  design_1_i/hw0_0/inst/trigStartTime_reg[4]/C
                         clock pessimism             -0.357    -0.296    
    SLICE_X33Y141        FDRE (Hold_fdre_C_D)         0.102    -0.194    design_1_i/hw0_0/inst/trigStartTime_reg[4]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.105%)  route 0.158ns (52.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X40Y166        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/ibuf_reg[0][31]/Q
                         net (fo=1, routed)           0.158     0.066    design_1_i/hw0_0/inst/p_0_in[7]
    SLICE_X39Y166        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.915     0.140    design_1_i/hw0_0/inst/clk160m
    SLICE_X39Y166        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/C
                         clock pessimism             -0.359    -0.219    
    SLICE_X39Y166        FDRE (Hold_fdre_C_D)         0.078    -0.141    design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.992%)  route 0.172ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.145ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.643    -0.231    design_1_i/hw0_0/inst/clk160m
    SLICE_X39Y162        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.090 r  design_1_i/hw0_0/inst/ibuf_reg[0][21]/Q
                         net (fo=1, routed)           0.172     0.082    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][21]
    SLICE_X39Y160        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.920     0.145    design_1_i/hw0_0/inst/clk160m
    SLICE_X39Y160        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[5]/C
                         clock pessimism             -0.359    -0.214    
    SLICE_X39Y160        FDRE (Hold_fdre_C_D)         0.071    -0.143    design_1_i/hw0_0/inst/wg_RfFreq_reg[5]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_set_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rfoutStartTime_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.251ns (72.475%)  route 0.095ns (27.525%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.566    -0.309    design_1_i/hw0_0/inst/clk160m
    SLICE_X32Y141        FDRE                                         r  design_1_i/hw0_0/inst/wg_set_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  design_1_i/hw0_0/inst/wg_set_reg[13]/Q
                         net (fo=1, routed)           0.095    -0.072    design_1_i/hw0_0/inst/wg_set_reg_n_0_[13]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.045    -0.027 r  design_1_i/hw0_0/inst/rfoutStartTime[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.027    design_1_i/hw0_0/inst/rfoutStartTime[7]_i_4_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.038 r  design_1_i/hw0_0/inst/rfoutStartTime_reg[7]_i_1/O[1]
                         net (fo=3, routed)           0.000     0.038    design_1_i/hw0_0/inst/rfoutStartTime_reg[7]_i_1_n_6
    SLICE_X31Y141        FDRE                                         r  design_1_i/hw0_0/inst/rfoutStartTime_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.836     0.062    design_1_i/hw0_0/inst/clk160m
    SLICE_X31Y141        FDRE                                         r  design_1_i/hw0_0/inst/rfoutStartTime_reg[5]/C
                         clock pessimism             -0.354    -0.293    
    SLICE_X31Y141        FDRE (Hold_fdre_C_D)         0.102    -0.191    design_1_i/hw0_0/inst/rfoutStartTime_reg[5]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_set_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/trigStartTime_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.292ns (84.591%)  route 0.053ns (15.409%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.566    -0.309    design_1_i/hw0_0/inst/clk160m
    SLICE_X32Y141        FDRE                                         r  design_1_i/hw0_0/inst/wg_set_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  design_1_i/hw0_0/inst/wg_set_reg[20]/Q
                         net (fo=1, routed)           0.053    -0.114    design_1_i/hw0_0/inst/p_0_in__0[4]
    SLICE_X33Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.037 r  design_1_i/hw0_0/inst/trigStartTime_reg[7]_i_1/O[1]
                         net (fo=3, routed)           0.000     0.037    design_1_i/hw0_0/inst/trigStartTime_reg[7]_i_1_n_6
    SLICE_X33Y141        FDRE                                         r  design_1_i/hw0_0/inst/trigStartTime_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.836     0.062    design_1_i/hw0_0/inst/clk160m
    SLICE_X33Y141        FDRE                                         r  design_1_i/hw0_0/inst/trigStartTime_reg[5]/C
                         clock pessimism             -0.357    -0.296    
    SLICE_X33Y141        FDRE (Hold_fdre_C_D)         0.102    -0.194    design_1_i/hw0_0/inst/trigStartTime_reg[5]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         6.250       4.658      BUFGCTRL_X0Y1   design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X14Y125   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X14Y129   design_1_i/hw0_0/inst/cycleEndTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X14Y129   design_1_i/hw0_0/inst/cycleEndTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X14Y129   design_1_i/hw0_0/inst/cycleEndTime_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.250       153.750    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X14Y125   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X14Y125   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y150   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X14Y125   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X14Y125   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :         3058  Failing Endpoints,  Worst Slack       -4.343ns,  Total Violation    -6578.250ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.343ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[24][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.058ns  (logic 1.544ns (30.527%)  route 3.514ns (69.473%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 4.706 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.913     8.091    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X43Y107        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[24][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.254     4.706    design_1_i/hw0_0/inst/clk160m
    SLICE_X43Y107        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[24][6]/C
                         clock pessimism             -0.609     4.097    
                         clock uncertainty           -0.181     3.916    
    SLICE_X43Y107        FDRE (Setup_fdre_C_CE)      -0.168     3.748    design_1_i/hw0_0/inst/pusleGenDatas_reg[24][6]
  -------------------------------------------------------------------
                         required time                          3.748    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                 -4.343    

Slack (VIOLATED) :        -4.304ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[29][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.050ns  (logic 1.544ns (30.575%)  route 3.506ns (69.425%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 4.706 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.905     8.083    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X42Y107        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[29][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.254     4.706    design_1_i/hw0_0/inst/clk160m
    SLICE_X42Y107        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[29][6]/C
                         clock pessimism             -0.609     4.097    
                         clock uncertainty           -0.181     3.916    
    SLICE_X42Y107        FDRE (Setup_fdre_C_CE)      -0.136     3.780    design_1_i/hw0_0/inst/pusleGenDatas_reg[29][6]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                 -4.304    

Slack (VIOLATED) :        -4.299ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[21][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.011ns  (logic 1.544ns (30.812%)  route 3.467ns (69.188%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 4.704 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.866     8.045    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X44Y110        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[21][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.252     4.704    design_1_i/hw0_0/inst/clk160m
    SLICE_X44Y110        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[21][1]/C
                         clock pessimism             -0.609     4.095    
                         clock uncertainty           -0.181     3.914    
    SLICE_X44Y110        FDRE (Setup_fdre_C_CE)      -0.168     3.746    design_1_i/hw0_0/inst/pusleGenDatas_reg[21][1]
  -------------------------------------------------------------------
                         required time                          3.746    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 -4.299    

Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[31][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.035ns  (logic 1.544ns (30.664%)  route 3.491ns (69.336%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 4.706 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.890     8.069    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X42Y105        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[31][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.254     4.706    design_1_i/hw0_0/inst/clk160m
    SLICE_X42Y105        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[31][1]/C
                         clock pessimism             -0.609     4.097    
                         clock uncertainty           -0.181     3.916    
    SLICE_X42Y105        FDRE (Setup_fdre_C_CE)      -0.136     3.780    design_1_i/hw0_0/inst/pusleGenDatas_reg[31][1]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                 -4.289    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[17][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        4.996ns  (logic 1.544ns (30.904%)  route 3.452ns (69.096%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 4.709 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.851     8.030    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X36Y105        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[17][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.257     4.709    design_1_i/hw0_0/inst/clk160m
    SLICE_X36Y105        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[17][1]/C
                         clock pessimism             -0.609     4.100    
                         clock uncertainty           -0.181     3.919    
    SLICE_X36Y105        FDRE (Setup_fdre_C_CE)      -0.168     3.751    design_1_i/hw0_0/inst/pusleGenDatas_reg[17][1]
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.276ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[17][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        4.987ns  (logic 1.544ns (30.961%)  route 3.443ns (69.039%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 4.703 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.842     8.021    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[17][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.251     4.703    design_1_i/hw0_0/inst/clk160m
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[17][4]/C
                         clock pessimism             -0.609     4.094    
                         clock uncertainty           -0.181     3.913    
    SLICE_X45Y112        FDRE (Setup_fdre_C_CE)      -0.168     3.745    design_1_i/hw0_0/inst/pusleGenDatas_reg[17][4]
  -------------------------------------------------------------------
                         required time                          3.745    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 -4.276    

Slack (VIOLATED) :        -4.276ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[18][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        4.987ns  (logic 1.544ns (30.961%)  route 3.443ns (69.039%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 4.703 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.842     8.021    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.251     4.703    design_1_i/hw0_0/inst/clk160m
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][4]/C
                         clock pessimism             -0.609     4.094    
                         clock uncertainty           -0.181     3.913    
    SLICE_X45Y112        FDRE (Setup_fdre_C_CE)      -0.168     3.745    design_1_i/hw0_0/inst/pusleGenDatas_reg[18][4]
  -------------------------------------------------------------------
                         required time                          3.745    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 -4.276    

Slack (VIOLATED) :        -4.276ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[18][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        4.987ns  (logic 1.544ns (30.961%)  route 3.443ns (69.039%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 4.703 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.842     8.021    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.251     4.703    design_1_i/hw0_0/inst/clk160m
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][6]/C
                         clock pessimism             -0.609     4.094    
                         clock uncertainty           -0.181     3.913    
    SLICE_X45Y112        FDRE (Setup_fdre_C_CE)      -0.168     3.745    design_1_i/hw0_0/inst/pusleGenDatas_reg[18][6]
  -------------------------------------------------------------------
                         required time                          3.745    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 -4.276    

Slack (VIOLATED) :        -4.276ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[21][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        4.987ns  (logic 1.544ns (30.961%)  route 3.443ns (69.039%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 4.703 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.842     8.021    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[21][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.251     4.703    design_1_i/hw0_0/inst/clk160m
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[21][4]/C
                         clock pessimism             -0.609     4.094    
                         clock uncertainty           -0.181     3.913    
    SLICE_X45Y112        FDRE (Setup_fdre_C_CE)      -0.168     3.745    design_1_i/hw0_0/inst/pusleGenDatas_reg[21][4]
  -------------------------------------------------------------------
                         required time                          3.745    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 -4.276    

Slack (VIOLATED) :        -4.276ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        4.987ns  (logic 1.544ns (30.961%)  route 3.443ns (69.039%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 4.703 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.966ns = ( 3.034 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.368     3.034    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y143        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.433     3.467 r  design_1_i/hw0_0/inst/mem_reg[15][3]/Q
                         net (fo=3, routed)           0.923     4.390    design_1_i/hw0_0/inst/mem_reg_n_0_[15][3]
    SLICE_X35Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.495 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42/O
                         net (fo=1, routed)           0.000     4.495    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_42_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.952 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.050 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.050    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.240 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.678     5.917    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.261     6.178 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.842     8.021    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.251     4.703    design_1_i/hw0_0/inst/clk160m
    SLICE_X45Y112        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[23][4]/C
                         clock pessimism             -0.609     4.094    
                         clock uncertainty           -0.181     3.913    
    SLICE_X45Y112        FDRE (Setup_fdre_C_CE)      -0.168     3.745    design_1_i/hw0_0/inst/pusleGenDatas_reg[23][4]
  -------------------------------------------------------------------
                         required time                          3.745    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 -4.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[81][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[49][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.139%)  route 0.468ns (76.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.147ns
    Source Clock Delay      (SCD):    -0.225ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.649    -0.225    design_1_i/hw0_0/inst/ramClk
    SLICE_X11Y164        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[81][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.084 r  design_1_i/hw0_0/inst/mem_reg[81][11]/Q
                         net (fo=2, routed)           0.468     0.384    design_1_i/hw0_0/inst/mem_reg_n_0_[81][11]
    SLICE_X17Y165        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[49][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.922     0.147    design_1_i/hw0_0/inst/clk160m
    SLICE_X17Y165        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[49][11]/C
                         clock pessimism             -0.051     0.096    
                         clock uncertainty            0.181     0.278    
    SLICE_X17Y165        FDRE (Hold_fdre_C_D)         0.046     0.324    design_1_i/hw0_0/inst/pusleGenDatas_reg[49][11]
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[69][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[37][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.108%)  route 0.497ns (77.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.051ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.554    -0.321    design_1_i/hw0_0/inst/ramClk
    SLICE_X44Y121        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[69][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.180 r  design_1_i/hw0_0/inst/mem_reg[69][3]/Q
                         net (fo=2, routed)           0.497     0.317    design_1_i/hw0_0/inst/mem_reg_n_0_[69][3]
    SLICE_X45Y117        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[37][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.825     0.051    design_1_i/hw0_0/inst/clk160m
    SLICE_X45Y117        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[37][3]/C
                         clock pessimism             -0.051    -0.000    
                         clock uncertainty            0.181     0.181    
    SLICE_X45Y117        FDRE (Hold_fdre_C_D)         0.075     0.256    design_1_i/hw0_0/inst/pusleGenDatas_reg[37][3]
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[62][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[30][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.432%)  route 0.481ns (74.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.061ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.560    -0.315    design_1_i/hw0_0/inst/ramClk
    SLICE_X38Y113        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[62][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.151 r  design_1_i/hw0_0/inst/mem_reg[62][1]/Q
                         net (fo=2, routed)           0.481     0.330    design_1_i/hw0_0/inst/mem_reg_n_0_[62][1]
    SLICE_X37Y108        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[30][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.836     0.061    design_1_i/hw0_0/inst/clk160m
    SLICE_X37Y108        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[30][1]/C
                         clock pessimism             -0.051     0.010    
                         clock uncertainty            0.181     0.191    
    SLICE_X37Y108        FDRE (Hold_fdre_C_D)         0.078     0.269    design_1_i/hw0_0/inst/pusleGenDatas_reg[30][1]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[85][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[53][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.235%)  route 0.493ns (77.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.646    -0.228    design_1_i/hw0_0/inst/ramClk
    SLICE_X19Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[85][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.087 r  design_1_i/hw0_0/inst/mem_reg[85][9]/Q
                         net (fo=2, routed)           0.493     0.406    design_1_i/hw0_0/inst/mem_reg_n_0_[85][9]
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[53][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[53][9]/C
                         clock pessimism             -0.051     0.091    
                         clock uncertainty            0.181     0.273    
    SLICE_X29Y167        FDRE (Hold_fdre_C_D)         0.072     0.345    design_1_i/hw0_0/inst/pusleGenDatas_reg[53][9]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[32][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.128ns (22.056%)  route 0.452ns (77.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.141ns
    Source Clock Delay      (SCD):    -0.234ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.640    -0.234    design_1_i/hw0_0/inst/ramClk
    SLICE_X35Y170        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[32][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y170        FDRE (Prop_fdre_C_Q)         0.128    -0.106 r  design_1_i/hw0_0/inst/mem_reg[32][31]/Q
                         net (fo=2, routed)           0.452     0.346    design_1_i/hw0_0/inst/mem_reg_n_0_[32][31]
    SLICE_X29Y168        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.916     0.141    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y168        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[0][31]/C
                         clock pessimism             -0.051     0.090    
                         clock uncertainty            0.181     0.272    
    SLICE_X29Y168        FDRE (Hold_fdre_C_D)         0.013     0.285    design_1_i/hw0_0/inst/pusleGenDatas_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[61][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[29][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.613%)  route 0.476ns (74.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.052ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.554    -0.321    design_1_i/hw0_0/inst/ramClk
    SLICE_X38Y121        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[61][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.157 r  design_1_i/hw0_0/inst/mem_reg[61][5]/Q
                         net (fo=2, routed)           0.476     0.320    design_1_i/hw0_0/inst/mem_reg_n_0_[61][5]
    SLICE_X37Y119        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[29][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.826     0.052    design_1_i/hw0_0/inst/clk160m
    SLICE_X37Y119        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[29][5]/C
                         clock pessimism             -0.051     0.001    
                         clock uncertainty            0.181     0.182    
    SLICE_X37Y119        FDRE (Hold_fdre_C_D)         0.076     0.258    design_1_i/hw0_0/inst/pusleGenDatas_reg[29][5]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[60][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.813%)  route 0.471ns (74.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.563    -0.312    design_1_i/hw0_0/inst/ramClk
    SLICE_X34Y112        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[60][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.148 r  design_1_i/hw0_0/inst/mem_reg[60][0]/Q
                         net (fo=2, routed)           0.471     0.324    design_1_i/hw0_0/inst/mem_reg_n_0_[60][0]
    SLICE_X37Y114        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.831     0.057    design_1_i/hw0_0/inst/clk160m
    SLICE_X37Y114        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[28][0]/C
                         clock pessimism             -0.051     0.006    
                         clock uncertainty            0.181     0.187    
    SLICE_X37Y114        FDRE (Hold_fdre_C_D)         0.075     0.262    design_1_i/hw0_0/inst/pusleGenDatas_reg[28][0]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[87][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[55][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.721%)  route 0.480ns (77.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.052ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.562    -0.313    design_1_i/hw0_0/inst/ramClk
    SLICE_X29Y117        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[87][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.172 r  design_1_i/hw0_0/inst/mem_reg[87][0]/Q
                         net (fo=2, routed)           0.480     0.308    design_1_i/hw0_0/inst/mem_reg_n_0_[87][0]
    SLICE_X42Y116        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[55][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.826     0.052    design_1_i/hw0_0/inst/clk160m
    SLICE_X42Y116        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[55][0]/C
                         clock pessimism             -0.051     0.001    
                         clock uncertainty            0.181     0.182    
    SLICE_X42Y116        FDRE (Hold_fdre_C_D)         0.064     0.246    design_1_i/hw0_0/inst/pusleGenDatas_reg[55][0]
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[36][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.128ns (21.625%)  route 0.464ns (78.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.149ns
    Source Clock Delay      (SCD):    -0.226ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.648    -0.226    design_1_i/hw0_0/inst/ramClk
    SLICE_X23Y163        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[36][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y163        FDRE (Prop_fdre_C_Q)         0.128    -0.098 r  design_1_i/hw0_0/inst/mem_reg[36][14]/Q
                         net (fo=2, routed)           0.464     0.366    design_1_i/hw0_0/inst/mem_reg_n_0_[36][14]
    SLICE_X19Y162        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.924     0.149    design_1_i/hw0_0/inst/clk160m
    SLICE_X19Y162        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[4][14]/C
                         clock pessimism             -0.051     0.098    
                         clock uncertainty            0.181     0.280    
    SLICE_X19Y162        FDRE (Hold_fdre_C_D)         0.024     0.304    design_1_i/hw0_0/inst/pusleGenDatas_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[40][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[8][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.170%)  route 0.495ns (77.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.138ns
    Source Clock Delay      (SCD):    -0.229ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.645    -0.229    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y166        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[40][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y166        FDRE (Prop_fdre_C_Q)         0.141    -0.088 r  design_1_i/hw0_0/inst/mem_reg[40][24]/Q
                         net (fo=2, routed)           0.495     0.407    design_1_i/hw0_0/inst/mem_reg_n_0_[40][24]
    SLICE_X32Y170        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[8][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.913     0.138    design_1_i/hw0_0/inst/clk160m
    SLICE_X32Y170        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[8][24]/C
                         clock pessimism             -0.051     0.087    
                         clock uncertainty            0.181     0.269    
    SLICE_X32Y170        FDRE (Hold_fdre_C_D)         0.076     0.345    design_1_i/hw0_0/inst/pusleGenDatas_reg[8][24]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.062    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fibRx1
                            (input port)
  Destination:            design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.811ns  (logic 1.317ns (22.656%)  route 4.495ns (77.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  fibRx1 (IN)
                         net (fo=0)                   0.000     0.000    fibRx1
    AB8                  IBUF (Prop_ibuf_I_O)         1.317     1.317 r  fibRx1_IBUF_inst/O
                         net (fo=1, routed)           4.495     5.811    design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y1           FDRE                                         r  design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.484    -1.314    design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y1           FDRE                                         r  design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 1.233ns (26.465%)  route 3.425ns (73.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  gpInA[4] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[4]
    J16                  IBUF (Prop_ibuf_I_O)         1.233     1.233 r  gpInA_IBUF[4]_inst/O
                         net (fo=1, routed)           3.425     4.657    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X0Y26          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.470    -1.328    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y26          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[7]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.402ns  (logic 1.272ns (28.892%)  route 3.130ns (71.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  gpInA[7] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[7]
    H18                  IBUF (Prop_ibuf_I_O)         1.272     1.272 r  gpInA_IBUF[7]_inst/O
                         net (fo=1, routed)           3.130     4.402    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X1Y25          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.469    -1.329    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y25          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.280ns (29.608%)  route 3.044ns (70.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  gpInA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[5]
    K18                  IBUF (Prop_ibuf_I_O)         1.280     1.280 r  gpInA_IBUF[5]_inst/O
                         net (fo=1, routed)           3.044     4.324    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X0Y21          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.472    -1.326    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y21          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRx2
                            (input port)
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.285ns (29.981%)  route 3.000ns (70.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  uartIpcRx2 (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRx2
    L20                  IBUF (Prop_ibuf_I_O)         1.285     1.285 r  uartIpcRx2_IBUF_inst/O
                         net (fo=1, routed)           3.000     4.285    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y11          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.481    -1.317    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.981ns  (logic 1.286ns (32.296%)  route 2.695ns (67.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uartIpcRxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRxH
    L16                  IBUF (Prop_ibuf_I_O)         1.286     1.286 r  uartIpcRxH_IBUF_inst/O
                         net (fo=1, routed)           2.695     3.981    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X3Y19          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.475    -1.323    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y19          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.963ns  (logic 1.292ns (32.605%)  route 2.671ns (67.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  gpInA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[6]
    K16                  IBUF (Prop_ibuf_I_O)         1.292     1.292 r  gpInA_IBUF[6]_inst/O
                         net (fo=1, routed)           2.671     3.963    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X0Y33          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.478    -1.320    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y33          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.812ns  (logic 1.328ns (34.828%)  route 2.484ns (65.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  rs485Ro_IBUF_inst/O
                         net (fo=1, routed)           2.484     3.812    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y9           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.483    -1.315    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y9           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 1.337ns (39.788%)  route 2.023ns (60.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  gpInA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[3]
    AB18                 IBUF (Prop_ibuf_I_O)         1.337     1.337 r  gpInA_IBUF[3]_inst/O
                         net (fo=1, routed)           2.023     3.360    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X0Y21          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.472    -1.326    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y21          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 fibRx5
                            (input port)
  Destination:            design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 1.359ns (46.447%)  route 1.567ns (53.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  fibRx5 (IN)
                         net (fo=0)                   0.000     0.000    fibRx5
    W10                  IBUF (Prop_ibuf_I_O)         1.359     1.359 r  fibRx5_IBUF_inst/O
                         net (fo=1, routed)           1.567     2.926    design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y1           FDRE                                         r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.484    -1.314    design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y1           FDRE                                         r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fibRx7
                            (input port)
  Destination:            design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.434ns (47.960%)  route 0.471ns (52.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  fibRx7 (IN)
                         net (fo=0)                   0.000     0.000    fibRx7
    W15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fibRx7_IBUF_inst/O
                         net (fo=1, routed)           0.471     0.905    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y10          FDRE                                         r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.943     0.168    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y10          FDRE                                         r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.476ns (48.579%)  route 0.504ns (51.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  gpInA[2] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[2]
    AB17                 IBUF (Prop_ibuf_I_O)         0.476     0.476 r  gpInA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.504     0.980    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X0Y33          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.938     0.163    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y33          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.480ns (44.840%)  route 0.591ns (55.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  gpInA[0] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[0]
    AB15                 IBUF (Prop_ibuf_I_O)         0.480     0.480 r  gpInA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.591     1.071    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X0Y26          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.930     0.155    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y26          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.485ns (40.291%)  route 0.719ns (59.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  gpInA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[1]
    AB16                 IBUF (Prop_ibuf_I_O)         0.485     0.485 r  gpInA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.719     1.204    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X1Y25          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.929     0.154    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y25          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 fibRx3
                            (input port)
  Destination:            design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.506ns (41.953%)  route 0.699ns (58.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 r  fibRx3 (IN)
                         net (fo=0)                   0.000     0.000    fibRx3
    AA9                  IBUF (Prop_ibuf_I_O)         0.506     0.506 r  fibRx3_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.205    design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y9           FDRE                                         r  design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.944     0.169    design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y9           FDRE                                         r  design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 fibRx5
                            (input port)
  Destination:            design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.503ns (38.845%)  route 0.792ns (61.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  fibRx5 (IN)
                         net (fo=0)                   0.000     0.000    fibRx5
    W10                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  fibRx5_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.295    design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y1           FDRE                                         r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.946     0.171    design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y1           FDRE                                         r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.481ns (32.089%)  route 1.018ns (67.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  gpInA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[3]
    AB18                 IBUF (Prop_ibuf_I_O)         0.481     0.481 r  gpInA_IBUF[3]_inst/O
                         net (fo=1, routed)           1.018     1.499    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X0Y21          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.933     0.158    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y21          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.717ns  (logic 0.472ns (27.481%)  route 1.245ns (72.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  rs485Ro_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.717    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y9           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.944     0.169    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y9           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.430ns (24.797%)  route 1.305ns (75.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uartIpcRxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRxH
    L16                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  uartIpcRxH_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.736    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X3Y19          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.935     0.160    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y19          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.437ns (24.529%)  route 1.344ns (75.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  gpInA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[6]
    K16                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  gpInA_IBUF[6]_inst/O
                         net (fo=1, routed)           1.344     1.781    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X0Y33          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.938     0.163    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y33          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.282ns (27.267%)  route 0.752ns (72.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    0.167ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.942     0.167    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X5Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.160     0.327 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.482     0.809    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.122     0.931 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.270     1.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X4Y14          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.663    -0.211    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X4Y14          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.879%)  route 0.209ns (53.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.939     0.164    design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X6Y14          FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.184     0.348 r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q
                         net (fo=2, routed)           0.209     0.556    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Interrupt
    SLICE_X7Y12          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.664    -0.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Clk
    SLICE_X7Y12          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.319ns (49.883%)  route 0.321ns (50.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.738ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.478    -1.320    design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X6Y14          FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.319    -1.001 r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q
                         net (fo=2, routed)           0.321    -0.680    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Interrupt
    SLICE_X7Y12          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.597    -1.738    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Clk
    SLICE_X7Y12          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.698ns  (logic 0.483ns (28.442%)  route 1.215ns (71.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.741ns
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.481    -1.317    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X5Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.279    -1.038 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.799    -0.239    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.204    -0.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.416     0.381    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X4Y14          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.594    -1.741    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X4Y14          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 2.898ns (60.633%)  route 1.882ns (39.367%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.325    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X14Y4          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.657 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.468     5.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.829 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.927 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.172 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.351     6.523    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y8          LUT3 (Prop_lut3_I1_O)        0.309     6.832 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.448     7.280    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X21Y8          LUT6 (Prop_lut6_I4_O)        0.105     7.385 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.614     7.999    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X23Y0          LUT6 (Prop_lut6_I5_O)        0.105     8.104 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X23Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.776ns  (logic 2.898ns (60.684%)  route 1.878ns (39.316%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.325    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X14Y4          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.657 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.468     5.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.829 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.927 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.172 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.351     6.523    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y8          LUT3 (Prop_lut3_I1_O)        0.309     6.832 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.448     7.280    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X21Y8          LUT6 (Prop_lut6_I4_O)        0.105     7.385 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.610     7.995    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X23Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.100 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.100    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X23Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.410ns  (logic 0.960ns (28.155%)  route 2.450ns (71.845%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.524     3.316    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.379     3.695 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           0.901     4.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X39Y10         LUT5 (Prop_lut5_I1_O)        0.115     4.710 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.549     6.259    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[31]
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.267     6.526 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__124/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/I041_out
    SLICE_X37Y5          MUXF7 (Prop_muxf7_I0_O)      0.199     6.725 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.725    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/of_instr_ii_10
    SLICE_X37Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.408    -1.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 0.761ns (23.381%)  route 2.494ns (76.619%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.526     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.379     3.697 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           1.216     4.913    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.115     5.028 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.796     5.824    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[1]
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.267     6.091 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.482     6.572    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X38Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.406    -1.392    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.084ns  (logic 1.054ns (34.176%)  route 2.030ns (65.824%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    3.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.321    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.348     3.669 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.388     5.057    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y7          LUT5 (Prop_lut5_I1_O)        0.249     5.306 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.642     5.948    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[25]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.275     6.223 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__86/O
                         net (fo=1, routed)           0.000     6.223    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/I1143_out
    SLICE_X40Y6          MUXF7 (Prop_muxf7_I1_O)      0.182     6.405 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.405    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X40Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.407    -1.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X40Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 0.939ns (30.497%)  route 2.140ns (69.503%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.530     3.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.379     3.701 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.991     4.691    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y11         LUT5 (Prop_lut5_I1_O)        0.115     4.806 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.149     5.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[8]
    SLICE_X36Y1          LUT4 (Prop_lut4_I3_O)        0.267     6.223 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     6.223    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/I0121_out
    SLICE_X36Y1          MUXF7 (Prop_muxf7_I0_O)      0.178     6.401 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/of_instr_ii_30
    SLICE_X36Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.408    -1.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Clk
    SLICE_X36Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.003ns  (logic 1.066ns (35.495%)  route 1.937ns (64.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.526     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.348     3.666 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.064     4.730    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.250     4.980 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.873     5.853    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[28]
    SLICE_X38Y0          LUT4 (Prop_lut4_I3_O)        0.267     6.120 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__143/O
                         net (fo=1, routed)           0.000     6.120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/I0157_out
    SLICE_X38Y0          MUXF7 (Prop_muxf7_I0_O)      0.201     6.321 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.321    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X38Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.407    -1.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X38Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.967ns (33.569%)  route 1.914ns (66.431%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.530     3.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.379     3.701 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.991     4.691    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y11         LUT5 (Prop_lut5_I1_O)        0.115     4.806 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.923     5.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[8]
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.267     5.996 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__16/O
                         net (fo=1, routed)           0.000     5.996    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/I131_out
    SLICE_X36Y1          MUXF7 (Prop_muxf7_I1_O)      0.206     6.202 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.202    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/of_instr_ii_8
    SLICE_X36Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.408    -1.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Clk
    SLICE_X36Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.855ns  (logic 0.967ns (33.868%)  route 1.888ns (66.132%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.526     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.379     3.697 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           1.216     4.913    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.115     5.028 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.672     5.700    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[30]
    SLICE_X37Y4          LUT3 (Prop_lut3_I2_O)        0.267     5.967 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__91/O
                         net (fo=1, routed)           0.000     5.967    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7/I1163_out
    SLICE_X37Y4          MUXF7 (Prop_muxf7_I1_O)      0.206     6.173 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_instr_ii_41
    SLICE_X37Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.408    -1.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X37Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.847ns  (logic 2.379ns (83.550%)  route 0.468ns (16.450%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.325    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X14Y4          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.657 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.468     5.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.829 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.927 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.172 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.172    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X15Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.641%)  route 0.111ns (46.359%))
  Logic Levels:           0  
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.128     1.603 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.111     1.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.766%)  route 0.159ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.159     1.798    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X17Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X17Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.496%)  route 0.233ns (64.504%))
  Logic Levels:           0  
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.128     1.603 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.233     1.835    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X12Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.326%)  route 0.312ns (62.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.636     1.471    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.138     1.750    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.174     1.969    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X34Y4          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.909     0.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y4          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.757%)  route 0.365ns (66.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.133ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.631     1.466    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.196     1.803    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.169     2.017    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X34Y7          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.908     0.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y7          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.296ns (52.813%)  route 0.264ns (47.187%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.636     1.471    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.138     1.750    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.126     1.921    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[15]
    SLICE_X37Y4          LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__76/O
                         net (fo=1, routed)           0.000     1.966    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/I163_out
    SLICE_X37Y4          MUXF7 (Prop_muxf7_I1_O)      0.065     2.031 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.031    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/of_instr_ii_16
    SLICE_X37Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.909     0.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X37Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.509%)  route 0.424ns (69.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.133ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.631     1.466    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.196     1.803    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.228     2.075    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X34Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.908     0.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.475%)  route 0.424ns (69.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.635     1.470    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.192     1.803    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.232     2.080    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X34Y4          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.909     0.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y4          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.184ns (28.940%)  route 0.452ns (71.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.635     1.470    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.322     1.933    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.043     1.976 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.129     2.106    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[24]
    SLICE_X34Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.910     0.135    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.233%)  route 0.473ns (71.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.468    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.196     1.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.277     2.127    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[4]
    SLICE_X34Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.909     0.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.785ns  (logic 0.538ns (30.146%)  route 1.247ns (69.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.534     3.049    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.433     3.482 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.839     4.321    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.105     4.426 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.408     4.834    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.484    -1.314    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.058ns  (logic 1.721ns (42.414%)  route 2.337ns (57.586%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.923     4.351    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.831 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.929 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.174 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.351     5.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y8          LUT3 (Prop_lut3_I1_O)        0.309     5.834 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.448     6.282    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X21Y8          LUT6 (Prop_lut6_I4_O)        0.105     6.387 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.614     7.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X23Y0          LUT6 (Prop_lut6_I5_O)        0.105     7.106 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     7.106    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X23Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.054ns  (logic 1.721ns (42.456%)  route 2.333ns (57.544%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.923     4.351    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.831 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.929 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.174 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.351     5.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y8          LUT3 (Prop_lut3_I1_O)        0.309     5.834 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.448     6.282    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X21Y8          LUT6 (Prop_lut6_I4_O)        0.105     6.387 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.610     6.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X23Y0          LUT6 (Prop_lut6_I4_O)        0.105     7.102 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     7.102    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X23Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.125ns  (logic 1.202ns (56.553%)  route 0.923ns (43.447%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.923     4.351    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.831 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.929 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.174 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.174    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X15Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.589ns (31.713%)  route 1.268ns (68.287%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.935     4.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X16Y0          LUT6 (Prop_lut6_I0_O)        0.105     4.467 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.333     4.800    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X17Y1          LUT6 (Prop_lut6_I3_O)        0.105     4.905 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     4.905    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.763ns  (logic 0.589ns (33.404%)  route 1.174ns (66.596%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.935     4.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X16Y0          LUT6 (Prop_lut6_I0_O)        0.105     4.467 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.239     4.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X17Y1          LUT5 (Prop_lut5_I2_O)        0.105     4.811 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     4.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.754ns  (logic 0.589ns (33.575%)  route 1.165ns (66.425%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.934     4.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X16Y0          LUT5 (Prop_lut5_I4_O)        0.105     4.466 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.231     4.697    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X16Y1          LUT6 (Prop_lut6_I3_O)        0.105     4.802 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     4.802    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.657ns  (logic 0.493ns (29.753%)  route 1.164ns (70.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.593     3.108    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y15          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.379     3.487 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.667     4.154    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X5Y14          LUT2 (Prop_lut2_I1_O)        0.114     4.268 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.497     4.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X4Y14          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.478    -1.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X4Y14          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.587ns (41.405%)  route 0.831ns (58.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.348     3.396 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.831     4.227    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.239     4.466 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.466    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X22Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.374ns  (logic 0.484ns (35.236%)  route 0.890ns (64.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.890     4.317    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X15Y0          LUT4 (Prop_lut4_I0_O)        0.105     4.422 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.422    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X15Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.878%)  route 0.599ns (74.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.170ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.476 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.421     1.897    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.942 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.178     2.120    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.945     0.170    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.147%)  route 0.210ns (59.853%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDCE (Prop_fdce_C_Q)         0.141     1.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.210     1.663    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X14Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X14Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.698%)  route 0.221ns (54.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.221     1.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.045     1.718 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.718    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.746%)  route 0.277ns (66.254%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y11         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.141     1.449 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.277     1.726    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X17Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X17Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.131%)  route 0.327ns (69.869%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y12         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141     1.449 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.327     1.776    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.800%)  route 0.349ns (71.200%))
  Logic Levels:           0  
  Clock Path Skew:        -1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.137ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.349     1.801    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X29Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.912     0.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X29Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.868%)  route 0.335ns (67.132%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.637     1.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y10         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.164     1.473 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.335     1.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X14Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X14Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.639%)  route 0.351ns (71.361%))
  Logic Levels:           0  
  Clock Path Skew:        -1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.667     1.339    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.480 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.351     1.832    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.304%)  route 0.341ns (64.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.341     1.793    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X17Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     1.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.484%)  route 0.387ns (67.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.387     1.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X15Y0          LUT4 (Prop_lut4_I0_O)        0.045     1.884 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.884    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X15Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 0.495ns (9.110%)  route 4.939ns (90.890%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.597     3.597    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105     3.702 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.666     4.369    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.115     4.484 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.675     5.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X7Y2           LUT6 (Prop_lut6_I4_O)        0.275     5.434 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.434    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     3.024    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 0.387ns (7.283%)  route 4.927ns (92.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.421     4.421    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.119     4.540 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.506     5.046    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.268     5.314 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     5.314    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416     2.957    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.311ns  (logic 0.387ns (7.287%)  route 4.924ns (92.713%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.421     4.421    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.119     4.540 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.503     5.043    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.268     5.311 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.311    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416     2.957    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 0.105ns (2.132%)  route 4.819ns (97.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.675     4.675    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X4Y3           LUT4 (Prop_lut4_I3_O)        0.105     4.780 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[3]_i_1/O
                         net (fo=1, routed)           0.143     4.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[2]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     3.024    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 0.105ns (2.139%)  route 4.803ns (97.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.106     4.106    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.105     4.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.697     4.908    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     3.025    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 0.105ns (2.139%)  route 4.803ns (97.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.106     4.106    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.105     4.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.697     4.908    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     3.025    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 0.105ns (2.143%)  route 4.795ns (97.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.421     4.421    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.105     4.526 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.375     4.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     3.024    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 0.105ns (2.172%)  route 4.729ns (97.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.301     4.301    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.105     4.406 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.428     4.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     3.024    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 0.105ns (2.172%)  route 4.729ns (97.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.301     4.301    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.105     4.406 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.428     4.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     3.024    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 0.105ns (2.172%)  route 4.729ns (97.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.301     4.301    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.105     4.406 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.428     4.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     3.024    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.000ns (0.000%)  route 1.194ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.194     1.194    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.000ns (0.000%)  route 1.194ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.194     1.194    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.000ns (0.000%)  route 1.194ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.194     1.194    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.000ns (0.000%)  route 1.194ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.194     1.194    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.000ns (0.000%)  route 1.194ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.194     1.194    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.000ns (0.000%)  route 1.194ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.194     1.194    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.000ns (0.000%)  route 1.194ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.194     1.194    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.000ns (0.000%)  route 1.248ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.248     1.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.000ns (0.000%)  route 1.248ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.248     1.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.000ns (0.000%)  route 1.248ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.248     1.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.399ns (19.918%)  route 1.604ns (80.082%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X22Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=16, routed)          0.634     0.949    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X33Y7          LUT5 (Prop_lut5_I1_O)        0.056     1.005 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Write_DCache_i_2/O
                         net (fo=7, routed)           0.411     1.416    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg_0
    SLICE_X20Y9          LUT5 (Prop_lut5_I4_O)        0.056     1.472 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_2/O
                         net (fo=1, routed)           0.202     1.674    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep__1
    SLICE_X15Y9          LUT6 (Prop_lut6_I1_O)        0.056     1.730 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=2, routed)           0.357     2.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Serial_Dbg_Intf.status_reg_reg[25]
    SLICE_X13Y7          LUT5 (Prop_lut5_I3_O)        0.056     2.143 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     2.143    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.160ns (10.502%)  route 1.363ns (89.498%))
  Logic Levels:           0  
  Clock Path Skew:        1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.939     0.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X4Y14          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.160     0.324 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=745, routed)         1.363     1.687    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.175ns (20.710%)  route 0.670ns (79.290%))
  Logic Levels:           0  
  Clock Path Skew:        1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X22Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.670     0.984    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.175ns (32.263%)  route 0.367ns (67.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.175     0.315 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.367     0.682    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.417%)  route 0.314ns (60.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.204     0.344 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.314     0.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[21]
    SLICE_X13Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.175ns (35.932%)  route 0.312ns (64.068%))
  Logic Levels:           0  
  Clock Path Skew:        1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.175     0.315 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.312     0.627    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[22]
    SLICE_X13Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.036%)  route 0.281ns (57.964%))
  Logic Levels:           0  
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     0.343 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.281     0.624    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.175ns (37.274%)  route 0.294ns (62.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.175     0.315 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.294     0.609    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[17]
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.204ns (43.548%)  route 0.264ns (56.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     0.343 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=1, routed)           0.264     0.607    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.175ns (37.217%)  route 0.295ns (62.783%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    0.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.909     0.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.175     0.309 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.295     0.604    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.637     1.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.489ns  (logic 0.304ns (62.223%)  route 0.185ns (37.777%))
  Logic Levels:           0  
  Clock Path Skew:        4.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.185    -0.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[19]
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.304ns (61.717%)  route 0.189ns (38.283%))
  Logic Levels:           0  
  Clock Path Skew:        4.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.189    -0.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[12]
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.323    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.536ns  (logic 0.304ns (56.716%)  route 0.232ns (43.284%))
  Logic Levels:           0  
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.304    -1.081 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.232    -0.849    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[9]
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.323    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.536ns  (logic 0.304ns (56.714%)  route 0.232ns (43.286%))
  Logic Levels:           0  
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.304    -1.081 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.849    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.323    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.548ns  (logic 0.347ns (63.337%)  route 0.201ns (36.663%))
  Logic Levels:           0  
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.347    -1.036 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.201    -0.835    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]
    SLICE_X13Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.325    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.581ns  (logic 0.304ns (52.286%)  route 0.277ns (47.714%))
  Logic Levels:           0  
  Clock Path Skew:        4.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.277    -0.801    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.324    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.597ns  (logic 0.304ns (50.964%)  route 0.293ns (49.036%))
  Logic Levels:           0  
  Clock Path Skew:        4.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.304    -1.080 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.293    -0.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.325    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.304ns (50.018%)  route 0.304ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        4.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.411    -1.387    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.304    -1.083 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.304    -0.779    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[4]
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.323    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.606ns  (logic 0.304ns (50.135%)  route 0.302ns (49.865%))
  Logic Levels:           0  
  Clock Path Skew:        4.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.304    -1.080 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.302    -0.777    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[28]
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.325    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.304ns (49.063%)  route 0.316ns (50.937%))
  Logic Levels:           0  
  Clock Path Skew:        4.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.316    -0.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[8]
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.323    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.327ns  (logic 1.473ns (20.104%)  route 5.854ns (79.896%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.119    23.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X12Y1          LUT5 (Prop_lut5_I4_O)        0.115    23.699 r  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.788    24.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.264    24.751 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.343    25.093    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.105    25.198 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.942    26.141    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.127    26.268 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.506    26.774    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.268    27.042 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416     2.957    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.324ns  (logic 1.473ns (20.112%)  route 5.851ns (79.888%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.119    23.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X12Y1          LUT5 (Prop_lut5_I4_O)        0.115    23.699 r  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.788    24.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.264    24.751 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.343    25.093    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.105    25.198 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.942    26.141    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.127    26.268 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.503    26.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.268    27.039 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.039    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416     2.957    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.354ns  (logic 1.183ns (18.618%)  route 5.171ns (81.382%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.384    20.099 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.127    21.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I2_O)        0.105    21.330 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105    22.465 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.119    23.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X12Y1          LUT5 (Prop_lut5_I4_O)        0.115    23.699 f  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.788    24.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.264    24.751 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.343    25.093    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.105    25.198 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.765    25.964    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.105    26.069 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.069    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     3.024    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 0.898ns (18.123%)  route 4.057ns (81.877%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.081    21.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.105    21.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.813    22.097    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X10Y1          LUT4 (Prop_lut4_I3_O)        0.126    22.223 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.466    23.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.283    23.972 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.697    24.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     3.025    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 0.898ns (18.123%)  route 4.057ns (81.877%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.081    21.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.105    21.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.813    22.097    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X10Y1          LUT4 (Prop_lut4_I3_O)        0.126    22.223 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.466    23.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.283    23.972 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.697    24.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     3.025    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.898ns (18.660%)  route 3.914ns (81.340%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.081    21.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.105    21.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.813    22.097    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X10Y1          LUT4 (Prop_lut4_I3_O)        0.126    22.223 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.466    23.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.283    23.972 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.555    24.527    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     3.025    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.898ns (18.660%)  route 3.914ns (81.340%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.081    21.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.105    21.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.813    22.097    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X10Y1          LUT4 (Prop_lut4_I3_O)        0.126    22.223 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.466    23.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.283    23.972 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.555    24.527    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     3.025    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.898ns (18.660%)  route 3.914ns (81.340%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.081    21.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.105    21.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.813    22.097    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X10Y1          LUT4 (Prop_lut4_I3_O)        0.126    22.223 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.466    23.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.283    23.972 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.555    24.527    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     3.025    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.898ns (18.660%)  route 3.914ns (81.340%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.081    21.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.105    21.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.813    22.097    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X10Y1          LUT4 (Prop_lut4_I3_O)        0.126    22.223 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.466    23.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.283    23.972 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.555    24.527    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     3.025    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.898ns (18.660%)  route 3.914ns (81.340%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.048ns = ( 19.715 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.533    19.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.384    20.099 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.081    21.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.105    21.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.813    22.097    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X10Y1          LUT4 (Prop_lut4_I3_O)        0.126    22.223 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.466    23.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.283    23.972 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.555    24.527    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.464     1.464    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.541 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     3.025    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.084%)  route 0.432ns (69.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.663     1.335    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y15          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.476 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.432     1.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X7Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.954 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.071ns (4.327%)  route 1.570ns (95.673%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.723    18.062    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.045    18.107 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.200    18.307    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X3Y4           FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y4           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.232ns (48.521%)  route 0.246ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.312ns = ( 17.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.133    18.112 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.118    18.230    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X9Y0           LUT6 (Prop_lut6_I3_O)        0.099    18.329 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.128    18.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.883    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.232ns (48.521%)  route 0.246ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.312ns = ( 17.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.133    18.112 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.118    18.230    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X9Y0           LUT6 (Prop_lut6_I3_O)        0.099    18.329 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.128    18.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.883    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.232ns (48.521%)  route 0.246ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.312ns = ( 17.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.133    18.112 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.118    18.230    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X9Y0           LUT6 (Prop_lut6_I3_O)        0.099    18.329 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.128    18.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.883    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.232ns (48.521%)  route 0.246ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.312ns = ( 17.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.133    18.112 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.118    18.230    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X9Y0           LUT6 (Prop_lut6_I3_O)        0.099    18.329 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.128    18.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.883    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.232ns (48.521%)  route 0.246ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.312ns = ( 17.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.133    18.112 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.118    18.230    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X9Y0           LUT6 (Prop_lut6_I3_O)        0.099    18.329 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.128    18.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.883    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.232ns (48.521%)  route 0.246ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.312ns = ( 17.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.133    18.112 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.118    18.230    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X9Y0           LUT6 (Prop_lut6_I3_O)        0.099    18.329 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.128    18.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.883    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.236ns (38.807%)  route 0.372ns (61.193%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.312ns = ( 17.979 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.146    18.125 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.204    18.328    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X9Y0           LUT6 (Prop_lut6_I0_O)        0.045    18.373 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.168    18.542    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X10Y0          LUT6 (Prop_lut6_I5_O)        0.045    18.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000    18.587    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.883    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.212ns (32.839%)  route 0.434ns (67.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.310ns = ( 17.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638    17.977    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.167    18.144 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.124    18.267    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045    18.312 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.310    18.622    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X7Y14          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.940     0.940    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.969 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.939     1.907    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y14          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 0.119ns (2.992%)  route 3.858ns (97.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.108     3.108    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.119     3.227 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.750     3.977    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.482     2.780    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 0.119ns (2.992%)  route 3.858ns (97.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.108     3.108    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.119     3.227 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.750     3.977    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.482     2.780    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 0.119ns (2.992%)  route 3.858ns (97.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.108     3.108    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.119     3.227 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.750     3.977    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.482     2.780    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 0.119ns (2.992%)  route 3.858ns (97.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.108     3.108    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.119     3.227 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.750     3.977    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.482     2.780    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.916ns  (logic 0.123ns (3.141%)  route 3.793ns (96.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.754     2.754    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y11          LUT1 (Prop_lut1_I0_O)        0.123     2.877 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.039     3.916    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y8           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.482     2.780    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.916ns  (logic 0.123ns (3.141%)  route 3.793ns (96.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.754     2.754    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y11          LUT1 (Prop_lut1_I0_O)        0.123     2.877 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.039     3.916    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y8           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.482     2.780    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.916ns  (logic 0.123ns (3.141%)  route 3.793ns (96.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.754     2.754    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y11          LUT1 (Prop_lut1_I0_O)        0.123     2.877 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.039     3.916    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y8           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.482     2.780    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.916ns  (logic 0.123ns (3.141%)  route 3.793ns (96.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.754     2.754    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y11          LUT1 (Prop_lut1_I0_O)        0.123     2.877 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.039     3.916    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y8           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.482     2.780    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.791ns  (logic 0.105ns (2.770%)  route 3.686ns (97.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.108     3.108    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.105     3.213 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.579     3.791    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415    19.380    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.791ns  (logic 0.105ns (2.770%)  route 3.686ns (97.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.108     3.108    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.105     3.213 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.579     3.791    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415    19.380    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.042ns (2.694%)  route 1.517ns (97.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.328     1.328    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y11          LUT1 (Prop_lut1_I0_O)        0.042     1.370 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.190     1.559    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X8Y8           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913    18.368    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.042ns (2.694%)  route 1.517ns (97.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.328     1.328    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y11          LUT1 (Prop_lut1_I0_O)        0.042     1.370 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.190     1.559    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X8Y8           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913    18.368    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.042ns (2.694%)  route 1.517ns (97.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.328     1.328    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y11          LUT1 (Prop_lut1_I0_O)        0.042     1.370 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.190     1.559    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X8Y8           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913    18.368    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.042ns (2.694%)  route 1.517ns (97.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.328     1.328    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y11          LUT1 (Prop_lut1_I0_O)        0.042     1.370 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.190     1.559    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X8Y8           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913    18.368    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.045ns (2.560%)  route 1.713ns (97.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.490     1.490    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.535 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.223     1.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.045ns (2.560%)  route 1.713ns (97.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.490     1.490    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.535 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.223     1.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.045ns (2.560%)  route 1.713ns (97.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.490     1.490    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.535 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.223     1.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.045ns (2.560%)  route 1.713ns (97.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.490     1.490    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.535 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.223     1.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.045ns (2.560%)  route 1.713ns (97.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.490     1.490    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.535 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.223     1.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.045ns (2.560%)  route 1.713ns (97.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.490     1.490    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.535 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.223     1.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.175ns (23.158%)  route 0.581ns (76.842%))
  Logic Levels:           0  
  Clock Path Skew:        1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.581     0.895    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X13Y12         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y12         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.204ns (28.530%)  route 0.511ns (71.470%))
  Logic Levels:           0  
  Clock Path Skew:        1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.204     0.344 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.511     0.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X14Y10         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.637     1.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y10         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.175ns (27.688%)  route 0.457ns (72.312%))
  Logic Levels:           0  
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.457     0.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y6           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.667     1.339    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.175ns (27.688%)  route 0.457ns (72.312%))
  Logic Levels:           0  
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.457     0.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y6           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.667     1.339    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.175ns (27.780%)  route 0.455ns (72.220%))
  Logic Levels:           0  
  Clock Path Skew:        1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.455     0.770    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X16Y11         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y11         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.175ns (38.739%)  route 0.277ns (61.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.277     0.591    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X11Y1          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.709ns  (logic 0.304ns (42.893%)  route 0.405ns (57.107%))
  Logic Levels:           0  
  Clock Path Skew:        4.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.405    -0.674    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X11Y1          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.534     3.049    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.977ns  (logic 0.304ns (31.117%)  route 0.673ns (68.883%))
  Logic Levels:           0  
  Clock Path Skew:        4.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.673    -0.406    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X16Y11         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.529     3.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y11         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.986ns  (logic 0.304ns (30.830%)  route 0.682ns (69.170%))
  Logic Levels:           0  
  Clock Path Skew:        4.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.682    -0.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y6           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600     3.115    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.986ns  (logic 0.304ns (30.830%)  route 0.682ns (69.170%))
  Logic Levels:           0  
  Clock Path Skew:        4.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.682    -0.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y6           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600     3.115    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.347ns (31.922%)  route 0.740ns (68.078%))
  Logic Levels:           0  
  Clock Path Skew:        4.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.347    -1.036 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.740    -0.296    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X14Y10         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.530     3.045    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y10         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.200ns  (logic 0.304ns (25.340%)  route 0.896ns (74.660%))
  Logic Levels:           0  
  Clock Path Skew:        4.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.896    -0.183    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X13Y12         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.529     3.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y12         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.708ns (14.102%)  route 4.313ns (85.898%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119     7.297 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.116     8.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y12         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.412     2.710    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y12         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.752ns  (logic 0.708ns (14.899%)  route 4.044ns (85.101%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119     7.297 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.848     8.145    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y11         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.412     2.710    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y11         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.708ns (15.331%)  route 3.910ns (84.669%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119     7.297 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.714     8.011    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y10         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413     2.711    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y10         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.605ns  (logic 0.708ns (15.376%)  route 3.897ns (84.624%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119     7.297 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.700     7.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X11Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.416     2.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 0.694ns (15.434%)  route 3.803ns (84.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.105     7.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.606     7.889    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483     2.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 0.694ns (15.434%)  route 3.803ns (84.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.105     7.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.606     7.889    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483     2.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 0.708ns (16.452%)  route 3.595ns (83.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119     7.297 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.399     7.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 0.708ns (16.452%)  route 3.595ns (83.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119     7.297 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.399     7.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 0.708ns (16.452%)  route 3.595ns (83.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119     7.297 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.399     7.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 0.708ns (16.452%)  route 3.595ns (83.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.379     3.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.329     5.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.105     5.205 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.030     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.105     6.340 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.838     7.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.119     7.297 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.399     7.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.120     1.736    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.914     1.703    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.736%)  route 0.121ns (46.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.121     1.737    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.914     1.703    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.402%)  route 0.142ns (52.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.128     1.603 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.142     1.745    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.914     1.703    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.137%)  route 0.236ns (64.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.503    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.128     1.631 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.236     1.867    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.944     1.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y6           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.253     1.869    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X11Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.821%)  route 0.242ns (63.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.663     1.498    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y14          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.242     1.881    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.351%)  route 0.247ns (63.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.663     1.498    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y14          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.247     1.886    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.877%)  route 0.275ns (66.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.473    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y6          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.275     1.889    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.000%)  route 0.251ns (64.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.663     1.498    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y14          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.251     1.890    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.224%)  route 0.259ns (64.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.809     0.809    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.835 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.663     1.498    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y14          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.259     1.898    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 3.098ns (38.304%)  route 4.991ns (61.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.522    -1.813    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y30         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.434 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.991     3.557    lopt_5
    T1                   OBUF (Prop_obuf_I_O)         2.719     6.276 r  gpOutA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.276    gpOutA[5]
    T1                                                                r  gpOutA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fibTx5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 3.076ns (39.690%)  route 4.674ns (60.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.601    -1.734    design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X7Y5           FDSE                                         r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDSE (Prop_fdse_C_Q)         0.379    -1.355 r  design_1_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.674     3.320    fibTx5_OBUF
    V9                   OBUF (Prop_obuf_I_O)         2.697     6.017 r  fibTx5_OBUF_inst/O
                         net (fo=0)                   0.000     6.017    fibTx5
    V9                                                                r  fibTx5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.774ns  (logic 3.118ns (40.101%)  route 4.657ns (59.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.522    -1.813    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y30         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.434 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.657     3.223    lopt_4
    AA3                  OBUF (Prop_obuf_I_O)         2.739     5.962 r  gpOutA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.962    gpOutA[4]
    AA3                                                               r  gpOutA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 3.126ns (41.774%)  route 4.357ns (58.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.522    -1.813    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.433    -1.380 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.357     2.977    lopt_7
    K13                  OBUF (Prop_obuf_I_O)         2.693     5.670 r  gpOutA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.670    gpOutA[7]
    K13                                                               r  gpOutA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 3.111ns (42.013%)  route 4.293ns (57.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.522    -1.813    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y30         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.434 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.293     2.859    lopt_6
    U2                   OBUF (Prop_obuf_I_O)         2.732     5.591 r  gpOutA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.591    gpOutA[6]
    U2                                                                r  gpOutA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fibTx1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 3.100ns (43.326%)  route 4.054ns (56.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.534    -1.801    design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X11Y5          FDSE                                         r  design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDSE (Prop_fdse_C_Q)         0.379    -1.422 r  design_1_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.054     2.633    fibTx1_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         2.721     5.353 r  fibTx1_OBUF_inst/O
                         net (fo=0)                   0.000     5.353    fibTx1
    AB7                                                               r  fibTx1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartIpcTx2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.603ns  (logic 3.053ns (46.239%)  route 3.550ns (53.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.593    -1.742    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X0Y16          FDSE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDSE (Prop_fdse_C_Q)         0.379    -1.363 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.550     2.187    uartIpcTx2_OBUF
    J20                  OBUF (Prop_obuf_I_O)         2.674     4.861 r  uartIpcTx2_OBUF_inst/O
                         net (fo=0)                   0.000     4.861    uartIpcTx2
    J20                                                               r  uartIpcTx2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartIpcTxH
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 3.082ns (49.142%)  route 3.189ns (50.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.587    -1.748    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y21          FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.379    -1.369 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.189     1.821    uartIpcTxH_OBUF
    M20                  OBUF (Prop_obuf_I_O)         2.703     4.523 r  uartIpcTxH_OBUF_inst/O
                         net (fo=0)                   0.000     4.523    uartIpcTxH
    M20                                                               r  uartIpcTxH (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485Di
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.188ns  (logic 3.119ns (50.412%)  route 3.068ns (49.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.600    -1.735    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y9           FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.379    -1.356 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.068     1.713    rs485Di_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         2.740     4.453 r  rs485Di_OBUF_inst/O
                         net (fo=0)                   0.000     4.453    rs485Di
    AB20                                                              r  rs485Di (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.187ns  (logic 3.176ns (51.321%)  route 3.012ns (48.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       1.521    -1.814    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y19         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.433    -1.381 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.012     1.631    lopt_3
    AA19                 OBUF (Prop_obuf_I_O)         2.743     4.374 r  gpOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.374    gpOutA[3]
    AA19                                                              r  gpOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/baseTimer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ledV4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.354ns (78.128%)  route 0.379ns (21.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.601    -0.274    design_1_i/hw0_0/inst/sysClk200m
    SLICE_X0Y147         FDRE                                         r  design_1_i/hw0_0/inst/baseTimer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.133 r  design_1_i/hw0_0/inst/baseTimer_reg[25]/Q
                         net (fo=2, routed)           0.379     0.247    ledV4_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.213     1.460 r  ledV4_OBUF_inst/O
                         net (fo=0)                   0.000     1.460    ledV4
    J14                                                               r  ledV4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/baseTimer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ledV3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.354ns (76.591%)  route 0.414ns (23.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.601    -0.274    design_1_i/hw0_0/inst/sysClk200m
    SLICE_X0Y147         FDRE                                         r  design_1_i/hw0_0/inst/baseTimer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.133 r  design_1_i/hw0_0/inst/baseTimer_reg[24]/Q
                         net (fo=2, routed)           0.414     0.281    ledV3_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.213     1.494 r  ledV3_OBUF_inst/O
                         net (fo=0)                   0.000     1.494    ledV3
    H14                                                               r  ledV3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.396ns (69.515%)  route 0.612ns (30.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.627    -0.247    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y23         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.083 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.612     0.529    lopt_1
    V15                  OBUF (Prop_obuf_I_O)         1.232     1.761 r  gpOutA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.761    gpOutA[1]
    V15                                                               r  gpOutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fibTx7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.390ns (67.128%)  route 0.681ns (32.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.664    -0.210    design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X0Y14          FDSE                                         r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.141    -0.069 r  design_1_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.681     0.612    fibTx7_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.249     1.861 r  fibTx7_OBUF_inst/O
                         net (fo=0)                   0.000     1.861    fibTx7
    W14                                                               r  fibTx7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.367ns (58.284%)  route 0.979ns (41.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.631    -0.243    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y19         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.079 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.979     0.900    lopt_2
    Y17                  OBUF (Prop_obuf_I_O)         1.203     2.103 r  gpOutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.103    gpOutA[2]
    Y17                                                               r  gpOutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fibTx3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.415ns (57.514%)  route 1.045ns (42.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.639    -0.235    design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y6           FDSE                                         r  design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDSE (Prop_fdse_C_Q)         0.141    -0.094 r  design_1_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.045     0.951    fibTx3_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         1.274     2.225 r  fibTx3_OBUF_inst/O
                         net (fo=0)                   0.000     2.225    fibTx3
    AA13                                                              r  fibTx3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.361ns (53.621%)  route 1.177ns (46.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.632    -0.242    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.078 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.177     1.099    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.197     2.296 r  gpOutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.296    gpOutA[0]
    R14                                                               r  gpOutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartIpcTxH
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.361ns (52.697%)  route 1.221ns (47.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.658    -0.216    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y21          FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.075 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.221     1.146    uartIpcTxH_OBUF
    M20                  OBUF (Prop_obuf_I_O)         1.220     2.366 r  uartIpcTxH_OBUF_inst/O
                         net (fo=0)                   0.000     2.366    uartIpcTxH
    M20                                                               r  uartIpcTxH (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.423ns (54.273%)  route 1.199ns (45.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.631    -0.243    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y19         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.079 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.199     1.120    lopt_3
    AA19                 OBUF (Prop_obuf_I_O)         1.259     2.379 r  gpOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.379    gpOutA[3]
    AA19                                                              r  gpOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485Di
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.398ns (54.051%)  route 1.188ns (45.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=69208, routed)       0.667    -0.207    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y9           FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.141    -0.066 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.188     1.122    rs485Di_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.257     2.379 r  rs485Di_OBUF_inst/O
                         net (fo=0)                   0.000     2.379    rs485Di
    AB20                                                              r  rs485Di (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.858ns  (logic 1.877ns (38.628%)  route 2.982ns (61.372%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.536    -1.799    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_fdre_C_Q)         0.379    -1.420 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           2.982     1.562    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_OB)    1.498     3.060 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     3.060    dfOutN[1]
    D15                                                               r  dfOutN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.857ns  (logic 1.876ns (38.615%)  route 2.982ns (61.385%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.536    -1.799    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_fdre_C_Q)         0.379    -1.420 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           2.982     1.562    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_O)     1.497     3.059 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     3.059    dfOutP[1]
    D14                                                               r  dfOutP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.844ns  (logic 1.895ns (39.126%)  route 2.949ns (60.874%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.536    -1.799    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_fdre_C_Q)         0.379    -1.420 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           2.949     1.529    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_OB)    1.516     3.045 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     3.045    dfOutN[0]
    B13                                                               r  dfOutN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.843ns  (logic 1.894ns (39.114%)  route 2.949ns (60.886%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.536    -1.799    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_fdre_C_Q)         0.379    -1.420 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           2.949     1.529    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_O)     1.515     3.044 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     3.044    dfOutP[0]
    C13                                                               r  dfOutP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.672ns  (logic 1.908ns (40.829%)  route 2.765ns (59.171%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.536    -1.799    design_1_i/hw0_0/inst/clk160m
    SLICE_X26Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y150        FDRE (Prop_fdre_C_Q)         0.379    -1.420 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           2.765     1.345    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_OB)    1.529     2.873 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     2.873    dfOutN[3]
    A16                                                               r  dfOutN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.671ns  (logic 1.907ns (40.816%)  route 2.765ns (59.184%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.536    -1.799    design_1_i/hw0_0/inst/clk160m
    SLICE_X26Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y150        FDRE (Prop_fdre_C_Q)         0.379    -1.420 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           2.765     1.345    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_O)     1.528     2.872 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     2.872    dfOutP[3]
    A15                                                               r  dfOutP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.607ns  (logic 1.920ns (41.671%)  route 2.688ns (58.329%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.371    -1.963    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y144        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y144        FDRE (Prop_fdre_C_Q)         0.379    -1.584 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           2.688     1.103    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_OB)    1.541     2.644 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     2.644    dfOutN[2]
    A14                                                               r  dfOutN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.606ns  (logic 1.919ns (41.658%)  route 2.688ns (58.342%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.371    -1.963    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y144        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y144        FDRE (Prop_fdre_C_Q)         0.379    -1.584 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           2.688     1.103    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_O)     1.540     2.643 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     2.643    dfOutP[2]
    A13                                                               r  dfOutP[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 0.916ns (46.499%)  route 1.054ns (53.501%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.568    -0.307    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y144        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.166 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           1.054     0.888    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_O)     0.775     1.663 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     1.663    dfOutP[2]
    A13                                                               r  dfOutP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 0.917ns (46.526%)  route 1.054ns (53.474%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.568    -0.307    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y144        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.166 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           1.054     0.888    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_OB)    0.776     1.664 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     1.664    dfOutN[2]
    A14                                                               r  dfOutN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 0.903ns (45.605%)  route 1.078ns (54.395%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X26Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.081 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           1.078     0.996    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_O)     0.762     1.759 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     1.759    dfOutP[3]
    A15                                                               r  dfOutP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 0.904ns (45.632%)  route 1.078ns (54.368%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X26Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.081 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           1.078     0.996    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_OB)    0.763     1.760 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     1.760    dfOutN[3]
    A16                                                               r  dfOutN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 0.873ns (42.277%)  route 1.192ns (57.723%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.081 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           1.192     1.111    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_O)     0.732     1.842 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.842    dfOutP[1]
    D14                                                               r  dfOutP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 0.891ns (43.160%)  route 1.174ns (56.840%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.081 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           1.174     1.093    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_O)     0.750     1.843 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.843    dfOutP[0]
    C13                                                               r  dfOutP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 0.874ns (42.305%)  route 1.192ns (57.695%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.081 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           1.192     1.111    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_OB)    0.733     1.843 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.843    dfOutN[1]
    D15                                                               r  dfOutN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 0.892ns (43.187%)  route 1.174ns (56.813%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y150        FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.081 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           1.174     1.093    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_OB)    0.751     1.844 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.844    dfOutN[0]
    B13                                                               r  dfOutN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.029ns (2.049%)  route 1.386ns (97.951%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 fall edge)
                                                     10.000    10.000 f  
    W19                                               0.000    10.000 f  sysClk50m (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817    10.817 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    11.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.657     8.641 f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.556     9.196    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     9.225 f  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.831    10.056    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.766ns  (logic 0.077ns (2.784%)  route 2.689ns (97.216%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.319    -1.479    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





