// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "07/20/2018 20:17:59"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_NANO (
	CLOCK_50,
	GPIO_0_D,
	GPIO_0_IN,
	GPIO_1_D,
	GPIO_1_IN,
	KEY);
input 	CLOCK_50;
output 	[33:0] GPIO_0_D;
input 	[1:0] GPIO_0_IN;
input 	[33:0] GPIO_1_D;
input 	[1:0] GPIO_1_IN;
input 	[1:0] KEY;

// Design Ports Information
// GPIO_0_D[0]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[2]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[3]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[4]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[10]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[14]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[15]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[16]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[17]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[18]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[19]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[20]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[21]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[22]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[23]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[24]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[25]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[29]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[31]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[32]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[33]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_IN[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_IN[1]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[1]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[3]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[4]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[5]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[7]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[8]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[9]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[10]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[11]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[12]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[13]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[15]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[16]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[17]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[18]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[19]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[20]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[21]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[22]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[23]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[24]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[26]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[27]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[28]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[29]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[30]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[31]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[32]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[33]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[25]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE0_NANO_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \GPIO_0_IN[0]~input_o ;
wire \GPIO_0_IN[1]~input_o ;
wire \GPIO_1_D[0]~input_o ;
wire \GPIO_1_D[1]~input_o ;
wire \GPIO_1_D[2]~input_o ;
wire \GPIO_1_D[3]~input_o ;
wire \GPIO_1_D[4]~input_o ;
wire \GPIO_1_D[5]~input_o ;
wire \GPIO_1_D[6]~input_o ;
wire \GPIO_1_D[7]~input_o ;
wire \GPIO_1_D[8]~input_o ;
wire \GPIO_1_D[9]~input_o ;
wire \GPIO_1_D[10]~input_o ;
wire \GPIO_1_D[11]~input_o ;
wire \GPIO_1_D[12]~input_o ;
wire \GPIO_1_D[13]~input_o ;
wire \GPIO_1_D[14]~input_o ;
wire \GPIO_1_D[15]~input_o ;
wire \GPIO_1_D[16]~input_o ;
wire \GPIO_1_D[17]~input_o ;
wire \GPIO_1_D[18]~input_o ;
wire \GPIO_1_D[19]~input_o ;
wire \GPIO_1_D[20]~input_o ;
wire \GPIO_1_D[21]~input_o ;
wire \GPIO_1_D[22]~input_o ;
wire \GPIO_1_D[23]~input_o ;
wire \GPIO_1_D[24]~input_o ;
wire \GPIO_1_D[26]~input_o ;
wire \GPIO_1_D[27]~input_o ;
wire \GPIO_1_D[28]~input_o ;
wire \GPIO_1_D[29]~input_o ;
wire \GPIO_1_D[30]~input_o ;
wire \GPIO_1_D[31]~input_o ;
wire \GPIO_1_D[32]~input_o ;
wire \GPIO_1_D[33]~input_o ;
wire \GPIO_1_IN[0]~input_o ;
wire \GPIO_1_IN[1]~input_o ;
wire \KEY[1]~input_o ;
wire \GPIO_0_D[0]~output_o ;
wire \GPIO_0_D[1]~output_o ;
wire \GPIO_0_D[2]~output_o ;
wire \GPIO_0_D[3]~output_o ;
wire \GPIO_0_D[4]~output_o ;
wire \GPIO_0_D[5]~output_o ;
wire \GPIO_0_D[6]~output_o ;
wire \GPIO_0_D[7]~output_o ;
wire \GPIO_0_D[8]~output_o ;
wire \GPIO_0_D[9]~output_o ;
wire \GPIO_0_D[10]~output_o ;
wire \GPIO_0_D[11]~output_o ;
wire \GPIO_0_D[12]~output_o ;
wire \GPIO_0_D[13]~output_o ;
wire \GPIO_0_D[14]~output_o ;
wire \GPIO_0_D[15]~output_o ;
wire \GPIO_0_D[16]~output_o ;
wire \GPIO_0_D[17]~output_o ;
wire \GPIO_0_D[18]~output_o ;
wire \GPIO_0_D[19]~output_o ;
wire \GPIO_0_D[20]~output_o ;
wire \GPIO_0_D[21]~output_o ;
wire \GPIO_0_D[22]~output_o ;
wire \GPIO_0_D[23]~output_o ;
wire \GPIO_0_D[24]~output_o ;
wire \GPIO_0_D[25]~output_o ;
wire \GPIO_0_D[26]~output_o ;
wire \GPIO_0_D[27]~output_o ;
wire \GPIO_0_D[28]~output_o ;
wire \GPIO_0_D[29]~output_o ;
wire \GPIO_0_D[30]~output_o ;
wire \GPIO_0_D[31]~output_o ;
wire \GPIO_0_D[32]~output_o ;
wire \GPIO_0_D[33]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_25~0_combout ;
wire \CLOCK_25~q ;
wire \CLOCK_25~clkctrl_outclk ;
wire \driver|line_count[0]~10_combout ;
wire \KEY[0]~input_o ;
wire \driver|line_count[8]~29 ;
wire \driver|line_count[9]~30_combout ;
wire \driver|pixel_count[0]~10_combout ;
wire \driver|pixel_count[0]~11 ;
wire \driver|pixel_count[1]~12_combout ;
wire \driver|pixel_count[1]~13 ;
wire \driver|pixel_count[2]~14_combout ;
wire \driver|pixel_count[2]~15 ;
wire \driver|pixel_count[3]~16_combout ;
wire \driver|pixel_count[3]~17 ;
wire \driver|pixel_count[4]~18_combout ;
wire \driver|pixel_count[4]~19 ;
wire \driver|pixel_count[5]~20_combout ;
wire \driver|pixel_count[5]~21 ;
wire \driver|pixel_count[6]~22_combout ;
wire \driver|pixel_count[6]~23 ;
wire \driver|pixel_count[7]~24_combout ;
wire \driver|pixel_count[7]~25 ;
wire \driver|pixel_count[8]~26_combout ;
wire \driver|pixel_count[8]~27 ;
wire \driver|pixel_count[9]~28_combout ;
wire \driver|Equal0~1_combout ;
wire \driver|Equal0~0_combout ;
wire \driver|Equal0~2_combout ;
wire \driver|line_count[7]~21_combout ;
wire \driver|Equal1~2_combout ;
wire \driver|Equal1~1_combout ;
wire \driver|Equal1~0_combout ;
wire \driver|line_count[7]~20_combout ;
wire \driver|line_count[0]~11 ;
wire \driver|line_count[1]~12_combout ;
wire \driver|line_count[1]~13 ;
wire \driver|line_count[2]~14_combout ;
wire \driver|line_count[2]~15 ;
wire \driver|line_count[3]~16_combout ;
wire \driver|line_count[3]~17 ;
wire \driver|line_count[4]~18_combout ;
wire \driver|line_count[4]~19 ;
wire \driver|line_count[5]~22_combout ;
wire \driver|line_count[5]~23 ;
wire \driver|line_count[6]~24_combout ;
wire \driver|line_count[6]~25 ;
wire \driver|line_count[7]~26_combout ;
wire \driver|line_count[7]~27 ;
wire \driver|line_count[8]~28_combout ;
wire \driver|V_SYNC_NEG~1_combout ;
wire \driver|V_SYNC_NEG~0_combout ;
wire \driver|V_SYNC_NEG~2_combout ;
wire \driver|H_SYNC_NEG~0_combout ;
wire \driver|H_SYNC_NEG~1_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[238]~17_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[238]~16_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[237]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~20_combout ;
wire \READ_ADDRESS~2_combout ;
wire \Add0~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[224]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[224]~19_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22_combout ;
wire \READ_ADDRESS~3_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[225]~22_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[225]~21_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~24_combout ;
wire \READ_ADDRESS~4_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[226]~24_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[226]~23_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~26_combout ;
wire \READ_ADDRESS~5_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[227]~25_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[227]~26_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~28_combout ;
wire \READ_ADDRESS~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[228]~28_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[228]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~30_combout ;
wire \READ_ADDRESS~7_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[229]~30_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[229]~29_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~32_combout ;
wire \READ_ADDRESS~8_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[230]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[230]~15_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[247]~31_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~9 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[236]~3_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[235]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[235]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[234]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[233]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[232]~11_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[232]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[231]~12_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[231]~13_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~9 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~13 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~17_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[248]~32_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ;
wire \READ_ADDRESS~9_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ;
wire \READ_ADDRESS~10_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[233]~9_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[250]~33_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[234]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[251]~34_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \READ_ADDRESS~11_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~10_combout ;
wire \READ_ADDRESS~12_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~13 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[236]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[253]~18_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[237]~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~14_combout ;
wire \READ_ADDRESS~0_combout ;
wire \READ_ADDRESS~1_combout ;
wire \mem|mem_rtl_0|auto_generated|address_reg_b[1]~0_combout ;
wire \driver|LessThan0~0_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \GPIO_1_D[25]~input_o ;
wire \WRITE_ADDRESS[7]~feeder_combout ;
wire \READ_ADDRESS[0]~_wirecell_combout ;
wire \READ_ADDRESS[1]~_wirecell_combout ;
wire \READ_ADDRESS[2]~_wirecell_combout ;
wire \READ_ADDRESS[3]~_wirecell_combout ;
wire \READ_ADDRESS[4]~_wirecell_combout ;
wire \READ_ADDRESS[5]~_wirecell_combout ;
wire \READ_ADDRESS[6]~_wirecell_combout ;
wire \READ_ADDRESS[9]~_wirecell_combout ;
wire \READ_ADDRESS[12]~_wirecell_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[7]~0_combout ;
wire \driver|PIXEL_COLOR_OUT[7]~1_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[6]~2_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[6]~3_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[5]~4_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[5]~5_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[4]~6_combout ;
wire \driver|PIXEL_COLOR_OUT[4]~7_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[3]~8_combout ;
wire \driver|PIXEL_COLOR_OUT[3]~9_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[2]~10_combout ;
wire \driver|PIXEL_COLOR_OUT[2]~11_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[1]~12_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[1]~13_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[0]~14_combout ;
wire \driver|PIXEL_COLOR_OUT[0]~15_combout ;
wire [9:0] \driver|line_count ;
wire [9:0] \driver|pixel_count ;
wire [14:0] READ_ADDRESS;
wire [1:0] \mem|mem_rtl_0|auto_generated|address_reg_b ;
wire [2:0] \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w ;
wire [2:0] \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w ;
wire [14:0] WRITE_ADDRESS;
wire [2:0] \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w ;

wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;

assign \mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \GPIO_0_D[0]~output (
	.i(\CLOCK_25~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[0]~output .bus_hold = "false";
defparam \GPIO_0_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \GPIO_0_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[1]~output .bus_hold = "false";
defparam \GPIO_0_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \GPIO_0_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[2]~output .bus_hold = "false";
defparam \GPIO_0_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \GPIO_0_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[3]~output .bus_hold = "false";
defparam \GPIO_0_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \GPIO_0_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[4]~output .bus_hold = "false";
defparam \GPIO_0_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \GPIO_0_D[5]~output (
	.i(\driver|V_SYNC_NEG~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[5]~output .bus_hold = "false";
defparam \GPIO_0_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \GPIO_0_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[6]~output .bus_hold = "false";
defparam \GPIO_0_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \GPIO_0_D[7]~output (
	.i(\driver|H_SYNC_NEG~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[7]~output .bus_hold = "false";
defparam \GPIO_0_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \GPIO_0_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[8]~output .bus_hold = "false";
defparam \GPIO_0_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \GPIO_0_D[9]~output (
	.i(\driver|PIXEL_COLOR_OUT[7]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[9]~output .bus_hold = "false";
defparam \GPIO_0_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \GPIO_0_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[10]~output .bus_hold = "false";
defparam \GPIO_0_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \GPIO_0_D[11]~output (
	.i(\driver|PIXEL_COLOR_OUT[6]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[11]~output .bus_hold = "false";
defparam \GPIO_0_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \GPIO_0_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[12]~output .bus_hold = "false";
defparam \GPIO_0_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \GPIO_0_D[13]~output (
	.i(\driver|PIXEL_COLOR_OUT[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[13]~output .bus_hold = "false";
defparam \GPIO_0_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \GPIO_0_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[14]~output .bus_hold = "false";
defparam \GPIO_0_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \GPIO_0_D[15]~output (
	.i(\driver|PIXEL_COLOR_OUT[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[15]~output .bus_hold = "false";
defparam \GPIO_0_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \GPIO_0_D[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[16]~output .bus_hold = "false";
defparam \GPIO_0_D[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \GPIO_0_D[17]~output (
	.i(\driver|PIXEL_COLOR_OUT[3]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[17]~output .bus_hold = "false";
defparam \GPIO_0_D[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \GPIO_0_D[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[18]~output .bus_hold = "false";
defparam \GPIO_0_D[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \GPIO_0_D[19]~output (
	.i(\driver|PIXEL_COLOR_OUT[2]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[19]~output .bus_hold = "false";
defparam \GPIO_0_D[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \GPIO_0_D[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[20]~output .bus_hold = "false";
defparam \GPIO_0_D[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \GPIO_0_D[21]~output (
	.i(\driver|PIXEL_COLOR_OUT[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[21]~output .bus_hold = "false";
defparam \GPIO_0_D[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \GPIO_0_D[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[22]~output .bus_hold = "false";
defparam \GPIO_0_D[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \GPIO_0_D[23]~output (
	.i(\driver|PIXEL_COLOR_OUT[0]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[23]~output .bus_hold = "false";
defparam \GPIO_0_D[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \GPIO_0_D[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[24]~output .bus_hold = "false";
defparam \GPIO_0_D[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \GPIO_0_D[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[25]~output .bus_hold = "false";
defparam \GPIO_0_D[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \GPIO_0_D[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[26]~output .bus_hold = "false";
defparam \GPIO_0_D[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \GPIO_0_D[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[27]~output .bus_hold = "false";
defparam \GPIO_0_D[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \GPIO_0_D[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[28]~output .bus_hold = "false";
defparam \GPIO_0_D[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \GPIO_0_D[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[29]~output .bus_hold = "false";
defparam \GPIO_0_D[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \GPIO_0_D[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[30]~output .bus_hold = "false";
defparam \GPIO_0_D[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \GPIO_0_D[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[31]~output .bus_hold = "false";
defparam \GPIO_0_D[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GPIO_0_D[32]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[32]~output .bus_hold = "false";
defparam \GPIO_0_D[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \GPIO_0_D[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_D[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[33]~output .bus_hold = "false";
defparam \GPIO_0_D[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N28
cycloneive_lcell_comb \CLOCK_25~0 (
// Equation(s):
// \CLOCK_25~0_combout  = !\CLOCK_25~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLOCK_25~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLOCK_25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK_25~0 .lut_mask = 16'h0F0F;
defparam \CLOCK_25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N29
dffeas CLOCK_25(
	.clk(\CLOCK_50~input_o ),
	.d(\CLOCK_25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLOCK_25.is_wysiwyg = "true";
defparam CLOCK_25.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \CLOCK_25~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_25~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_25~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_25~clkctrl .clock_type = "global clock";
defparam \CLOCK_25~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \driver|line_count[0]~10 (
// Equation(s):
// \driver|line_count[0]~10_combout  = \driver|line_count [0] $ (VCC)
// \driver|line_count[0]~11  = CARRY(\driver|line_count [0])

	.dataa(gnd),
	.datab(\driver|line_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\driver|line_count[0]~10_combout ),
	.cout(\driver|line_count[0]~11 ));
// synopsys translate_off
defparam \driver|line_count[0]~10 .lut_mask = 16'h33CC;
defparam \driver|line_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \driver|line_count[8]~28 (
// Equation(s):
// \driver|line_count[8]~28_combout  = (\driver|line_count [8] & (\driver|line_count[7]~27  $ (GND))) # (!\driver|line_count [8] & (!\driver|line_count[7]~27  & VCC))
// \driver|line_count[8]~29  = CARRY((\driver|line_count [8] & !\driver|line_count[7]~27 ))

	.dataa(gnd),
	.datab(\driver|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[7]~27 ),
	.combout(\driver|line_count[8]~28_combout ),
	.cout(\driver|line_count[8]~29 ));
// synopsys translate_off
defparam \driver|line_count[8]~28 .lut_mask = 16'hC30C;
defparam \driver|line_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \driver|line_count[9]~30 (
// Equation(s):
// \driver|line_count[9]~30_combout  = \driver|line_count [9] $ (\driver|line_count[8]~29 )

	.dataa(\driver|line_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\driver|line_count[8]~29 ),
	.combout(\driver|line_count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \driver|line_count[9]~30 .lut_mask = 16'h5A5A;
defparam \driver|line_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \driver|pixel_count[0]~10 (
// Equation(s):
// \driver|pixel_count[0]~10_combout  = \driver|pixel_count [0] $ (VCC)
// \driver|pixel_count[0]~11  = CARRY(\driver|pixel_count [0])

	.dataa(gnd),
	.datab(\driver|pixel_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\driver|pixel_count[0]~10_combout ),
	.cout(\driver|pixel_count[0]~11 ));
// synopsys translate_off
defparam \driver|pixel_count[0]~10 .lut_mask = 16'h33CC;
defparam \driver|pixel_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \driver|pixel_count[0] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[0] .is_wysiwyg = "true";
defparam \driver|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \driver|pixel_count[1]~12 (
// Equation(s):
// \driver|pixel_count[1]~12_combout  = (\driver|pixel_count [1] & (!\driver|pixel_count[0]~11 )) # (!\driver|pixel_count [1] & ((\driver|pixel_count[0]~11 ) # (GND)))
// \driver|pixel_count[1]~13  = CARRY((!\driver|pixel_count[0]~11 ) # (!\driver|pixel_count [1]))

	.dataa(\driver|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[0]~11 ),
	.combout(\driver|pixel_count[1]~12_combout ),
	.cout(\driver|pixel_count[1]~13 ));
// synopsys translate_off
defparam \driver|pixel_count[1]~12 .lut_mask = 16'h5A5F;
defparam \driver|pixel_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \driver|pixel_count[1] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[1] .is_wysiwyg = "true";
defparam \driver|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \driver|pixel_count[2]~14 (
// Equation(s):
// \driver|pixel_count[2]~14_combout  = (\driver|pixel_count [2] & (\driver|pixel_count[1]~13  $ (GND))) # (!\driver|pixel_count [2] & (!\driver|pixel_count[1]~13  & VCC))
// \driver|pixel_count[2]~15  = CARRY((\driver|pixel_count [2] & !\driver|pixel_count[1]~13 ))

	.dataa(gnd),
	.datab(\driver|pixel_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[1]~13 ),
	.combout(\driver|pixel_count[2]~14_combout ),
	.cout(\driver|pixel_count[2]~15 ));
// synopsys translate_off
defparam \driver|pixel_count[2]~14 .lut_mask = 16'hC30C;
defparam \driver|pixel_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \driver|pixel_count[2] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[2] .is_wysiwyg = "true";
defparam \driver|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \driver|pixel_count[3]~16 (
// Equation(s):
// \driver|pixel_count[3]~16_combout  = (\driver|pixel_count [3] & (!\driver|pixel_count[2]~15 )) # (!\driver|pixel_count [3] & ((\driver|pixel_count[2]~15 ) # (GND)))
// \driver|pixel_count[3]~17  = CARRY((!\driver|pixel_count[2]~15 ) # (!\driver|pixel_count [3]))

	.dataa(\driver|pixel_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[2]~15 ),
	.combout(\driver|pixel_count[3]~16_combout ),
	.cout(\driver|pixel_count[3]~17 ));
// synopsys translate_off
defparam \driver|pixel_count[3]~16 .lut_mask = 16'h5A5F;
defparam \driver|pixel_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \driver|pixel_count[3] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[3] .is_wysiwyg = "true";
defparam \driver|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \driver|pixel_count[4]~18 (
// Equation(s):
// \driver|pixel_count[4]~18_combout  = (\driver|pixel_count [4] & (\driver|pixel_count[3]~17  $ (GND))) # (!\driver|pixel_count [4] & (!\driver|pixel_count[3]~17  & VCC))
// \driver|pixel_count[4]~19  = CARRY((\driver|pixel_count [4] & !\driver|pixel_count[3]~17 ))

	.dataa(\driver|pixel_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[3]~17 ),
	.combout(\driver|pixel_count[4]~18_combout ),
	.cout(\driver|pixel_count[4]~19 ));
// synopsys translate_off
defparam \driver|pixel_count[4]~18 .lut_mask = 16'hA50A;
defparam \driver|pixel_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \driver|pixel_count[4] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[4] .is_wysiwyg = "true";
defparam \driver|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \driver|pixel_count[5]~20 (
// Equation(s):
// \driver|pixel_count[5]~20_combout  = (\driver|pixel_count [5] & (!\driver|pixel_count[4]~19 )) # (!\driver|pixel_count [5] & ((\driver|pixel_count[4]~19 ) # (GND)))
// \driver|pixel_count[5]~21  = CARRY((!\driver|pixel_count[4]~19 ) # (!\driver|pixel_count [5]))

	.dataa(gnd),
	.datab(\driver|pixel_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[4]~19 ),
	.combout(\driver|pixel_count[5]~20_combout ),
	.cout(\driver|pixel_count[5]~21 ));
// synopsys translate_off
defparam \driver|pixel_count[5]~20 .lut_mask = 16'h3C3F;
defparam \driver|pixel_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \driver|pixel_count[5] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[5] .is_wysiwyg = "true";
defparam \driver|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \driver|pixel_count[6]~22 (
// Equation(s):
// \driver|pixel_count[6]~22_combout  = (\driver|pixel_count [6] & (\driver|pixel_count[5]~21  $ (GND))) # (!\driver|pixel_count [6] & (!\driver|pixel_count[5]~21  & VCC))
// \driver|pixel_count[6]~23  = CARRY((\driver|pixel_count [6] & !\driver|pixel_count[5]~21 ))

	.dataa(gnd),
	.datab(\driver|pixel_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[5]~21 ),
	.combout(\driver|pixel_count[6]~22_combout ),
	.cout(\driver|pixel_count[6]~23 ));
// synopsys translate_off
defparam \driver|pixel_count[6]~22 .lut_mask = 16'hC30C;
defparam \driver|pixel_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \driver|pixel_count[6] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[6] .is_wysiwyg = "true";
defparam \driver|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \driver|pixel_count[7]~24 (
// Equation(s):
// \driver|pixel_count[7]~24_combout  = (\driver|pixel_count [7] & (!\driver|pixel_count[6]~23 )) # (!\driver|pixel_count [7] & ((\driver|pixel_count[6]~23 ) # (GND)))
// \driver|pixel_count[7]~25  = CARRY((!\driver|pixel_count[6]~23 ) # (!\driver|pixel_count [7]))

	.dataa(gnd),
	.datab(\driver|pixel_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[6]~23 ),
	.combout(\driver|pixel_count[7]~24_combout ),
	.cout(\driver|pixel_count[7]~25 ));
// synopsys translate_off
defparam \driver|pixel_count[7]~24 .lut_mask = 16'h3C3F;
defparam \driver|pixel_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \driver|pixel_count[7] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[7] .is_wysiwyg = "true";
defparam \driver|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \driver|pixel_count[8]~26 (
// Equation(s):
// \driver|pixel_count[8]~26_combout  = (\driver|pixel_count [8] & (\driver|pixel_count[7]~25  $ (GND))) # (!\driver|pixel_count [8] & (!\driver|pixel_count[7]~25  & VCC))
// \driver|pixel_count[8]~27  = CARRY((\driver|pixel_count [8] & !\driver|pixel_count[7]~25 ))

	.dataa(gnd),
	.datab(\driver|pixel_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[7]~25 ),
	.combout(\driver|pixel_count[8]~26_combout ),
	.cout(\driver|pixel_count[8]~27 ));
// synopsys translate_off
defparam \driver|pixel_count[8]~26 .lut_mask = 16'hC30C;
defparam \driver|pixel_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \driver|pixel_count[8] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[8] .is_wysiwyg = "true";
defparam \driver|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \driver|pixel_count[9]~28 (
// Equation(s):
// \driver|pixel_count[9]~28_combout  = \driver|pixel_count [9] $ (\driver|pixel_count[8]~27 )

	.dataa(\driver|pixel_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\driver|pixel_count[8]~27 ),
	.combout(\driver|pixel_count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \driver|pixel_count[9]~28 .lut_mask = 16'h5A5A;
defparam \driver|pixel_count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \driver|pixel_count[9] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|pixel_count[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~21_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[9] .is_wysiwyg = "true";
defparam \driver|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \driver|Equal0~1 (
// Equation(s):
// \driver|Equal0~1_combout  = ((\driver|pixel_count [0]) # ((!\driver|pixel_count [8]) # (!\driver|pixel_count [9]))) # (!\driver|pixel_count [1])

	.dataa(\driver|pixel_count [1]),
	.datab(\driver|pixel_count [0]),
	.datac(\driver|pixel_count [9]),
	.datad(\driver|pixel_count [8]),
	.cin(gnd),
	.combout(\driver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal0~1 .lut_mask = 16'hDFFF;
defparam \driver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \driver|Equal0~0 (
// Equation(s):
// \driver|Equal0~0_combout  = ((\driver|pixel_count [7]) # ((\driver|pixel_count [5]) # (\driver|pixel_count [6]))) # (!\driver|pixel_count [4])

	.dataa(\driver|pixel_count [4]),
	.datab(\driver|pixel_count [7]),
	.datac(\driver|pixel_count [5]),
	.datad(\driver|pixel_count [6]),
	.cin(gnd),
	.combout(\driver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal0~0 .lut_mask = 16'hFFFD;
defparam \driver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneive_lcell_comb \driver|Equal0~2 (
// Equation(s):
// \driver|Equal0~2_combout  = (\driver|pixel_count [2]) # (!\driver|pixel_count [3])

	.dataa(\driver|pixel_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\driver|pixel_count [2]),
	.cin(gnd),
	.combout(\driver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal0~2 .lut_mask = 16'hFF55;
defparam \driver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \driver|line_count[7]~21 (
// Equation(s):
// \driver|line_count[7]~21_combout  = ((!\driver|Equal0~1_combout  & (!\driver|Equal0~0_combout  & !\driver|Equal0~2_combout ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\driver|Equal0~1_combout ),
	.datac(\driver|Equal0~0_combout ),
	.datad(\driver|Equal0~2_combout ),
	.cin(gnd),
	.combout(\driver|line_count[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \driver|line_count[7]~21 .lut_mask = 16'h5557;
defparam \driver|line_count[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \driver|line_count[9] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[9] .is_wysiwyg = "true";
defparam \driver|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \driver|Equal1~2 (
// Equation(s):
// \driver|Equal1~2_combout  = (\driver|line_count [0]) # (!\driver|line_count [9])

	.dataa(gnd),
	.datab(\driver|line_count [0]),
	.datac(\driver|line_count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\driver|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal1~2 .lut_mask = 16'hCFCF;
defparam \driver|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \driver|Equal1~1 (
// Equation(s):
// \driver|Equal1~1_combout  = (\driver|line_count [8]) # ((\driver|line_count [7]) # ((\driver|line_count [5]) # (\driver|line_count [6])))

	.dataa(\driver|line_count [8]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [6]),
	.cin(gnd),
	.combout(\driver|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal1~1 .lut_mask = 16'hFFFE;
defparam \driver|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \driver|Equal1~0 (
// Equation(s):
// \driver|Equal1~0_combout  = (\driver|line_count [4]) # (((\driver|line_count [1]) # (!\driver|line_count [2])) # (!\driver|line_count [3]))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [3]),
	.datac(\driver|line_count [2]),
	.datad(\driver|line_count [1]),
	.cin(gnd),
	.combout(\driver|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal1~0 .lut_mask = 16'hFFBF;
defparam \driver|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \driver|line_count[7]~20 (
// Equation(s):
// \driver|line_count[7]~20_combout  = ((!\driver|Equal1~2_combout  & (!\driver|Equal1~1_combout  & !\driver|Equal1~0_combout ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\driver|Equal1~2_combout ),
	.datac(\driver|Equal1~1_combout ),
	.datad(\driver|Equal1~0_combout ),
	.cin(gnd),
	.combout(\driver|line_count[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \driver|line_count[7]~20 .lut_mask = 16'h5557;
defparam \driver|line_count[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \driver|line_count[0] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[0] .is_wysiwyg = "true";
defparam \driver|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \driver|line_count[1]~12 (
// Equation(s):
// \driver|line_count[1]~12_combout  = (\driver|line_count [1] & (!\driver|line_count[0]~11 )) # (!\driver|line_count [1] & ((\driver|line_count[0]~11 ) # (GND)))
// \driver|line_count[1]~13  = CARRY((!\driver|line_count[0]~11 ) # (!\driver|line_count [1]))

	.dataa(\driver|line_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[0]~11 ),
	.combout(\driver|line_count[1]~12_combout ),
	.cout(\driver|line_count[1]~13 ));
// synopsys translate_off
defparam \driver|line_count[1]~12 .lut_mask = 16'h5A5F;
defparam \driver|line_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \driver|line_count[1] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[1] .is_wysiwyg = "true";
defparam \driver|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \driver|line_count[2]~14 (
// Equation(s):
// \driver|line_count[2]~14_combout  = (\driver|line_count [2] & (\driver|line_count[1]~13  $ (GND))) # (!\driver|line_count [2] & (!\driver|line_count[1]~13  & VCC))
// \driver|line_count[2]~15  = CARRY((\driver|line_count [2] & !\driver|line_count[1]~13 ))

	.dataa(gnd),
	.datab(\driver|line_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[1]~13 ),
	.combout(\driver|line_count[2]~14_combout ),
	.cout(\driver|line_count[2]~15 ));
// synopsys translate_off
defparam \driver|line_count[2]~14 .lut_mask = 16'hC30C;
defparam \driver|line_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \driver|line_count[2] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[2] .is_wysiwyg = "true";
defparam \driver|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \driver|line_count[3]~16 (
// Equation(s):
// \driver|line_count[3]~16_combout  = (\driver|line_count [3] & (!\driver|line_count[2]~15 )) # (!\driver|line_count [3] & ((\driver|line_count[2]~15 ) # (GND)))
// \driver|line_count[3]~17  = CARRY((!\driver|line_count[2]~15 ) # (!\driver|line_count [3]))

	.dataa(gnd),
	.datab(\driver|line_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[2]~15 ),
	.combout(\driver|line_count[3]~16_combout ),
	.cout(\driver|line_count[3]~17 ));
// synopsys translate_off
defparam \driver|line_count[3]~16 .lut_mask = 16'h3C3F;
defparam \driver|line_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \driver|line_count[3] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[3] .is_wysiwyg = "true";
defparam \driver|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \driver|line_count[4]~18 (
// Equation(s):
// \driver|line_count[4]~18_combout  = (\driver|line_count [4] & (\driver|line_count[3]~17  $ (GND))) # (!\driver|line_count [4] & (!\driver|line_count[3]~17  & VCC))
// \driver|line_count[4]~19  = CARRY((\driver|line_count [4] & !\driver|line_count[3]~17 ))

	.dataa(\driver|line_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[3]~17 ),
	.combout(\driver|line_count[4]~18_combout ),
	.cout(\driver|line_count[4]~19 ));
// synopsys translate_off
defparam \driver|line_count[4]~18 .lut_mask = 16'hA50A;
defparam \driver|line_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \driver|line_count[4] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[4] .is_wysiwyg = "true";
defparam \driver|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \driver|line_count[5]~22 (
// Equation(s):
// \driver|line_count[5]~22_combout  = (\driver|line_count [5] & (!\driver|line_count[4]~19 )) # (!\driver|line_count [5] & ((\driver|line_count[4]~19 ) # (GND)))
// \driver|line_count[5]~23  = CARRY((!\driver|line_count[4]~19 ) # (!\driver|line_count [5]))

	.dataa(gnd),
	.datab(\driver|line_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[4]~19 ),
	.combout(\driver|line_count[5]~22_combout ),
	.cout(\driver|line_count[5]~23 ));
// synopsys translate_off
defparam \driver|line_count[5]~22 .lut_mask = 16'h3C3F;
defparam \driver|line_count[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \driver|line_count[5] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[5] .is_wysiwyg = "true";
defparam \driver|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \driver|line_count[6]~24 (
// Equation(s):
// \driver|line_count[6]~24_combout  = (\driver|line_count [6] & (\driver|line_count[5]~23  $ (GND))) # (!\driver|line_count [6] & (!\driver|line_count[5]~23  & VCC))
// \driver|line_count[6]~25  = CARRY((\driver|line_count [6] & !\driver|line_count[5]~23 ))

	.dataa(gnd),
	.datab(\driver|line_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[5]~23 ),
	.combout(\driver|line_count[6]~24_combout ),
	.cout(\driver|line_count[6]~25 ));
// synopsys translate_off
defparam \driver|line_count[6]~24 .lut_mask = 16'hC30C;
defparam \driver|line_count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \driver|line_count[6] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[6] .is_wysiwyg = "true";
defparam \driver|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \driver|line_count[7]~26 (
// Equation(s):
// \driver|line_count[7]~26_combout  = (\driver|line_count [7] & (!\driver|line_count[6]~25 )) # (!\driver|line_count [7] & ((\driver|line_count[6]~25 ) # (GND)))
// \driver|line_count[7]~27  = CARRY((!\driver|line_count[6]~25 ) # (!\driver|line_count [7]))

	.dataa(gnd),
	.datab(\driver|line_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[6]~25 ),
	.combout(\driver|line_count[7]~26_combout ),
	.cout(\driver|line_count[7]~27 ));
// synopsys translate_off
defparam \driver|line_count[7]~26 .lut_mask = 16'h3C3F;
defparam \driver|line_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \driver|line_count[7] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[7] .is_wysiwyg = "true";
defparam \driver|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \driver|line_count[8] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\driver|line_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[7]~20_combout ),
	.sload(gnd),
	.ena(\driver|line_count[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[8] .is_wysiwyg = "true";
defparam \driver|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \driver|V_SYNC_NEG~1 (
// Equation(s):
// \driver|V_SYNC_NEG~1_combout  = (((!\driver|line_count [6]) # (!\driver|line_count [5])) # (!\driver|line_count [7])) # (!\driver|line_count [8])

	.dataa(\driver|line_count [8]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [6]),
	.cin(gnd),
	.combout(\driver|V_SYNC_NEG~1_combout ),
	.cout());
// synopsys translate_off
defparam \driver|V_SYNC_NEG~1 .lut_mask = 16'h7FFF;
defparam \driver|V_SYNC_NEG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \driver|V_SYNC_NEG~0 (
// Equation(s):
// \driver|V_SYNC_NEG~0_combout  = (\driver|line_count [4]) # (((\driver|line_count [2]) # (!\driver|line_count [1])) # (!\driver|line_count [3]))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [3]),
	.datac(\driver|line_count [2]),
	.datad(\driver|line_count [1]),
	.cin(gnd),
	.combout(\driver|V_SYNC_NEG~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|V_SYNC_NEG~0 .lut_mask = 16'hFBFF;
defparam \driver|V_SYNC_NEG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \driver|V_SYNC_NEG~2 (
// Equation(s):
// \driver|V_SYNC_NEG~2_combout  = (\driver|V_SYNC_NEG~1_combout ) # ((\driver|line_count [9]) # (\driver|V_SYNC_NEG~0_combout ))

	.dataa(\driver|V_SYNC_NEG~1_combout ),
	.datab(\driver|line_count [9]),
	.datac(gnd),
	.datad(\driver|V_SYNC_NEG~0_combout ),
	.cin(gnd),
	.combout(\driver|V_SYNC_NEG~2_combout ),
	.cout());
// synopsys translate_off
defparam \driver|V_SYNC_NEG~2 .lut_mask = 16'hFFEE;
defparam \driver|V_SYNC_NEG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \driver|H_SYNC_NEG~0 (
// Equation(s):
// \driver|H_SYNC_NEG~0_combout  = (!\driver|pixel_count [8] & (\driver|pixel_count [9] & \driver|pixel_count [7]))

	.dataa(gnd),
	.datab(\driver|pixel_count [8]),
	.datac(\driver|pixel_count [9]),
	.datad(\driver|pixel_count [7]),
	.cin(gnd),
	.combout(\driver|H_SYNC_NEG~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|H_SYNC_NEG~0 .lut_mask = 16'h3000;
defparam \driver|H_SYNC_NEG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \driver|H_SYNC_NEG~1 (
// Equation(s):
// \driver|H_SYNC_NEG~1_combout  = ((\driver|pixel_count [4] & (\driver|pixel_count [5] & \driver|pixel_count [6])) # (!\driver|pixel_count [4] & (!\driver|pixel_count [5] & !\driver|pixel_count [6]))) # (!\driver|H_SYNC_NEG~0_combout )

	.dataa(\driver|pixel_count [4]),
	.datab(\driver|H_SYNC_NEG~0_combout ),
	.datac(\driver|pixel_count [5]),
	.datad(\driver|pixel_count [6]),
	.cin(gnd),
	.combout(\driver|H_SYNC_NEG~1_combout ),
	.cout());
// synopsys translate_off
defparam \driver|H_SYNC_NEG~1 .lut_mask = 16'hB337;
defparam \driver|H_SYNC_NEG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (READ_ADDRESS[14] & ((\Add0~25 ) # (GND))) # (!READ_ADDRESS[14] & (!\Add0~25 ))
// \Add0~27  = CARRY((READ_ADDRESS[14]) # (!\Add0~25 ))

	.dataa(READ_ADDRESS[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'hA5AF;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = !\Add0~27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h0F0F;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~14_combout  = (\Add0~28_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~13 )) # (!\Add0~28_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~13 ) # (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~15  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~13 ) # (!\Add0~28_combout ))

	.dataa(\Add0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~13 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~14_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~14 .lut_mask = 16'h5A5F;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[238]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[238]~17_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~14_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[238]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[238]~17 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[238]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[238]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[238]~16_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~28_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[238]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[238]~16 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[238]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[237]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[237]~0_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~26_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[237]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[237]~0 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[237]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~20_combout  = READ_ADDRESS[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[0]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~20 .lut_mask = 16'hFF00;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \READ_ADDRESS~2 (
// Equation(s):
// \READ_ADDRESS~2_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & ((!READ_ADDRESS[0]))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~20_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~20_combout ),
	.datac(READ_ADDRESS[0]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\READ_ADDRESS~2_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~2 .lut_mask = 16'h1B00;
defparam \READ_ADDRESS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \READ_ADDRESS[0] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[0]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[0] .is_wysiwyg = "true";
defparam \READ_ADDRESS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (READ_ADDRESS[1] & (!READ_ADDRESS[0] & VCC)) # (!READ_ADDRESS[1] & (READ_ADDRESS[0] $ (GND)))
// \Add0~1  = CARRY((!READ_ADDRESS[1] & !READ_ADDRESS[0]))

	.dataa(READ_ADDRESS[1]),
	.datab(READ_ADDRESS[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6611;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[224]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[224]~20_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~0_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[224]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[224]~20 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[224]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[224]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[224]~19_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~0_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[224]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[224]~19 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[224]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22_combout  = (\Mod0|auto_generated|divider|divider|StageOut[224]~20_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[224]~19_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[224]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[224]~19_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22 .lut_mask = 16'hFFAA;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \READ_ADDRESS~3 (
// Equation(s):
// \READ_ADDRESS~3_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & ((!\Add0~0_combout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datac(\Add0~0_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\READ_ADDRESS~3_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~3 .lut_mask = 16'h1D00;
defparam \READ_ADDRESS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \READ_ADDRESS[1] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[1]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[1] .is_wysiwyg = "true";
defparam \READ_ADDRESS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (READ_ADDRESS[2] & ((\Add0~1 ) # (GND))) # (!READ_ADDRESS[2] & (!\Add0~1 ))
// \Add0~3  = CARRY((READ_ADDRESS[2]) # (!\Add0~1 ))

	.dataa(READ_ADDRESS[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hA5AF;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[225]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[225]~22_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[225]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[225]~22 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[225]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[225]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[225]~21_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[225]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[225]~21 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[225]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~24_combout  = (\Mod0|auto_generated|divider|divider|StageOut[225]~22_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[225]~21_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[225]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[225]~21_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~24 .lut_mask = 16'hFFAA;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \READ_ADDRESS~4 (
// Equation(s):
// \READ_ADDRESS~4_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (!\Add0~2_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~24_combout )))))

	.dataa(\Add0~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~24_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\READ_ADDRESS~4_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~4 .lut_mask = 16'h5300;
defparam \READ_ADDRESS~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \READ_ADDRESS[2] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[2]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[2] .is_wysiwyg = "true";
defparam \READ_ADDRESS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (READ_ADDRESS[3] & (!\Add0~3  & VCC)) # (!READ_ADDRESS[3] & (\Add0~3  $ (GND)))
// \Add0~5  = CARRY((!READ_ADDRESS[3] & !\Add0~3 ))

	.dataa(READ_ADDRESS[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h5A05;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[226]~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[226]~24_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[226]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[226]~24 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[226]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[226]~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[226]~23_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[226]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[226]~23 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[226]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~26_combout  = (\Mod0|auto_generated|divider|divider|StageOut[226]~24_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[226]~23_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[226]~24_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[226]~23_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~26 .lut_mask = 16'hFFCC;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \READ_ADDRESS~5 (
// Equation(s):
// \READ_ADDRESS~5_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (!\Add0~4_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~26_combout )))))

	.dataa(\Add0~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~26_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\READ_ADDRESS~5_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~5 .lut_mask = 16'h5300;
defparam \READ_ADDRESS~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \READ_ADDRESS[3] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[3]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[3] .is_wysiwyg = "true";
defparam \READ_ADDRESS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (READ_ADDRESS[4] & ((\Add0~5 ) # (GND))) # (!READ_ADDRESS[4] & (!\Add0~5 ))
// \Add0~7  = CARRY((READ_ADDRESS[4]) # (!\Add0~5 ))

	.dataa(READ_ADDRESS[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hA5AF;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[227]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[227]~25_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[227]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[227]~25 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[227]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[227]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[227]~26_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[227]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[227]~26 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[227]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~28 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~28_combout  = (\Mod0|auto_generated|divider|divider|StageOut[227]~25_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[227]~26_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[227]~25_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[227]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~28 .lut_mask = 16'hFCFC;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \READ_ADDRESS~6 (
// Equation(s):
// \READ_ADDRESS~6_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (!\Add0~6_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~28_combout )))))

	.dataa(\Add0~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~28_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\READ_ADDRESS~6_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~6 .lut_mask = 16'h5300;
defparam \READ_ADDRESS~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \READ_ADDRESS[4] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[4]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[4] .is_wysiwyg = "true";
defparam \READ_ADDRESS[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (READ_ADDRESS[5] & (!\Add0~7  & VCC)) # (!READ_ADDRESS[5] & (\Add0~7  $ (GND)))
// \Add0~9  = CARRY((!READ_ADDRESS[5] & !\Add0~7 ))

	.dataa(gnd),
	.datab(READ_ADDRESS[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h3C03;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[228]~28 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[228]~28_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[228]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[228]~28 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[228]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[228]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[228]~27_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[228]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[228]~27 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[228]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~30_combout  = (\Mod0|auto_generated|divider|divider|StageOut[228]~28_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[228]~27_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[228]~28_combout ),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[228]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~30 .lut_mask = 16'hFAFA;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \READ_ADDRESS~7 (
// Equation(s):
// \READ_ADDRESS~7_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & ((!\Add0~8_combout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~30_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~30_combout ),
	.datab(\Add0~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\READ_ADDRESS~7_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~7 .lut_mask = 16'h3500;
defparam \READ_ADDRESS~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \READ_ADDRESS[5] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[5]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[5] .is_wysiwyg = "true";
defparam \READ_ADDRESS[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (READ_ADDRESS[6] & ((\Add0~9 ) # (GND))) # (!READ_ADDRESS[6] & (!\Add0~9 ))
// \Add0~11  = CARRY((READ_ADDRESS[6]) # (!\Add0~9 ))

	.dataa(gnd),
	.datab(READ_ADDRESS[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hC3CF;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[229]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[229]~30_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~10_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[229]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[229]~30 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[229]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[229]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[229]~29_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~10_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[229]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[229]~29 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[229]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~32_combout  = (\Mod0|auto_generated|divider|divider|StageOut[229]~30_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[229]~29_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[229]~30_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[229]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~32 .lut_mask = 16'hFCFC;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \READ_ADDRESS~8 (
// Equation(s):
// \READ_ADDRESS~8_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & ((!\Add0~10_combout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~32_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~32_combout ),
	.datab(\Add0~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\READ_ADDRESS~8_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~8 .lut_mask = 16'h3500;
defparam \READ_ADDRESS~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \READ_ADDRESS[6] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[6]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[6] .is_wysiwyg = "true";
defparam \READ_ADDRESS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (READ_ADDRESS[7] & (\Add0~11  $ (GND))) # (!READ_ADDRESS[7] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((READ_ADDRESS[7] & !\Add0~11 ))

	.dataa(gnd),
	.datab(READ_ADDRESS[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[230]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[230]~14_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~12_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[230]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[230]~14 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[230]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[230]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[230]~15_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~12_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[230]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[230]~15 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[230]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[230]~14_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[230]~15_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[230]~14_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[230]~15_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[230]~14_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[230]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[247]~31 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[247]~31_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (\Add0~12_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout )))

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[247]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[247]~31 .lut_mask = 16'hAAF0;
defparam \Mod0|auto_generated|divider|divider|StageOut[247]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \READ_ADDRESS[7] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[247]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[7]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[7] .is_wysiwyg = "true";
defparam \READ_ADDRESS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (READ_ADDRESS[8] & (!\Add0~13 )) # (!READ_ADDRESS[8] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!READ_ADDRESS[8]))

	.dataa(gnd),
	.datab(READ_ADDRESS[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  = \Add0~14_combout  $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  = CARRY(\Add0~14_combout )

	.dataa(\Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .lut_mask = 16'h55AA;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  = (\Add0~16_combout  & (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & VCC)) # (!\Add0~16_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  = CARRY((!\Add0~16_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ))

	.dataa(\Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  = (\Add0~18_combout  & (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  $ (GND))) # (!\Add0~18_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5  = CARRY((\Add0~18_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ))

	.dataa(gnd),
	.datab(\Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~6_combout  = (\Add0~20_combout  & (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5  & VCC)) # (!\Add0~20_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7  = CARRY((!\Add0~20_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ))

	.dataa(\Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~6 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  = (\Add0~22_combout  & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 ))) # (!\Add0~22_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7  $ (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~9  = CARRY((\Add0~22_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 ))

	.dataa(gnd),
	.datab(\Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .lut_mask = 16'h3CCF;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~10_combout  = (\Add0~24_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~9 )) # (!\Add0~24_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~9 ) # (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~11  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~9 ) # (!\Add0~24_combout ))

	.dataa(gnd),
	.datab(\Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~9 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~10_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~10 .lut_mask = 16'h3C3F;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[236]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[236]~3_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[236]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[236]~3 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[236]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[235]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[235]~5_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[235]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[235]~5 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[235]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[235]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[235]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~22_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[235]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[235]~4 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[235]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[234]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[234]~7_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[234]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[234]~7 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[234]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[233]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[233]~8_combout  = (\Add0~18_combout  & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout )

	.dataa(gnd),
	.datab(\Add0~18_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[233]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[233]~8 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[233]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[232]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[232]~11_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[232]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[232]~11 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[232]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[232]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[232]~10_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[232]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[232]~10 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[232]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[231]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[231]~12_combout  = (\Add0~14_combout  & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout )

	.dataa(\Add0~14_combout ),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[231]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[231]~12 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[231]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[231]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[231]~13_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[231]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[231]~13 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[231]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[231]~12_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[231]~13_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[231]~12_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[231]~13_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[231]~12_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[231]~13_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[231]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[231]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[232]~11_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[232]~10_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[232]~11_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[232]~10_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[232]~11_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[232]~10_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[232]~11_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[232]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~6_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5  & (((\Mod0|auto_generated|divider|divider|StageOut[233]~9_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[233]~8_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5  & (!\Mod0|auto_generated|divider|divider|StageOut[233]~9_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[233]~8_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[233]~9_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[233]~8_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[233]~9_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[233]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~6 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7  & ((((\Mod0|auto_generated|divider|divider|StageOut[234]~6_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[234]~7_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[234]~6_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[234]~7_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~9  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[234]~6_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[234]~7_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[234]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[234]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~10_combout  = (\Mod0|auto_generated|divider|divider|StageOut[235]~5_combout  & (((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~9 )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[235]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[235]~4_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~9 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[235]~4_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~9 ) # (GND)))))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~11  = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[235]~5_combout  & !\Mod0|auto_generated|divider|divider|StageOut[235]~4_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~9 ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[235]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[235]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~9 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~10_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~10 .lut_mask = 16'h1E1F;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~12_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~11  & ((((\Mod0|auto_generated|divider|divider|StageOut[236]~2_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[236]~3_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~11  & ((\Mod0|auto_generated|divider|divider|StageOut[236]~2_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[236]~3_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~13  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[236]~2_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[236]~3_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~11 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[236]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[236]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~11 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~12_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~13 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~12 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~14_combout  = (\Mod0|auto_generated|divider|divider|StageOut[237]~1_combout  & (((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~13 )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[237]~1_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[237]~0_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~13 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[237]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~13 ) # (GND)))))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~15  = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[237]~1_combout  & !\Mod0|auto_generated|divider|divider|StageOut[237]~0_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~13 ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[237]~1_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[237]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~13 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~14_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~14 .lut_mask = 16'h1E1F;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~17_cout  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[238]~17_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[238]~16_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~15 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[238]~17_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[238]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~15 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~17_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~17 .lut_mask = 16'h00EF;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  = !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~17_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[248]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[248]~32_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[231]~12_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[231]~13_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[231]~12_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[231]~13_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[248]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[248]~32 .lut_mask = 16'hFAD8;
defparam \Mod0|auto_generated|divider|divider|StageOut[248]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \READ_ADDRESS[8] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[248]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[8]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[8] .is_wysiwyg = "true";
defparam \READ_ADDRESS[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (READ_ADDRESS[9] & (!\Add0~15  & VCC)) # (!READ_ADDRESS[9] & (\Add0~15  $ (GND)))
// \Add0~17  = CARRY((!READ_ADDRESS[9] & !\Add0~15 ))

	.dataa(gnd),
	.datab(READ_ADDRESS[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h3C03;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \READ_ADDRESS~9 (
// Equation(s):
// \READ_ADDRESS~9_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & ((\Add0~16_combout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ))

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\READ_ADDRESS~9_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~9 .lut_mask = 16'hFC0C;
defparam \READ_ADDRESS~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \READ_ADDRESS~10 (
// Equation(s):
// \READ_ADDRESS~10_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (!\READ_ADDRESS~9_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout )))))

	.dataa(\READ_ADDRESS~9_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\READ_ADDRESS~10_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~10 .lut_mask = 16'h4070;
defparam \READ_ADDRESS~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \READ_ADDRESS[9] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[9]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[9] .is_wysiwyg = "true";
defparam \READ_ADDRESS[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (READ_ADDRESS[10] & (!\Add0~17 )) # (!READ_ADDRESS[10] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!READ_ADDRESS[10]))

	.dataa(gnd),
	.datab(READ_ADDRESS[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[233]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[233]~9_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[233]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[233]~9 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[233]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[250]~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[250]~33_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[233]~9_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[233]~8_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~6_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[233]~9_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~6_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[233]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[250]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[250]~33 .lut_mask = 16'hFCAC;
defparam \Mod0|auto_generated|divider|divider|StageOut[250]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \READ_ADDRESS[10] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[250]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[10]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[10] .is_wysiwyg = "true";
defparam \READ_ADDRESS[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (READ_ADDRESS[11] & (\Add0~19  $ (GND))) # (!READ_ADDRESS[11] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((READ_ADDRESS[11] & !\Add0~19 ))

	.dataa(gnd),
	.datab(READ_ADDRESS[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[234]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[234]~6_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(\Add0~20_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[234]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[234]~6 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[234]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[251]~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[251]~34_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[234]~6_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[234]~7_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[234]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[234]~7_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[251]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[251]~34 .lut_mask = 16'hEFE0;
defparam \Mod0|auto_generated|divider|divider|StageOut[251]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \READ_ADDRESS[11] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[251]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[11]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[11] .is_wysiwyg = "true";
defparam \READ_ADDRESS[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (READ_ADDRESS[12] & ((\Add0~21 ) # (GND))) # (!READ_ADDRESS[12] & (!\Add0~21 ))
// \Add0~23  = CARRY((READ_ADDRESS[12]) # (!\Add0~21 ))

	.dataa(READ_ADDRESS[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'hA5AF;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \READ_ADDRESS~11 (
// Equation(s):
// \READ_ADDRESS~11_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & (\Add0~22_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )))

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~22_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\READ_ADDRESS~11_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~11 .lut_mask = 16'hF3C0;
defparam \READ_ADDRESS~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \READ_ADDRESS~12 (
// Equation(s):
// \READ_ADDRESS~12_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (!\READ_ADDRESS~11_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~10_combout )))))

	.dataa(\READ_ADDRESS~11_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~10_combout ),
	.cin(gnd),
	.combout(\READ_ADDRESS~12_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~12 .lut_mask = 16'h4070;
defparam \READ_ADDRESS~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \READ_ADDRESS[12] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[12]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[12] .is_wysiwyg = "true";
defparam \READ_ADDRESS[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (READ_ADDRESS[13] & (\Add0~23  $ (GND))) # (!READ_ADDRESS[13] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((READ_ADDRESS[13] & !\Add0~23 ))

	.dataa(gnd),
	.datab(READ_ADDRESS[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12_combout  = (\Add0~26_combout  & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~11 ))) # (!\Add0~26_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~11  $ (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~13  = CARRY((\Add0~26_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~11 ))

	.dataa(\Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~11 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~13 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12 .lut_mask = 16'h5AAF;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~15 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[236]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[236]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & \Add0~24_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datac(\Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[236]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[236]~2 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[236]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[253]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[253]~18_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[236]~2_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[236]~3_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~12_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[236]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[236]~3_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[253]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[253]~18 .lut_mask = 16'hEFE0;
defparam \Mod0|auto_generated|divider|divider|StageOut[253]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \READ_ADDRESS[13] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[253]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[13]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[13] .is_wysiwyg = "true";
defparam \READ_ADDRESS[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[237]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[237]~1_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[237]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[237]~1 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[237]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \READ_ADDRESS~0 (
// Equation(s):
// \READ_ADDRESS~0_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & (\Add0~26_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12_combout )))

	.dataa(\Add0~26_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~12_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\READ_ADDRESS~0_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~0 .lut_mask = 16'hACAC;
defparam \READ_ADDRESS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \READ_ADDRESS~1 (
// Equation(s):
// \READ_ADDRESS~1_combout  = (\KEY[0]~input_o  & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & ((!\READ_ADDRESS~0_combout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~14_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~14_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~18_combout ),
	.datac(\READ_ADDRESS~0_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\READ_ADDRESS~1_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS~1 .lut_mask = 16'h1D00;
defparam \READ_ADDRESS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \READ_ADDRESS[14] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\READ_ADDRESS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(READ_ADDRESS[14]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_ADDRESS[14] .is_wysiwyg = "true";
defparam \READ_ADDRESS[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|address_reg_b[1]~0 (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|address_reg_b[1]~0_combout  = !READ_ADDRESS[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[14]),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|address_reg_b[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[1]~0 .lut_mask = 16'h00FF;
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \mem|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(\mem|mem_rtl_0|auto_generated|address_reg_b[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \driver|LessThan0~0 (
// Equation(s):
// \driver|LessThan0~0_combout  = ((!\driver|pixel_count [8] & !\driver|pixel_count [7])) # (!\driver|pixel_count [9])

	.dataa(gnd),
	.datab(\driver|pixel_count [8]),
	.datac(\driver|pixel_count [9]),
	.datad(\driver|pixel_count [7]),
	.cin(gnd),
	.combout(\driver|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|LessThan0~0 .lut_mask = 16'h0F3F;
defparam \driver|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w[2] (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2] = (!READ_ADDRESS[14] & !READ_ADDRESS[13])

	.dataa(READ_ADDRESS[14]),
	.datab(gnd),
	.datac(READ_ADDRESS[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w[2] .lut_mask = 16'h0505;
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \GPIO_1_D[25]~input (
	.i(GPIO_1_D[25]),
	.ibar(gnd),
	.o(\GPIO_1_D[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[25]~input .bus_hold = "false";
defparam \GPIO_1_D[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \WRITE_ADDRESS[7]~feeder (
// Equation(s):
// \WRITE_ADDRESS[7]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\WRITE_ADDRESS[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \WRITE_ADDRESS[7]~feeder .lut_mask = 16'hFFFF;
defparam \WRITE_ADDRESS[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \WRITE_ADDRESS[7] (
	.clk(\GPIO_1_D[25]~input_o ),
	.d(\WRITE_ADDRESS[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[7]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[7] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \READ_ADDRESS[0]~_wirecell (
// Equation(s):
// \READ_ADDRESS[0]~_wirecell_combout  = !READ_ADDRESS[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[0]),
	.cin(gnd),
	.combout(\READ_ADDRESS[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS[0]~_wirecell .lut_mask = 16'h00FF;
defparam \READ_ADDRESS[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \READ_ADDRESS[1]~_wirecell (
// Equation(s):
// \READ_ADDRESS[1]~_wirecell_combout  = !READ_ADDRESS[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[1]),
	.cin(gnd),
	.combout(\READ_ADDRESS[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS[1]~_wirecell .lut_mask = 16'h00FF;
defparam \READ_ADDRESS[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \READ_ADDRESS[2]~_wirecell (
// Equation(s):
// \READ_ADDRESS[2]~_wirecell_combout  = !READ_ADDRESS[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[2]),
	.cin(gnd),
	.combout(\READ_ADDRESS[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS[2]~_wirecell .lut_mask = 16'h00FF;
defparam \READ_ADDRESS[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \READ_ADDRESS[3]~_wirecell (
// Equation(s):
// \READ_ADDRESS[3]~_wirecell_combout  = !READ_ADDRESS[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[3]),
	.cin(gnd),
	.combout(\READ_ADDRESS[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS[3]~_wirecell .lut_mask = 16'h00FF;
defparam \READ_ADDRESS[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \READ_ADDRESS[4]~_wirecell (
// Equation(s):
// \READ_ADDRESS[4]~_wirecell_combout  = !READ_ADDRESS[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[4]),
	.cin(gnd),
	.combout(\READ_ADDRESS[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS[4]~_wirecell .lut_mask = 16'h00FF;
defparam \READ_ADDRESS[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \READ_ADDRESS[5]~_wirecell (
// Equation(s):
// \READ_ADDRESS[5]~_wirecell_combout  = !READ_ADDRESS[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[5]),
	.cin(gnd),
	.combout(\READ_ADDRESS[5]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS[5]~_wirecell .lut_mask = 16'h00FF;
defparam \READ_ADDRESS[5]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \READ_ADDRESS[6]~_wirecell (
// Equation(s):
// \READ_ADDRESS[6]~_wirecell_combout  = !READ_ADDRESS[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[6]),
	.cin(gnd),
	.combout(\READ_ADDRESS[6]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS[6]~_wirecell .lut_mask = 16'h00FF;
defparam \READ_ADDRESS[6]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \READ_ADDRESS[9]~_wirecell (
// Equation(s):
// \READ_ADDRESS[9]~_wirecell_combout  = !READ_ADDRESS[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[9]),
	.cin(gnd),
	.combout(\READ_ADDRESS[9]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS[9]~_wirecell .lut_mask = 16'h00FF;
defparam \READ_ADDRESS[9]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \READ_ADDRESS[12]~_wirecell (
// Equation(s):
// \READ_ADDRESS[12]~_wirecell_combout  = !READ_ADDRESS[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[12]),
	.cin(gnd),
	.combout(\READ_ADDRESS[12]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \READ_ADDRESS[12]~_wirecell .lut_mask = 16'h00FF;
defparam \READ_ADDRESS[12]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w[2] (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2] = (READ_ADDRESS[13] & READ_ADDRESS[14])

	.dataa(READ_ADDRESS[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(READ_ADDRESS[14]),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w[2] .lut_mask = 16'hAA00;
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w[2] (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2] = (!READ_ADDRESS[13] & READ_ADDRESS[14])

	.dataa(gnd),
	.datab(READ_ADDRESS[13]),
	.datac(READ_ADDRESS[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w[2] .lut_mask = 16'h3030;
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \mem|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_25~clkctrl_outclk ),
	.d(gnd),
	.asdata(READ_ADDRESS[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[7]~0 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[7]~0_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[7]~0 .lut_mask = 16'h4450;
defparam \driver|PIXEL_COLOR_OUT[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[7]~1 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[7]~1_combout  = (\driver|LessThan0~0_combout  & ((\driver|PIXEL_COLOR_OUT[7]~0_combout ) # ((\mem|mem_rtl_0|auto_generated|address_reg_b [1] & \mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\driver|LessThan0~0_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(\driver|PIXEL_COLOR_OUT[7]~0_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[7]~1 .lut_mask = 16'hCC80;
defparam \driver|PIXEL_COLOR_OUT[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[6]~2 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[6]~2_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[6]~2 .lut_mask = 16'h4450;
defparam \driver|PIXEL_COLOR_OUT[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[6]~3 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[6]~3_combout  = (\driver|LessThan0~0_combout  & ((\driver|PIXEL_COLOR_OUT[6]~2_combout ) # ((\mem|mem_rtl_0|auto_generated|address_reg_b [1] & \mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\driver|PIXEL_COLOR_OUT[6]~2_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(\driver|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[6]~3 .lut_mask = 16'hEC00;
defparam \driver|PIXEL_COLOR_OUT[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[5]~4 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[5]~4_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[5]~4 .lut_mask = 16'h4450;
defparam \driver|PIXEL_COLOR_OUT[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[5]~5 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[5]~5_combout  = (\driver|LessThan0~0_combout  & ((\driver|PIXEL_COLOR_OUT[5]~4_combout ) # ((\mem|mem_rtl_0|auto_generated|address_reg_b [1] & \mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\driver|PIXEL_COLOR_OUT[5]~4_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\driver|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[5]~5 .lut_mask = 16'hEC00;
defparam \driver|PIXEL_COLOR_OUT[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[4]~6 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[4]~6_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[4]~6 .lut_mask = 16'h5044;
defparam \driver|PIXEL_COLOR_OUT[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[4]~7 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[4]~7_combout  = (\driver|LessThan0~0_combout  & ((\driver|PIXEL_COLOR_OUT[4]~6_combout ) # ((\mem|mem_rtl_0|auto_generated|address_reg_b [1] & \mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\driver|LessThan0~0_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(\driver|PIXEL_COLOR_OUT[4]~6_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[4]~7 .lut_mask = 16'hCC80;
defparam \driver|PIXEL_COLOR_OUT[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[3]~8 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[3]~8_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[3]~8 .lut_mask = 16'h00E4;
defparam \driver|PIXEL_COLOR_OUT[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[3]~9 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[3]~9_combout  = (\driver|LessThan0~0_combout  & ((\driver|PIXEL_COLOR_OUT[3]~8_combout ) # ((\mem|mem_rtl_0|auto_generated|address_reg_b [1] & \mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\driver|LessThan0~0_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(\driver|PIXEL_COLOR_OUT[3]~8_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[3]~9 .lut_mask = 16'hCC80;
defparam \driver|PIXEL_COLOR_OUT[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[2]~10 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[2]~10_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[2]~10 .lut_mask = 16'h4450;
defparam \driver|PIXEL_COLOR_OUT[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[2]~11 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[2]~11_combout  = (\driver|LessThan0~0_combout  & ((\driver|PIXEL_COLOR_OUT[2]~10_combout ) # ((\mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout  & \mem|mem_rtl_0|auto_generated|address_reg_b [1]))))

	.dataa(\mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\driver|LessThan0~0_combout ),
	.datac(\driver|PIXEL_COLOR_OUT[2]~10_combout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[2]~11 .lut_mask = 16'hC8C0;
defparam \driver|PIXEL_COLOR_OUT[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[1]~12 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[1]~12_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[1]~12 .lut_mask = 16'h5044;
defparam \driver|PIXEL_COLOR_OUT[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[1]~13 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[1]~13_combout  = (\driver|LessThan0~0_combout  & ((\driver|PIXEL_COLOR_OUT[1]~12_combout ) # ((\mem|mem_rtl_0|auto_generated|address_reg_b [1] & \mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\driver|LessThan0~0_combout ),
	.datac(\driver|PIXEL_COLOR_OUT[1]~12_combout ),
	.datad(\mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[1]~13 .lut_mask = 16'hC8C0;
defparam \driver|PIXEL_COLOR_OUT[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_25~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,WRITE_ADDRESS[7],WRITE_ADDRESS[7],vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\READ_ADDRESS[12]~_wirecell_combout ,READ_ADDRESS[11],READ_ADDRESS[10],\READ_ADDRESS[9]~_wirecell_combout ,READ_ADDRESS[8],READ_ADDRESS[7],\READ_ADDRESS[6]~_wirecell_combout ,\READ_ADDRESS[5]~_wirecell_combout ,\READ_ADDRESS[4]~_wirecell_combout ,
\READ_ADDRESS[3]~_wirecell_combout ,\READ_ADDRESS[2]~_wirecell_combout ,\READ_ADDRESS[1]~_wirecell_combout ,\READ_ADDRESS[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_80c1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[0]~14 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[0]~14_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[0]~14 .lut_mask = 16'h3120;
defparam \driver|PIXEL_COLOR_OUT[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[0]~15 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[0]~15_combout  = (\driver|LessThan0~0_combout  & ((\driver|PIXEL_COLOR_OUT[0]~14_combout ) # ((\mem|mem_rtl_0|auto_generated|address_reg_b [1] & \mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(\driver|PIXEL_COLOR_OUT[0]~14_combout ),
	.datad(\driver|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[0]~15 .lut_mask = 16'hF800;
defparam \driver|PIXEL_COLOR_OUT[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \GPIO_0_IN[0]~input (
	.i(GPIO_0_IN[0]),
	.ibar(gnd),
	.o(\GPIO_0_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[0]~input .bus_hold = "false";
defparam \GPIO_0_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \GPIO_0_IN[1]~input (
	.i(GPIO_0_IN[1]),
	.ibar(gnd),
	.o(\GPIO_0_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[1]~input .bus_hold = "false";
defparam \GPIO_0_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \GPIO_1_D[0]~input (
	.i(GPIO_1_D[0]),
	.ibar(gnd),
	.o(\GPIO_1_D[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[0]~input .bus_hold = "false";
defparam \GPIO_1_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[1]~input (
	.i(GPIO_1_D[1]),
	.ibar(gnd),
	.o(\GPIO_1_D[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[1]~input .bus_hold = "false";
defparam \GPIO_1_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[2]~input (
	.i(GPIO_1_D[2]),
	.ibar(gnd),
	.o(\GPIO_1_D[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[2]~input .bus_hold = "false";
defparam \GPIO_1_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[3]~input (
	.i(GPIO_1_D[3]),
	.ibar(gnd),
	.o(\GPIO_1_D[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[3]~input .bus_hold = "false";
defparam \GPIO_1_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[4]~input (
	.i(GPIO_1_D[4]),
	.ibar(gnd),
	.o(\GPIO_1_D[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[4]~input .bus_hold = "false";
defparam \GPIO_1_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \GPIO_1_D[5]~input (
	.i(GPIO_1_D[5]),
	.ibar(gnd),
	.o(\GPIO_1_D[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[5]~input .bus_hold = "false";
defparam \GPIO_1_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[6]~input (
	.i(GPIO_1_D[6]),
	.ibar(gnd),
	.o(\GPIO_1_D[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[6]~input .bus_hold = "false";
defparam \GPIO_1_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[7]~input (
	.i(GPIO_1_D[7]),
	.ibar(gnd),
	.o(\GPIO_1_D[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[7]~input .bus_hold = "false";
defparam \GPIO_1_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[8]~input (
	.i(GPIO_1_D[8]),
	.ibar(gnd),
	.o(\GPIO_1_D[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[8]~input .bus_hold = "false";
defparam \GPIO_1_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \GPIO_1_D[9]~input (
	.i(GPIO_1_D[9]),
	.ibar(gnd),
	.o(\GPIO_1_D[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[9]~input .bus_hold = "false";
defparam \GPIO_1_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \GPIO_1_D[10]~input (
	.i(GPIO_1_D[10]),
	.ibar(gnd),
	.o(\GPIO_1_D[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[10]~input .bus_hold = "false";
defparam \GPIO_1_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[11]~input (
	.i(GPIO_1_D[11]),
	.ibar(gnd),
	.o(\GPIO_1_D[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[11]~input .bus_hold = "false";
defparam \GPIO_1_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[12]~input (
	.i(GPIO_1_D[12]),
	.ibar(gnd),
	.o(\GPIO_1_D[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[12]~input .bus_hold = "false";
defparam \GPIO_1_D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \GPIO_1_D[13]~input (
	.i(GPIO_1_D[13]),
	.ibar(gnd),
	.o(\GPIO_1_D[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[13]~input .bus_hold = "false";
defparam \GPIO_1_D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \GPIO_1_D[14]~input (
	.i(GPIO_1_D[14]),
	.ibar(gnd),
	.o(\GPIO_1_D[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[14]~input .bus_hold = "false";
defparam \GPIO_1_D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[15]~input (
	.i(GPIO_1_D[15]),
	.ibar(gnd),
	.o(\GPIO_1_D[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[15]~input .bus_hold = "false";
defparam \GPIO_1_D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cycloneive_io_ibuf \GPIO_1_D[16]~input (
	.i(GPIO_1_D[16]),
	.ibar(gnd),
	.o(\GPIO_1_D[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[16]~input .bus_hold = "false";
defparam \GPIO_1_D[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cycloneive_io_ibuf \GPIO_1_D[17]~input (
	.i(GPIO_1_D[17]),
	.ibar(gnd),
	.o(\GPIO_1_D[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[17]~input .bus_hold = "false";
defparam \GPIO_1_D[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cycloneive_io_ibuf \GPIO_1_D[18]~input (
	.i(GPIO_1_D[18]),
	.ibar(gnd),
	.o(\GPIO_1_D[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[18]~input .bus_hold = "false";
defparam \GPIO_1_D[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \GPIO_1_D[19]~input (
	.i(GPIO_1_D[19]),
	.ibar(gnd),
	.o(\GPIO_1_D[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[19]~input .bus_hold = "false";
defparam \GPIO_1_D[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cycloneive_io_ibuf \GPIO_1_D[20]~input (
	.i(GPIO_1_D[20]),
	.ibar(gnd),
	.o(\GPIO_1_D[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[20]~input .bus_hold = "false";
defparam \GPIO_1_D[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \GPIO_1_D[21]~input (
	.i(GPIO_1_D[21]),
	.ibar(gnd),
	.o(\GPIO_1_D[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[21]~input .bus_hold = "false";
defparam \GPIO_1_D[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \GPIO_1_D[22]~input (
	.i(GPIO_1_D[22]),
	.ibar(gnd),
	.o(\GPIO_1_D[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[22]~input .bus_hold = "false";
defparam \GPIO_1_D[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N22
cycloneive_io_ibuf \GPIO_1_D[23]~input (
	.i(GPIO_1_D[23]),
	.ibar(gnd),
	.o(\GPIO_1_D[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[23]~input .bus_hold = "false";
defparam \GPIO_1_D[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N15
cycloneive_io_ibuf \GPIO_1_D[24]~input (
	.i(GPIO_1_D[24]),
	.ibar(gnd),
	.o(\GPIO_1_D[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[24]~input .bus_hold = "false";
defparam \GPIO_1_D[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cycloneive_io_ibuf \GPIO_1_D[26]~input (
	.i(GPIO_1_D[26]),
	.ibar(gnd),
	.o(\GPIO_1_D[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[26]~input .bus_hold = "false";
defparam \GPIO_1_D[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N22
cycloneive_io_ibuf \GPIO_1_D[27]~input (
	.i(GPIO_1_D[27]),
	.ibar(gnd),
	.o(\GPIO_1_D[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[27]~input .bus_hold = "false";
defparam \GPIO_1_D[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[28]~input (
	.i(GPIO_1_D[28]),
	.ibar(gnd),
	.o(\GPIO_1_D[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[28]~input .bus_hold = "false";
defparam \GPIO_1_D[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \GPIO_1_D[29]~input (
	.i(GPIO_1_D[29]),
	.ibar(gnd),
	.o(\GPIO_1_D[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[29]~input .bus_hold = "false";
defparam \GPIO_1_D[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \GPIO_1_D[30]~input (
	.i(GPIO_1_D[30]),
	.ibar(gnd),
	.o(\GPIO_1_D[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[30]~input .bus_hold = "false";
defparam \GPIO_1_D[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \GPIO_1_D[31]~input (
	.i(GPIO_1_D[31]),
	.ibar(gnd),
	.o(\GPIO_1_D[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[31]~input .bus_hold = "false";
defparam \GPIO_1_D[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \GPIO_1_D[32]~input (
	.i(GPIO_1_D[32]),
	.ibar(gnd),
	.o(\GPIO_1_D[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[32]~input .bus_hold = "false";
defparam \GPIO_1_D[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \GPIO_1_D[33]~input (
	.i(GPIO_1_D[33]),
	.ibar(gnd),
	.o(\GPIO_1_D[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[33]~input .bus_hold = "false";
defparam \GPIO_1_D[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \GPIO_1_IN[0]~input (
	.i(GPIO_1_IN[0]),
	.ibar(gnd),
	.o(\GPIO_1_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[0]~input .bus_hold = "false";
defparam \GPIO_1_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \GPIO_1_IN[1]~input (
	.i(GPIO_1_IN[1]),
	.ibar(gnd),
	.o(\GPIO_1_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[1]~input .bus_hold = "false";
defparam \GPIO_1_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

assign GPIO_0_D[0] = \GPIO_0_D[0]~output_o ;

assign GPIO_0_D[1] = \GPIO_0_D[1]~output_o ;

assign GPIO_0_D[2] = \GPIO_0_D[2]~output_o ;

assign GPIO_0_D[3] = \GPIO_0_D[3]~output_o ;

assign GPIO_0_D[4] = \GPIO_0_D[4]~output_o ;

assign GPIO_0_D[5] = \GPIO_0_D[5]~output_o ;

assign GPIO_0_D[6] = \GPIO_0_D[6]~output_o ;

assign GPIO_0_D[7] = \GPIO_0_D[7]~output_o ;

assign GPIO_0_D[8] = \GPIO_0_D[8]~output_o ;

assign GPIO_0_D[9] = \GPIO_0_D[9]~output_o ;

assign GPIO_0_D[10] = \GPIO_0_D[10]~output_o ;

assign GPIO_0_D[11] = \GPIO_0_D[11]~output_o ;

assign GPIO_0_D[12] = \GPIO_0_D[12]~output_o ;

assign GPIO_0_D[13] = \GPIO_0_D[13]~output_o ;

assign GPIO_0_D[14] = \GPIO_0_D[14]~output_o ;

assign GPIO_0_D[15] = \GPIO_0_D[15]~output_o ;

assign GPIO_0_D[16] = \GPIO_0_D[16]~output_o ;

assign GPIO_0_D[17] = \GPIO_0_D[17]~output_o ;

assign GPIO_0_D[18] = \GPIO_0_D[18]~output_o ;

assign GPIO_0_D[19] = \GPIO_0_D[19]~output_o ;

assign GPIO_0_D[20] = \GPIO_0_D[20]~output_o ;

assign GPIO_0_D[21] = \GPIO_0_D[21]~output_o ;

assign GPIO_0_D[22] = \GPIO_0_D[22]~output_o ;

assign GPIO_0_D[23] = \GPIO_0_D[23]~output_o ;

assign GPIO_0_D[24] = \GPIO_0_D[24]~output_o ;

assign GPIO_0_D[25] = \GPIO_0_D[25]~output_o ;

assign GPIO_0_D[26] = \GPIO_0_D[26]~output_o ;

assign GPIO_0_D[27] = \GPIO_0_D[27]~output_o ;

assign GPIO_0_D[28] = \GPIO_0_D[28]~output_o ;

assign GPIO_0_D[29] = \GPIO_0_D[29]~output_o ;

assign GPIO_0_D[30] = \GPIO_0_D[30]~output_o ;

assign GPIO_0_D[31] = \GPIO_0_D[31]~output_o ;

assign GPIO_0_D[32] = \GPIO_0_D[32]~output_o ;

assign GPIO_0_D[33] = \GPIO_0_D[33]~output_o ;

endmodule
