Analysis & Synthesis report for Lab__7_segment_display
Fri Nov 11 13:40:18 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Lab_5_7_segment_display|TTL_Serial_user_logic:inst|state
  9. State Machine - |Lab_5_7_segment_display|TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Parameter Settings for User Entity Instance: TTL_Serial_user_logic:inst
 14. Parameter Settings for User Entity Instance: TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial
 15. Parameter Settings for User Entity Instance: out_LTU:inst9
 16. Parameter Settings for User Entity Instance: univ_bin_counter:inst7
 17. Parameter Settings for User Entity Instance: Reset_Delay:inst2
 18. Parameter Settings for User Entity Instance: btn_debounce_toggle:inst3
 19. Parameter Settings for User Entity Instance: btn_debounce_toggle:inst5
 20. Parameter Settings for User Entity Instance: btn_debounce_toggle:inst4
 21. Parameter Settings for User Entity Instance: clk_enabler:inst6
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 11 13:40:18 2022       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Lab__7_segment_display                      ;
; Top-level Entity Name              ; Lab_5_7_segment_display                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                       ;
+------------------------------------------------------------------+-------------------------+------------------------+
; Option                                                           ; Setting                 ; Default Value          ;
+------------------------------------------------------------------+-------------------------+------------------------+
; Device                                                           ; EP4CE22F17C6            ;                        ;
; Top-level entity name                                            ; Lab_5_7_segment_display ; Lab__7_segment_display ;
; Family name                                                      ; Cyclone IV E            ; Cyclone V              ;
; Use smart compilation                                            ; Off                     ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                      ; On                     ;
; Enable compact report table                                      ; Off                     ; Off                    ;
; Restructure Multiplexers                                         ; Auto                    ; Auto                   ;
; Create Debugging Nodes for IP Cores                              ; Off                     ; Off                    ;
; Preserve fewer node names                                        ; On                      ; On                     ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                  ; Enable                 ;
; Verilog Version                                                  ; Verilog_2001            ; Verilog_2001           ;
; VHDL Version                                                     ; VHDL_1993               ; VHDL_1993              ;
; State Machine Processing                                         ; Auto                    ; Auto                   ;
; Safe State Machine                                               ; Off                     ; Off                    ;
; Extract Verilog State Machines                                   ; On                      ; On                     ;
; Extract VHDL State Machines                                      ; On                      ; On                     ;
; Ignore Verilog initial constructs                                ; Off                     ; Off                    ;
; Iteration limit for constant Verilog loops                       ; 5000                    ; 5000                   ;
; Iteration limit for non-constant Verilog loops                   ; 250                     ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                      ; On                     ;
; Infer RAMs from Raw Logic                                        ; On                      ; On                     ;
; Parallel Synthesis                                               ; On                      ; On                     ;
; DSP Block Balancing                                              ; Auto                    ; Auto                   ;
; NOT Gate Push-Back                                               ; On                      ; On                     ;
; Power-Up Don't Care                                              ; On                      ; On                     ;
; Remove Redundant Logic Cells                                     ; Off                     ; Off                    ;
; Remove Duplicate Registers                                       ; On                      ; On                     ;
; Ignore CARRY Buffers                                             ; Off                     ; Off                    ;
; Ignore CASCADE Buffers                                           ; Off                     ; Off                    ;
; Ignore GLOBAL Buffers                                            ; Off                     ; Off                    ;
; Ignore ROW GLOBAL Buffers                                        ; Off                     ; Off                    ;
; Ignore LCELL Buffers                                             ; Off                     ; Off                    ;
; Ignore SOFT Buffers                                              ; On                      ; On                     ;
; Limit AHDL Integers to 32 Bits                                   ; Off                     ; Off                    ;
; Optimization Technique                                           ; Balanced                ; Balanced               ;
; Carry Chain Length                                               ; 70                      ; 70                     ;
; Auto Carry Chains                                                ; On                      ; On                     ;
; Auto Open-Drain Pins                                             ; On                      ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                     ; Off                    ;
; Auto ROM Replacement                                             ; On                      ; On                     ;
; Auto RAM Replacement                                             ; On                      ; On                     ;
; Auto DSP Block Replacement                                       ; On                      ; On                     ;
; Auto Shift Register Replacement                                  ; Auto                    ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                    ; Auto                   ;
; Auto Clock Enable Replacement                                    ; On                      ; On                     ;
; Strict RAM Replacement                                           ; Off                     ; Off                    ;
; Allow Synchronous Control Signals                                ; On                      ; On                     ;
; Force Use of Synchronous Clear Signals                           ; Off                     ; Off                    ;
; Auto RAM Block Balancing                                         ; On                      ; On                     ;
; Auto RAM to Logic Cell Conversion                                ; Off                     ; Off                    ;
; Auto Resource Sharing                                            ; Off                     ; Off                    ;
; Allow Any RAM Size For Recognition                               ; Off                     ; Off                    ;
; Allow Any ROM Size For Recognition                               ; Off                     ; Off                    ;
; Allow Any Shift Register Size For Recognition                    ; Off                     ; Off                    ;
; Use LogicLock Constraints during Resource Balancing              ; On                      ; On                     ;
; Ignore translate_off and synthesis_off directives                ; Off                     ; Off                    ;
; Timing-Driven Synthesis                                          ; On                      ; On                     ;
; Report Parameter Settings                                        ; On                      ; On                     ;
; Report Source Assignments                                        ; On                      ; On                     ;
; Report Connectivity Checks                                       ; On                      ; On                     ;
; Ignore Maximum Fan-Out Assignments                               ; Off                     ; Off                    ;
; Synchronization Register Chain Length                            ; 2                       ; 2                      ;
; Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation     ;
; HDL message level                                                ; Level2                  ; Level2                 ;
; Suppress Register Optimization Related Messages                  ; Off                     ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                    ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                    ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                     ; 100                    ;
; Clock MUX Protection                                             ; On                      ; On                     ;
; Auto Gated Clock Conversion                                      ; Off                     ; Off                    ;
; Block Design Naming                                              ; Auto                    ; Auto                   ;
; SDC constraint protection                                        ; Off                     ; Off                    ;
; Synthesis Effort                                                 ; Auto                    ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                      ; On                     ;
; Pre-Mapping Resynthesis Optimization                             ; Off                     ; Off                    ;
; Analysis & Synthesis Message Level                               ; Medium                  ; Medium                 ;
; Disable Register Merging Across Hierarchies                      ; Auto                    ; Auto                   ;
; Resource Aware Inference For Block RAM                           ; On                      ; On                     ;
+------------------------------------------------------------------+-------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+---------+
; clk_enabler.vhd                  ; yes             ; User VHDL File                     ; D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/clk_enabler.vhd             ;         ;
; reset_delay.vhd                  ; yes             ; User VHDL File                     ; D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/reset_delay.vhd             ;         ;
; univ_bin_counter.vhd             ; yes             ; User VHDL File                     ; D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/univ_bin_counter.vhd        ;         ;
; TTL_user_logic.vhd               ; yes             ; User VHDL File                     ; D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_user_logic.vhd          ;         ;
; TTL_serial.vhd                   ; yes             ; User VHDL File                     ; D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_serial.vhd              ;         ;
; out_LTU.vhd                      ; yes             ; User VHDL File                     ; D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/out_LTU.vhd                 ;         ;
; btn_debounce_toggle.vhd          ; yes             ; User VHDL File                     ; D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/btn_debounce_toggle.vhd     ;         ;
; Lab_5_7_segment_display.bdf      ; yes             ; User Block Diagram/Schematic File  ; D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
;                                             ;           ;
; Total combinational functions               ; 0         ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 0         ;
;     -- <=2 input functions                  ; 0         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 0         ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 0         ;
;     -- Dedicated logic registers            ; 0         ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 5         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; TX~output ;
; Maximum fan-out                             ; 1         ;
; Total fan-out                               ; 5         ;
; Average fan-out                             ; 0.50      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------+-------------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name      ; Entity Name             ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------+-------------------------+--------------+
; |Lab_5_7_segment_display   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 5    ; 0            ; |Lab_5_7_segment_display ; Lab_5_7_segment_display ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |Lab_5_7_segment_display|TTL_Serial_user_logic:inst|state                        ;
+------------------+--------------+-----------------+------------------+-------------+-------------+
; Name             ; state.repeat ; state.busy_high ; state.data_valid ; state.ready ; state.start ;
+------------------+--------------+-----------------+------------------+-------------+-------------+
; state.start      ; 0            ; 0               ; 0                ; 0           ; 0           ;
; state.ready      ; 0            ; 0               ; 0                ; 1           ; 1           ;
; state.data_valid ; 0            ; 0               ; 1                ; 0           ; 1           ;
; state.busy_high  ; 0            ; 1               ; 0                ; 0           ; 1           ;
; state.repeat     ; 1            ; 0               ; 0                ; 0           ; 1           ;
+------------------+--------------+-----------------+------------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |Lab_5_7_segment_display|TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|state ;
+-------------+------------+------------+-------------+------------------------------------------------+
; Name        ; state.Stop ; state.Send ; state.Start ; state.ready                                    ;
+-------------+------------+------------+-------------+------------------------------------------------+
; state.ready ; 0          ; 0          ; 0           ; 0                                              ;
; state.Start ; 0          ; 0          ; 1           ; 1                                              ;
; state.Send  ; 0          ; 1          ; 0           ; 1                                              ;
; state.Stop  ; 1          ; 0          ; 0           ; 1                                              ;
+-------------+------------+------------+-------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+----------------------------------------------------------------------+---------------------------------------+
; Register name                                                        ; Reason for Removal                    ;
+----------------------------------------------------------------------+---------------------------------------+
; TTL_Serial_user_logic:inst|data_wr[0..5]                             ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|byteSel[0..3]                             ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|data_wr[6,7]                              ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|ena                                       ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|reset_n                                   ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|count[0..3]                               ; Stuck at VCC due to stuck port clock  ;
; TTL_Serial_user_logic:inst|count[4..27]                              ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[0..4]     ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|clk_en         ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|clk_cnt[0]     ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[5..7]     ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|TX             ; Stuck at VCC due to stuck port preset ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[0..31] ; Stuck at GND due to stuck port clear  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|busy           ; Stuck at VCC due to stuck port preset ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|clk_cnt[1..12] ; Stuck at GND due to stuck port clock  ;
; clk_enabler:inst6|clk_cnt[0..16]                                     ; Lost fanout                           ;
; clk_enabler:inst6|clk_en                                             ; Lost fanout                           ;
; clk_enabler:inst6|clk_cnt[17..25]                                    ; Lost fanout                           ;
; btn_debounce_toggle:inst4|btn_cntr[1..15]                            ; Lost fanout                           ;
; btn_debounce_toggle:inst4|btn_sync[0,1]                              ; Lost fanout                           ;
; btn_debounce_toggle:inst4|btn_pulse                                  ; Lost fanout                           ;
; btn_debounce_toggle:inst4|btn_toggle                                 ; Lost fanout                           ;
; btn_debounce_toggle:inst4|btn_reg                                    ; Lost fanout                           ;
; btn_debounce_toggle:inst4|btn_cntr[0]                                ; Lost fanout                           ;
; btn_debounce_toggle:inst5|btn_cntr[1..15]                            ; Lost fanout                           ;
; btn_debounce_toggle:inst5|btn_sync[0,1]                              ; Lost fanout                           ;
; btn_debounce_toggle:inst5|btn_pulse                                  ; Lost fanout                           ;
; btn_debounce_toggle:inst5|btn_toggle                                 ; Lost fanout                           ;
; btn_debounce_toggle:inst5|btn_reg                                    ; Lost fanout                           ;
; btn_debounce_toggle:inst5|btn_cntr[0]                                ; Lost fanout                           ;
; btn_debounce_toggle:inst3|btn_cntr[1..15]                            ; Lost fanout                           ;
; btn_debounce_toggle:inst3|btn_reg                                    ; Lost fanout                           ;
; btn_debounce_toggle:inst3|btn_cntr[0]                                ; Lost fanout                           ;
; Reset_Delay:inst2|Cont[0]                                            ; Lost fanout                           ;
; Reset_Delay:inst2|oRESET                                             ; Lost fanout                           ;
; Reset_Delay:inst2|Cont[1..19]                                        ; Lost fanout                           ;
; univ_bin_counter:inst7|r_reg[0..7]                                   ; Lost fanout                           ;
; TTL_Serial_user_logic:inst|state.start                               ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|state.repeat                              ; Lost fanout                           ;
; TTL_Serial_user_logic:inst|state.ready                               ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|state.data_valid                          ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|state.busy_high                           ; Stuck at GND due to stuck port clock  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|state.ready    ; Stuck at GND due to stuck port clear  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|state.Start    ; Stuck at GND due to stuck port clear  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|state.Send     ; Stuck at GND due to stuck port clear  ;
; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|state.Stop     ; Stuck at GND due to stuck port clear  ;
; Total Number of Removed Registers = 222                              ;                                       ;
+----------------------------------------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+---------------------------------------------+-------------------------+-------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal      ; Registers Removed due to This Register                                        ;
+---------------------------------------------+-------------------------+-------------------------------------------------------------------------------+
; TTL_Serial_user_logic:inst|reset_n          ; Stuck at GND            ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[0],             ;
;                                             ; due to stuck port clock ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[1],             ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[2],             ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[3],             ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[4],             ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[5],             ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[6],             ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[7],             ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[8],             ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[9],             ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[10],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[11],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[12],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[13],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[14],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[15],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[16],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[17],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[18],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[19],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[20],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[21],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[22],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[23],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[24],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[25],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[26],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[27],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[28],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[29],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[30],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|bit_cnt[31],            ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|busy                    ;
; clk_enabler:inst6|clk_cnt[16]               ; Lost Fanouts            ; clk_enabler:inst6|clk_cnt[11], clk_enabler:inst6|clk_cnt[10],                 ;
;                                             ;                         ; clk_enabler:inst6|clk_cnt[9], clk_enabler:inst6|clk_cnt[18],                  ;
;                                             ;                         ; clk_enabler:inst6|clk_cnt[24]                                                 ;
; TTL_Serial_user_logic:inst|byteSel[3]       ; Stuck at GND            ; TTL_Serial_user_logic:inst|data_wr[6], TTL_Serial_user_logic:inst|data_wr[7], ;
;                                             ; due to stuck port clock ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[6],                ;
;                                             ;                         ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[7]                 ;
; TTL_Serial_user_logic:inst|data_wr[5]       ; Stuck at GND            ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[5]                 ;
;                                             ; due to stuck port clock ;                                                                               ;
; TTL_Serial_user_logic:inst|data_wr[4]       ; Stuck at GND            ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[4]                 ;
;                                             ; due to stuck port clock ;                                                                               ;
; TTL_Serial_user_logic:inst|data_wr[3]       ; Stuck at GND            ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[3]                 ;
;                                             ; due to stuck port clock ;                                                                               ;
; TTL_Serial_user_logic:inst|data_wr[2]       ; Stuck at GND            ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[2]                 ;
;                                             ; due to stuck port clock ;                                                                               ;
; TTL_Serial_user_logic:inst|data_wr[1]       ; Stuck at GND            ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[1]                 ;
;                                             ; due to stuck port clock ;                                                                               ;
; TTL_Serial_user_logic:inst|data_wr[0]       ; Stuck at GND            ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|data[0]                 ;
;                                             ; due to stuck port clock ;                                                                               ;
; TTL_Serial_user_logic:inst|ena              ; Stuck at GND            ; TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial|TX                      ;
;                                             ; due to stuck port clock ;                                                                               ;
; clk_enabler:inst6|clk_en                    ; Lost Fanouts            ; clk_enabler:inst6|clk_cnt[25]                                                 ;
; btn_debounce_toggle:inst4|btn_cntr[15]      ; Lost Fanouts            ; btn_debounce_toggle:inst4|btn_reg                                             ;
; btn_debounce_toggle:inst4|btn_sync[1]       ; Lost Fanouts            ; btn_debounce_toggle:inst4|btn_sync[0]                                         ;
; btn_debounce_toggle:inst5|btn_cntr[15]      ; Lost Fanouts            ; btn_debounce_toggle:inst5|btn_reg                                             ;
; btn_debounce_toggle:inst5|btn_sync[1]       ; Lost Fanouts            ; btn_debounce_toggle:inst5|btn_sync[0]                                         ;
; btn_debounce_toggle:inst3|btn_cntr[15]      ; Lost Fanouts            ; btn_debounce_toggle:inst3|btn_reg                                             ;
; TTL_Serial_user_logic:inst|state.start      ; Stuck at GND            ; TTL_Serial_user_logic:inst|state.repeat                                       ;
;                                             ; due to stuck port clock ;                                                                               ;
; TTL_Serial_user_logic:inst|state.data_valid ; Stuck at GND            ; TTL_Serial_user_logic:inst|state.busy_high                                    ;
;                                             ; due to stuck port clock ;                                                                               ;
+---------------------------------------------+-------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TTL_Serial_user_logic:inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; cnt_max        ; 5208  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; cnt_max        ; 5208  ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_LTU:inst9 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; in_size        ; 8     ; Signed Integer                    ;
; out_size       ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: univ_bin_counter:inst7 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 8     ; Signed Integer                             ;
; n2             ; 9     ; Signed Integer                             ;
; n1             ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reset_Delay:inst2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; max            ; 15    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debounce_toggle:inst3 ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debounce_toggle:inst5 ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debounce_toggle:inst4 ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_enabler:inst6 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; cnt_max        ; 49999999 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 5                           ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Nov 11 13:40:10 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab__7_segment_display -c Lab__7_segment_display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clk_enabler.vhd
    Info (12022): Found design unit 1: clk_enabler-behv File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/clk_enabler.vhd Line: 18
    Info (12023): Found entity 1: clk_enabler File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/clk_enabler.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: Reset_Delay-Arch File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/reset_delay.vhd Line: 17
    Info (12023): Found entity 1: Reset_Delay File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/reset_delay.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd
    Info (12022): Found design unit 1: univ_bin_counter-arch File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/univ_bin_counter.vhd Line: 22
    Info (12023): Found entity 1: univ_bin_counter File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/univ_bin_counter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ttl_user_logic.vhd
    Info (12022): Found design unit 1: TTL_Serial_user_logic-user_logic File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_user_logic.vhd Line: 15
    Info (12023): Found entity 1: TTL_Serial_user_logic File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_user_logic.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ttl_serial.vhd
    Info (12022): Found design unit 1: TTL_serial-state_machine File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_serial.vhd Line: 21
    Info (12023): Found entity 1: TTL_serial File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_serial.vhd Line: 8
Warning (12019): Can't analyze file -- file top_level.vhd is missing
Warning (12019): Can't analyze file -- file test_display.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file out_ltu.vhd
    Info (12022): Found design unit 1: out_LTU-LTU File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/out_LTU.vhd Line: 21
    Info (12023): Found entity 1: out_LTU File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/out_LTU.vhd Line: 12
Warning (12019): Can't analyze file -- file counter_loader.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd
    Info (12022): Found design unit 1: btn_debounce_toggle-Behavioral File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/btn_debounce_toggle.vhd Line: 42
    Info (12023): Found entity 1: btn_debounce_toggle File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/btn_debounce_toggle.vhd Line: 32
Warning (12019): Can't analyze file -- file project_tb.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file lab_5_7_segment_display.bdf
    Info (12023): Found entity 1: Lab_5_7_segment_display
Info (12127): Elaborating entity "Lab_5_7_segment_display" for the top level hierarchy
Warning (275013): Port "clk" of type TTL_Serial_user_logic and instance "inst" is missing source signal
Info (12128): Elaborating entity "TTL_Serial_user_logic" for hierarchy "TTL_Serial_user_logic:inst"
Info (12128): Elaborating entity "TTL_serial" for hierarchy "TTL_Serial_user_logic:inst|TTL_serial:Inst_TTL_serial" File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_user_logic.vhd Line: 68
Warning (10492): VHDL Process Statement warning at TTL_serial.vhd(54): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_serial.vhd Line: 54
Info (12128): Elaborating entity "out_LTU" for hierarchy "out_LTU:inst9"
Info (12128): Elaborating entity "univ_bin_counter" for hierarchy "univ_bin_counter:inst7"
Warning (10492): VHDL Process Statement warning at univ_bin_counter.vhd(34): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/univ_bin_counter.vhd Line: 34
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:inst2"
Info (12128): Elaborating entity "btn_debounce_toggle" for hierarchy "btn_debounce_toggle:inst3"
Info (12128): Elaborating entity "clk_enabler" for hierarchy "clk_enabler:inst6"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TX" is stuck at VCC
Info (17049): 116 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "BTN_0"
    Warning (15610): No output dependent on input pin "BTN_2"
    Warning (15610): No output dependent on input pin "BTN_1"
Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Fri Nov 11 13:40:18 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


