<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="USB_LOOP_TEST.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="USB_LOOP_Sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="USB_LOOP_Sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="USB_LOOP_Sim_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="USB_LOOP_TEST.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="USB_LOOP_TEST.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="USB_LOOP_TEST.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="USB_LOOP_TEST.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="USB_LOOP_TEST.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="USB_LOOP_TEST.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="USB_LOOP_TEST.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="USB_LOOP_TEST.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="USB_LOOP_TEST.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="USB_LOOP_TEST.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="USB_LOOP_TEST.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="USB_LOOP_TEST.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="USB_LOOP_TEST.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="USB_LOOP_TEST.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="USB_LOOP_TEST.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="USB_LOOP_TEST.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="USB_LOOP_TEST.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="USB_LOOP_TEST.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="USB_LOOP_TEST.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="USB_LOOP_TEST.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="USB_LOOP_TEST_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="USB_LOOP_TEST_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="USB_LOOP_TEST_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="USB_LOOP_TEST_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="USB_LOOP_TEST_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="USB_LOOP_TEST_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="USB_LOOP_TEST_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="USB_LOOP_TEST_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="USB_LOOP_TEST_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="USB_LOOP_TEST_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="USB_LOOP_TEST_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="USB_LOOP_TEST_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="USB_LOOP_TEST_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="USB_LOOP_TEST_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="USB_LOOP_TEST_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="USB_LOOP_TEST_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="usb_loop_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="usb_loop_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="usb_loop_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1353658349" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1353658349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353664533" xil_pn:in_ck="4915782938877904597" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1353664533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="USB_LOOP_Sim.v"/>
      <outfile xil_pn:name="USB_LOOP_TEST.v"/>
    </transform>
    <transform xil_pn:end_ts="1353662004" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5167581624333903006" xil_pn:start_ts="1353662004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353662004" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3280621677439252256" xil_pn:start_ts="1353662004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353658349" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6667904251644126586" xil_pn:start_ts="1353658349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353664533" xil_pn:in_ck="4915782938877904597" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1353664533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="USB_LOOP_Sim.v"/>
      <outfile xil_pn:name="USB_LOOP_TEST.v"/>
    </transform>
    <transform xil_pn:end_ts="1353664534" xil_pn:in_ck="4915782938877904597" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3816712411156936925" xil_pn:start_ts="1353664533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="USB_LOOP_Sim_beh.prj"/>
      <outfile xil_pn:name="USB_LOOP_Sim_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1353664535" xil_pn:in_ck="7290609089819823211" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-9004775229630479482" xil_pn:start_ts="1353664534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="USB_LOOP_Sim_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1353654429" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1353654429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353654429" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-335786804131773833" xil_pn:start_ts="1353654429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353654429" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6667904251644126586" xil_pn:start_ts="1353654429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353654429" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1353654429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353654429" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6066897673499789895" xil_pn:start_ts="1353654429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353654429" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1353654429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353654429" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4508160724918391344" xil_pn:start_ts="1353654429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353665570" xil_pn:in_ck="5270574739482059526" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="93122712961763477" xil_pn:start_ts="1353665563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="USB_LOOP_TEST.lso"/>
      <outfile xil_pn:name="USB_LOOP_TEST.ngc"/>
      <outfile xil_pn:name="USB_LOOP_TEST.ngr"/>
      <outfile xil_pn:name="USB_LOOP_TEST.prj"/>
      <outfile xil_pn:name="USB_LOOP_TEST.stx"/>
      <outfile xil_pn:name="USB_LOOP_TEST.syr"/>
      <outfile xil_pn:name="USB_LOOP_TEST.xst"/>
      <outfile xil_pn:name="USB_LOOP_TEST_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1353656925" xil_pn:in_ck="2718484372292273518" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8580308563466987236" xil_pn:start_ts="1353656925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353665574" xil_pn:in_ck="5831436240795157142" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3789618213521685831" xil_pn:start_ts="1353665570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="USB_LOOP_TEST.bld"/>
      <outfile xil_pn:name="USB_LOOP_TEST.ngd"/>
      <outfile xil_pn:name="USB_LOOP_TEST_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1353665584" xil_pn:in_ck="8722784614726591671" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1353665574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="USB_LOOP_TEST.pcf"/>
      <outfile xil_pn:name="USB_LOOP_TEST_map.map"/>
      <outfile xil_pn:name="USB_LOOP_TEST_map.mrp"/>
      <outfile xil_pn:name="USB_LOOP_TEST_map.ncd"/>
      <outfile xil_pn:name="USB_LOOP_TEST_map.ngm"/>
      <outfile xil_pn:name="USB_LOOP_TEST_map.xrpt"/>
      <outfile xil_pn:name="USB_LOOP_TEST_summary.xml"/>
      <outfile xil_pn:name="USB_LOOP_TEST_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1353665599" xil_pn:in_ck="-7726402921644369424" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1353665584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="USB_LOOP_TEST.ncd"/>
      <outfile xil_pn:name="USB_LOOP_TEST.pad"/>
      <outfile xil_pn:name="USB_LOOP_TEST.par"/>
      <outfile xil_pn:name="USB_LOOP_TEST.ptwx"/>
      <outfile xil_pn:name="USB_LOOP_TEST.unroutes"/>
      <outfile xil_pn:name="USB_LOOP_TEST.xpi"/>
      <outfile xil_pn:name="USB_LOOP_TEST_pad.csv"/>
      <outfile xil_pn:name="USB_LOOP_TEST_pad.txt"/>
      <outfile xil_pn:name="USB_LOOP_TEST_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1353665675" xil_pn:in_ck="2718484372292265893" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1353665599">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="USB_LOOP_TEST.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="usb_loop_test.bgn"/>
      <outfile xil_pn:name="usb_loop_test.bit"/>
      <outfile xil_pn:name="usb_loop_test.drc"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1353665599" xil_pn:in_ck="-4000319270031733837" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1353665593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="USB_LOOP_TEST.twr"/>
      <outfile xil_pn:name="USB_LOOP_TEST.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
