Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Feb  6 01:16:49 2025
| Host         : DESKTOP-88C58FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file scrolling_top_layer_timing_summary_routed.rpt -pb scrolling_top_layer_timing_summary_routed.pb -rpx scrolling_top_layer_timing_summary_routed.rpx -warn_on_violation
| Design       : scrolling_top_layer
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     125         
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (253)
5. checking no_input_delay (7)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 92 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: B1/debounce_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_clock/clk_temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fast_clock/fast_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: led_clock/led_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: slow_clock/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (253)
--------------------------------------------------
 There are 253 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  281          inf        0.000                      0                  281           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.312ns  (logic 4.945ns (40.159%)  route 7.368ns (59.841%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.443     3.085    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.209 r  S1/seg_data_OBUF[14]_inst_i_6/O
                         net (fo=22, routed)          1.646     4.855    S1/scroll_pos_counter_reg[3]_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.979 r  S1/seg_data_OBUF[13]_inst_i_3/O
                         net (fo=4, routed)           1.100     6.079    S1/seg_data_OBUF[13]_inst_i_3_n_0
    SLICE_X63Y73         LUT4 (Prop_lut4_I2_O)        0.152     6.231 r  S1/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.354     8.585    seg_data_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.728    12.312 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.312    seg_data[0]
    D7                                                                r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.153ns  (logic 4.930ns (40.564%)  route 7.223ns (59.436%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.443     3.085    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.209 r  S1/seg_data_OBUF[14]_inst_i_6/O
                         net (fo=22, routed)          1.646     4.855    S1/scroll_pos_counter_reg[3]_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.979 r  S1/seg_data_OBUF[13]_inst_i_3/O
                         net (fo=4, routed)           1.153     6.132    S1/seg_data_OBUF[13]_inst_i_3_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I1_O)        0.146     6.278 r  S1/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.156     8.434    seg_data_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.719    12.153 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.153    seg_data[5]
    D6                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.146ns  (logic 4.937ns (40.645%)  route 7.209ns (59.355%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.989     3.631    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.755 r  S1/seg_data_OBUF[14]_inst_i_7/O
                         net (fo=20, routed)          1.025     4.780    S1/scroll_pos_counter_reg[4]_0
    SLICE_X63Y71         LUT4 (Prop_lut4_I1_O)        0.152     4.932 r  S1/seg_data_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.888     5.820    S1/seg_data_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.326     6.146 r  S1/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.482     8.628    seg_data_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    12.146 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.146    seg_data[1]
    C5                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.061ns  (logic 4.729ns (39.208%)  route 7.332ns (60.792%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.443     3.085    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.209 r  S1/seg_data_OBUF[14]_inst_i_6/O
                         net (fo=22, routed)          1.784     4.993    S1/scroll_pos_counter_reg[3]_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.117 r  S1/seg_data_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.815     5.931    S1/seg_data_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.124     6.055 r  S1/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.466     8.521    seg_data_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540    12.061 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.061    seg_data[3]
    B7                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.044ns  (logic 4.697ns (38.994%)  route 7.348ns (61.006%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.443     3.085    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.209 r  S1/seg_data_OBUF[14]_inst_i_6/O
                         net (fo=22, routed)          1.646     4.855    S1/scroll_pos_counter_reg[3]_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.979 r  S1/seg_data_OBUF[13]_inst_i_3/O
                         net (fo=4, routed)           1.153     6.132    S1/seg_data_OBUF[13]_inst_i_3_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I1_O)        0.124     6.256 r  S1/seg_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.280     8.537    seg_data_OBUF[13]
    H4                   OBUF (Prop_obuf_I_O)         3.508    12.044 r  seg_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.044    seg_data[13]
    H4                                                                r  seg_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.889ns  (logic 4.920ns (41.381%)  route 6.969ns (58.619%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.984     3.626    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.750 f  S1/seg_data_OBUF[14]_inst_i_9/O
                         net (fo=14, routed)          1.185     4.935    S1/seg_data_OBUF[14]_inst_i_9_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I1_O)        0.124     5.059 r  S1/seg_data_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.484     5.543    S1/seg_data_OBUF[12]_inst_i_4_n_0
    SLICE_X62Y73         LUT4 (Prop_lut4_I2_O)        0.118     5.661 r  S1/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.491     8.152    seg_data_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.737    11.889 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.889    seg_data[4]
    A7                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.656ns  (logic 4.732ns (40.598%)  route 6.924ns (59.402%))
  Logic Levels:           6  (FDCE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.989     3.631    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.755 r  S1/seg_data_OBUF[14]_inst_i_7/O
                         net (fo=20, routed)          1.163     4.918    S1/scroll_pos_counter_reg[4]_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.124     5.042 f  S1/seg_data_OBUF[10]_inst_i_3/O
                         net (fo=2, routed)           0.849     5.891    S1/seg_data_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124     6.015 r  S1/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.097     8.113    seg_data_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.543    11.656 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.656    seg_data[2]
    A5                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.536ns  (logic 4.714ns (40.860%)  route 6.822ns (59.140%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.443     3.085    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.209 r  S1/seg_data_OBUF[14]_inst_i_6/O
                         net (fo=22, routed)          1.646     4.855    S1/scroll_pos_counter_reg[3]_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.979 r  S1/seg_data_OBUF[13]_inst_i_3/O
                         net (fo=4, routed)           1.100     6.079    S1/seg_data_OBUF[13]_inst_i_3_n_0
    SLICE_X63Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  S1/seg_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.809     8.011    seg_data_OBUF[8]
    F4                   OBUF (Prop_obuf_I_O)         3.525    11.536 r  seg_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.536    seg_data[8]
    F4                                                                r  seg_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.499ns  (logic 4.709ns (40.948%)  route 6.790ns (59.052%))
  Logic Levels:           6  (FDCE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.984     3.626    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.750 f  S1/seg_data_OBUF[14]_inst_i_9/O
                         net (fo=14, routed)          1.172     4.922    S1/seg_data_OBUF[14]_inst_i_9_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  S1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=2, routed)           0.445     5.490    S1/seg_data_OBUF[14]_inst_i_5_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124     5.614 r  S1/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.365     7.979    seg_data_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520    11.499 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.499    seg_data[6]
    B5                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.454ns  (logic 4.720ns (41.207%)  route 6.734ns (58.793%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE                         0.000     0.000 r  A1/digit_counter_reg[2]/C
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  A1/digit_counter_reg[2]/Q
                         net (fo=29, routed)          1.825     2.518    S1/Q[2]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.642 r  S1/seg_data_OBUF[14]_inst_i_11/O
                         net (fo=7, routed)           0.443     3.085    S1/seg_data_OBUF[14]_inst_i_11_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.209 r  S1/seg_data_OBUF[14]_inst_i_6/O
                         net (fo=22, routed)          1.784     4.993    S1/scroll_pos_counter_reg[3]_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.117 r  S1/seg_data_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.800     5.916    S1/seg_data_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.124     6.040 r  S1/seg_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.883     7.923    seg_data_OBUF[11]
    C2                   OBUF (Prop_obuf_I_O)         3.531    11.454 r  seg_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.454    seg_data[11]
    C2                                                                r  seg_data[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_clock/led_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_clock/led_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE                         0.000     0.000 r  led_clock/led_clk_count_reg[0]/C
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  led_clock/led_clk_count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    led_clock/led_clk_count[0]
    SLICE_X63Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  led_clock/led_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    led_clock/led_clk_count_0[0]
    SLICE_X63Y37         FDCE                                         r  led_clock/led_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1/temp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            K1/lock_prev_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.231ns (64.264%)  route 0.128ns (35.736%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         LDCE                         0.000     0.000 r  SW1/temp_reg[3]/G
    SLICE_X64Y33         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  SW1/temp_reg[3]/Q
                         net (fo=6, routed)           0.128     0.359    K1/Q[3]
    SLICE_X62Y34         FDCE                                         r  K1/lock_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slow_clock/slow_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            slow_clock/slow_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE                         0.000     0.000 r  slow_clock/slow_clk_count_reg[0]/C
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  slow_clock/slow_clk_count_reg[0]/Q
                         net (fo=3, routed)           0.183     0.324    slow_clock/slow_clk_count[0]
    SLICE_X63Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  slow_clock/slow_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    slow_clock/slow_clk_count_0[0]
    SLICE_X63Y53         FDCE                                         r  slow_clock/slow_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/debounce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE                         0.000     0.000 r  B1/count_reg[1]/C
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/count_reg[1]/Q
                         net (fo=2, routed)           0.163     0.327    B1/count_reg_n_0_[1]
    SLICE_X64Y53         LUT3 (Prop_lut3_I1_O)        0.043     0.370 r  B1/debounce_i_1/O
                         net (fo=1, routed)           0.000     0.370    B1/debounce
    SLICE_X64Y53         FDCE                                         r  B1/debounce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_clock/clk_temp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_clock/clk_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE                         0.000     0.000 r  button_clock/clk_temp_reg/C
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_clock/clk_temp_reg/Q
                         net (fo=4, routed)           0.185     0.326    button_clock/CLK
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  button_clock/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     0.371    button_clock/clk_temp_i_1_n_0
    SLICE_X62Y54         FDCE                                         r  button_clock/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE                         0.000     0.000 r  B1/count_reg[1]/C
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/count_reg[1]/Q
                         net (fo=2, routed)           0.163     0.327    B1/count_reg_n_0_[1]
    SLICE_X64Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.372 r  B1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    B1/count[1]_i_1_n_0
    SLICE_X64Y53         FDCE                                         r  B1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.240ns (64.483%)  route 0.132ns (35.517%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X62Y60         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          0.132     0.327    S1/scroll_pos_signal[0]
    SLICE_X63Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.372 r  S1/scroll_pos_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    S1/p_1_in[1]
    SLICE_X63Y60         FDCE                                         r  S1/scroll_pos_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.244ns (64.861%)  route 0.132ns (35.139%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X62Y60         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          0.132     0.327    S1/scroll_pos_signal[0]
    SLICE_X63Y60         LUT5 (Prop_lut5_I4_O)        0.049     0.376 r  S1/scroll_pos_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    S1/p_1_in[2]
    SLICE_X63Y60         FDCE                                         r  S1/scroll_pos_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1/temp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            K1/lock_prev_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.211ns (55.566%)  route 0.169ns (44.434%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         LDCE                         0.000     0.000 r  SW1/temp_reg[4]/G
    SLICE_X65Y33         LDCE (EnToQ_ldce_G_Q)        0.211     0.211 r  SW1/temp_reg[4]/Q
                         net (fo=6, routed)           0.169     0.380    K1/Q[4]
    SLICE_X62Y34         FDCE                                         r  K1/lock_prev_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.280ns (69.960%)  route 0.120ns (30.040%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[2]/C
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.182     0.182 r  S1/scroll_pos_counter_reg[2]/Q
                         net (fo=13, routed)          0.120     0.302    S1/scroll_pos_signal[2]
    SLICE_X63Y60         LUT5 (Prop_lut5_I2_O)        0.098     0.400 r  S1/scroll_pos_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.400    S1/p_1_in[3]
    SLICE_X63Y60         FDCE                                         r  S1/scroll_pos_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





