<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="HelloWorld.ntrc_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BCD" xil_pn:name="HelloWorld_xdb/cst.xbcd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="device_usage_statistics.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd.bgn"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcd.bit"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lcd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lcd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcd.drc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lcd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lcd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lcd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lcd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lcd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lcd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lcd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lcd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lcd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lcd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lcd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lcd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lcd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lcd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lcd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd.ut"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lcd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lcd.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lcd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lcd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lcd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lcd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lcd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lcd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lcd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lcd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lcd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lcd_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcd_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="pll.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="pll2.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="pll2_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="pll_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2verilog.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1386045026" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1386045023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386045026" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="778986275455874371" xil_pn:start_ts="1386045026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386045026" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4026507829103777985" xil_pn:start_ts="1386045026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386045026" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1386045026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386045029" xil_pn:in_ck="5565651649808217884" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5917217509834150101" xil_pn:start_ts="1386045026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="pll.v"/>
      <outfile xil_pn:name="pll2.v"/>
    </transform>
    <transform xil_pn:end_ts="1386045029" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1386045029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386045029" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4180359029628429184" xil_pn:start_ts="1386045029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386045058" xil_pn:in_ck="-5620397504468039848" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-5389875560588632804" xil_pn:start_ts="1386045029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="HelloWorld.ntrc_log"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lcd.cmd_log"/>
      <outfile xil_pn:name="lcd.lso"/>
      <outfile xil_pn:name="lcd.ngc"/>
      <outfile xil_pn:name="lcd.ngr"/>
      <outfile xil_pn:name="lcd.prj"/>
      <outfile xil_pn:name="lcd.stx"/>
      <outfile xil_pn:name="lcd.syr"/>
      <outfile xil_pn:name="lcd.xst"/>
      <outfile xil_pn:name="lcd_summary.html"/>
      <outfile xil_pn:name="lcd_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1386047316" xil_pn:in_ck="143473320543" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952602837" xil_pn:start_ts="1386047316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="HelloWorld_xdb/cst.xbcd"/>
    </transform>
    <transform xil_pn:end_ts="1386047321" xil_pn:in_ck="8736922645688242520" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6793208613913400726" xil_pn:start_ts="1386047316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lcd.bld"/>
      <outfile xil_pn:name="lcd.cmd_log"/>
      <outfile xil_pn:name="lcd.ngd"/>
      <outfile xil_pn:name="lcd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1386047346" xil_pn:in_ck="8736922688306685497" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="-8004871441932636948" xil_pn:start_ts="1386047321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lcd.pcf"/>
      <outfile xil_pn:name="lcd_map.map"/>
      <outfile xil_pn:name="lcd_map.mrp"/>
      <outfile xil_pn:name="lcd_map.ncd"/>
      <outfile xil_pn:name="lcd_map.ngm"/>
      <outfile xil_pn:name="lcd_map.xrpt"/>
      <outfile xil_pn:name="lcd_summary.xml"/>
      <outfile xil_pn:name="lcd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1386047377" xil_pn:in_ck="-4916709706785465806" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="1136615208682447783" xil_pn:start_ts="1386047346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lcd.ncd"/>
      <outfile xil_pn:name="lcd.pad"/>
      <outfile xil_pn:name="lcd.par"/>
      <outfile xil_pn:name="lcd.ptwx"/>
      <outfile xil_pn:name="lcd.unroutes"/>
      <outfile xil_pn:name="lcd.xpi"/>
      <outfile xil_pn:name="lcd_pad.csv"/>
      <outfile xil_pn:name="lcd_pad.txt"/>
      <outfile xil_pn:name="lcd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1386046900" xil_pn:in_ck="143473312918" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="1757681462526138719" xil_pn:start_ts="1386046882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="device_usage_statistics.html"/>
      <outfile xil_pn:name="lcd.bgn"/>
      <outfile xil_pn:name="lcd.bit"/>
      <outfile xil_pn:name="lcd.drc"/>
      <outfile xil_pn:name="lcd.ut"/>
    </transform>
    <transform xil_pn:end_ts="1386046900" xil_pn:in_ck="143473300064" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-8201184999993598384" xil_pn:start_ts="1386046900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1386047377" xil_pn:in_ck="8736917062672212533" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-4493182691236185212" xil_pn:start_ts="1386047367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lcd.twr"/>
      <outfile xil_pn:name="lcd.twx"/>
    </transform>
  </transforms>

</generated_project>
