
5. Printing statistics.

=== h_fltr ===

   Number of wires:                 42
   Number of wire bits:            705
   Number of public wires:          42
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $dff                           96
     $dffe                         196

=== my_fir_f1 ===

   Number of wires:                 25
   Number of wire bits:            560
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                          192
     $dff                            1
     $dffe                         124
     $mul                          224
     $mux                            1

=== my_fir_f2 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                          192
     $dff                            1
     $dffe                         124
     $mul                          158
     $mux                            1

=== my_fir_f3 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                          160
     $dff                            1
     $dffe                         124
     $mul                          184
     $mux                            1

=== my_fir_h1 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                          160
     $dff                            1
     $dffe                         124
     $mul                          192
     $mux                            1

=== my_fir_h2 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                          192
     $dff                            1
     $dffe                         124
     $mul                          158
     $mux                            1

=== my_fir_h3 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                          160
     $dff                            1
     $dffe                         124
     $mul                          186
     $mux                            1

=== my_fir_h4 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                          160
     $dff                            1
     $dffe                         124
     $mul                          186
     $mux                            1

=== steer_fltr ===

   Number of wires:                 51
   Number of wire bits:           1363
   Number of public wires:          37
   Number of public wire bits:     937
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $add                          333
     $dff                          543
     $dffe                         196
     $sub                           93

=== design hierarchy ===

   h_fltr                            1
     my_fir_f1                       0
     my_fir_f2                       0
     my_fir_f3                       0
     my_fir_h1                       0
     my_fir_h2                       0
     my_fir_h3                       0
     my_fir_h4                       0
     steer_fltr                      0

   Number of wires:                 42
   Number of wire bits:            705
   Number of public wires:          42
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $dff                           96
     $dffe                         196

