RUN: racket $LAKEROAD_DIR/bin/main.rkt \
RUN:  --solver bitwuzla \
RUN:  --instruction "(bvmul (var a 16) (var b 16))" \
RUN:  --architecture xilinx-ultrascale-plus \
RUN:  --template dsp \
RUN:  --out-format yosys-techmap \
RUN:  --module-name out \
RUN:  --input-signal a:16 \
RUN:  --input-signal b:16 \
RUN:  --verilog-module-out-signal p:16 \
RUN:  --timeout 90 \
RUN: | FileCheck %s

CHECK: module out(a, b, p);
CHECK:   DSP48E2 #(
CHECK:   ) \TECHMAP_REPLACE.DSP48E2_0  (
CHECK: endmodule
