vendor_name = ModelSim
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/ULASomaSub.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/somaConstante.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/registradorGenerico.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico4x1.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/memoriaROM.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/memoriaRAM.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaLED.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaDisplay.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaDesvio.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/flipFlop.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/edgeDetector.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/display7Seg.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/decoderGeneric.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/decoder3x8.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/conversorHex7Seg.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/buffer_3_state_8portas.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaSW.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/buffer_3_state.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaKey.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/db/Aula08.cbx.xml
design_name = Aula08
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Aula08, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Aula08, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Aula08, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Aula08, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Aula08, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Aula08, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Aula08, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Aula08, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, Aula08, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, Aula08, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Aula08, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Aula08, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Aula08, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Aula08, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Aula08, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Aula08, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Aula08, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Aula08, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Aula08, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Aula08, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Aula08, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Aula08, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Aula08, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Aula08, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Aula08, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Aula08, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Aula08, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Aula08, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Aula08, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Aula08, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Aula08, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Aula08, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Aula08, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Aula08, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Aula08, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Aula08, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Aula08, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Aula08, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Aula08, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Aula08, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Aula08, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Aula08, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Aula08, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Aula08, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Aula08, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Aula08, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Aula08, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Aula08, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Aula08, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Aula08, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Aula08, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Aula08, 1
instance = comp, \CLOCK~input\, CLOCK~input, Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~1\, CPU|incrementaPC|Add0~1, Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~5\, CPU|incrementaPC|Add0~5, Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~9\, CPU|incrementaPC|Add0~9, Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~13\, CPU|incrementaPC|Add0~13, Aula08, 1
instance = comp, \CPU|MUX2|saida_MUX[3]~3\, CPU|MUX2|saida_MUX[3]~3, Aula08, 1
instance = comp, \CPU|PC|DOUT[3]\, CPU|PC|DOUT[3], Aula08, 1
instance = comp, \ROM|memROM~4\, ROM|memROM~4, Aula08, 1
instance = comp, \CPU|MUX2|saida_MUX[2]~2\, CPU|MUX2|saida_MUX[2]~2, Aula08, 1
instance = comp, \CPU|PC|DOUT[2]\, CPU|PC|DOUT[2], Aula08, 1
instance = comp, \ROM|memROM~0\, ROM|memROM~0, Aula08, 1
instance = comp, \CPU|MUX2|saida_MUX[1]~1\, CPU|MUX2|saida_MUX[1]~1, Aula08, 1
instance = comp, \CPU|PC|DOUT[1]\, CPU|PC|DOUT[1], Aula08, 1
instance = comp, \ROM|memROM~7\, ROM|memROM~7, Aula08, 1
instance = comp, \CPU|MUX2|saida_MUX[0]~0\, CPU|MUX2|saida_MUX[0]~0, Aula08, 1
instance = comp, \CPU|PC|DOUT[0]\, CPU|PC|DOUT[0], Aula08, 1
instance = comp, \ROM|memROM~3\, ROM|memROM~3, Aula08, 1
instance = comp, \ROM|memROM~6\, ROM|memROM~6, Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~33\, CPU|incrementaPC|Add0~33, Aula08, 1
instance = comp, \CPU|PC|DOUT[4]\, CPU|PC|DOUT[4], Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~29\, CPU|incrementaPC|Add0~29, Aula08, 1
instance = comp, \CPU|MUX2|saida_MUX[5]~5\, CPU|MUX2|saida_MUX[5]~5, Aula08, 1
instance = comp, \CPU|PC|DOUT[5]\, CPU|PC|DOUT[5], Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~25\, CPU|incrementaPC|Add0~25, Aula08, 1
instance = comp, \CPU|MUX2|saida_MUX[6]~4\, CPU|MUX2|saida_MUX[6]~4, Aula08, 1
instance = comp, \CPU|PC|DOUT[6]\, CPU|PC|DOUT[6], Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~21\, CPU|incrementaPC|Add0~21, Aula08, 1
instance = comp, \CPU|PC|DOUT[7]\, CPU|PC|DOUT[7], Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~17\, CPU|incrementaPC|Add0~17, Aula08, 1
instance = comp, \CPU|PC|DOUT[8]\, CPU|PC|DOUT[8], Aula08, 1
instance = comp, \ROM|memROM~1\, ROM|memROM~1, Aula08, 1
instance = comp, \ROM|memROM~5\, ROM|memROM~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex0~1\, LOGICADISPLAYS|habilitaHex0~1, Aula08, 1
instance = comp, \FPGA_RESET~input\, FPGA_RESET~input, Aula08, 1
instance = comp, \KEY0~input\, KEY0~input, Aula08, 1
instance = comp, \barramentoLeitura[0]~0\, barramentoLeitura[0]~0, Aula08, 1
instance = comp, \SW9~input\, SW9~input, Aula08, 1
instance = comp, \KEY2~input\, KEY2~input, Aula08, 1
instance = comp, \barramentoLeitura[0]~1\, barramentoLeitura[0]~1, Aula08, 1
instance = comp, \barramentoLeitura[0]~2\, barramentoLeitura[0]~2, Aula08, 1
instance = comp, \SW8~input\, SW8~input, Aula08, 1
instance = comp, \SW0~input\, SW0~input, Aula08, 1
instance = comp, \barramentoLeitura[0]~3\, barramentoLeitura[0]~3, Aula08, 1
instance = comp, \barramentoLeitura[0]~4\, barramentoLeitura[0]~4, Aula08, 1
instance = comp, \KEY3~input\, KEY3~input, Aula08, 1
instance = comp, \KEY1~input\, KEY1~input, Aula08, 1
instance = comp, \barramentoLeitura[0]~7\, barramentoLeitura[0]~7, Aula08, 1
instance = comp, \ROM|memROM~2\, ROM|memROM~2, Aula08, 1
instance = comp, \barramentoLeitura[0]~5\, barramentoLeitura[0]~5, Aula08, 1
instance = comp, \barramentoLeitura[0]~6\, barramentoLeitura[0]~6, Aula08, 1
instance = comp, \CPU|ULA1|Add0~1\, CPU|ULA1|Add0~1, Aula08, 1
instance = comp, \CPU|DECODER|saida~0\, CPU|DECODER|saida~0, Aula08, 1
instance = comp, \CPU|ULA1|Add1~34\, CPU|ULA1|Add1~34, Aula08, 1
instance = comp, \CPU|ULA1|Add1~1\, CPU|ULA1|Add1~1, Aula08, 1
instance = comp, \CPU|ULA1|saida[0]~0\, CPU|ULA1|saida[0]~0, Aula08, 1
instance = comp, \CPU|DECODER|Equal10~0\, CPU|DECODER|Equal10~0, Aula08, 1
instance = comp, \CPU|DECODER|saida~1\, CPU|DECODER|saida~1, Aula08, 1
instance = comp, \CPU|REGA|DOUT[0]\, CPU|REGA|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex0~0\, LOGICADISPLAYS|habilitaHex0~0, Aula08, 1
instance = comp, \LOGICALEDS|habilitaLEDR0a7~0\, LOGICALEDS|habilitaLEDR0a7~0, Aula08, 1
instance = comp, \LOGICALEDS|habilitaLEDR0a7~1\, LOGICALEDS|habilitaLEDR0a7~1, Aula08, 1
instance = comp, \LOGICALEDS|REGLED0a7|DOUT[0]\, LOGICALEDS|REGLED0a7|DOUT[0], Aula08, 1
instance = comp, \SW1~input\, SW1~input, Aula08, 1
instance = comp, \CPU|ULA1|Add0~5\, CPU|ULA1|Add0~5, Aula08, 1
instance = comp, \CPU|ULA1|Add1~5\, CPU|ULA1|Add1~5, Aula08, 1
instance = comp, \CPU|ULA1|saida[1]~1\, CPU|ULA1|saida[1]~1, Aula08, 1
instance = comp, \CPU|REGA|DOUT[1]\, CPU|REGA|DOUT[1], Aula08, 1
instance = comp, \LOGICALEDS|REGLED0a7|DOUT[1]\, LOGICALEDS|REGLED0a7|DOUT[1], Aula08, 1
instance = comp, \SW2~input\, SW2~input, Aula08, 1
instance = comp, \CPU|ULA1|Add0~9\, CPU|ULA1|Add0~9, Aula08, 1
instance = comp, \CPU|ULA1|Add1~9\, CPU|ULA1|Add1~9, Aula08, 1
instance = comp, \CPU|ULA1|saida[2]~2\, CPU|ULA1|saida[2]~2, Aula08, 1
instance = comp, \CPU|REGA|DOUT[2]\, CPU|REGA|DOUT[2], Aula08, 1
instance = comp, \LOGICALEDS|REGLED0a7|DOUT[2]\, LOGICALEDS|REGLED0a7|DOUT[2], Aula08, 1
instance = comp, \DECODER_BLOCOS|Equal7~0\, DECODER_BLOCOS|Equal7~0, Aula08, 1
instance = comp, \SW3~input\, SW3~input, Aula08, 1
instance = comp, \CPU|ULA1|Add0~13\, CPU|ULA1|Add0~13, Aula08, 1
instance = comp, \CPU|ULA1|Add1~13\, CPU|ULA1|Add1~13, Aula08, 1
instance = comp, \CPU|ULA1|saida[3]~3\, CPU|ULA1|saida[3]~3, Aula08, 1
instance = comp, \CPU|REGA|DOUT[3]\, CPU|REGA|DOUT[3], Aula08, 1
instance = comp, \LOGICALEDS|REGLED0a7|DOUT[3]\, LOGICALEDS|REGLED0a7|DOUT[3], Aula08, 1
instance = comp, \SW4~input\, SW4~input, Aula08, 1
instance = comp, \CPU|ULA1|Add0~17\, CPU|ULA1|Add0~17, Aula08, 1
instance = comp, \CPU|ULA1|Add1~17\, CPU|ULA1|Add1~17, Aula08, 1
instance = comp, \CPU|ULA1|saida[4]~4\, CPU|ULA1|saida[4]~4, Aula08, 1
instance = comp, \CPU|REGA|DOUT[4]\, CPU|REGA|DOUT[4], Aula08, 1
instance = comp, \LOGICALEDS|REGLED0a7|DOUT[4]\, LOGICALEDS|REGLED0a7|DOUT[4], Aula08, 1
instance = comp, \SW5~input\, SW5~input, Aula08, 1
instance = comp, \CPU|ULA1|Add0~21\, CPU|ULA1|Add0~21, Aula08, 1
instance = comp, \CPU|ULA1|Add1~21\, CPU|ULA1|Add1~21, Aula08, 1
instance = comp, \CPU|ULA1|saida[5]~5\, CPU|ULA1|saida[5]~5, Aula08, 1
instance = comp, \CPU|REGA|DOUT[5]\, CPU|REGA|DOUT[5], Aula08, 1
instance = comp, \LOGICALEDS|REGLED0a7|DOUT[5]\, LOGICALEDS|REGLED0a7|DOUT[5], Aula08, 1
instance = comp, \SW6~input\, SW6~input, Aula08, 1
instance = comp, \CPU|ULA1|Add0~25\, CPU|ULA1|Add0~25, Aula08, 1
instance = comp, \CPU|ULA1|Add1~25\, CPU|ULA1|Add1~25, Aula08, 1
instance = comp, \CPU|ULA1|saida[6]~6\, CPU|ULA1|saida[6]~6, Aula08, 1
instance = comp, \CPU|REGA|DOUT[6]\, CPU|REGA|DOUT[6], Aula08, 1
instance = comp, \LOGICALEDS|REGLED0a7|DOUT[6]\, LOGICALEDS|REGLED0a7|DOUT[6], Aula08, 1
instance = comp, \SW7~input\, SW7~input, Aula08, 1
instance = comp, \CPU|ULA1|Add0~29\, CPU|ULA1|Add0~29, Aula08, 1
instance = comp, \CPU|ULA1|Add1~29\, CPU|ULA1|Add1~29, Aula08, 1
instance = comp, \CPU|ULA1|saida[7]~7\, CPU|ULA1|saida[7]~7, Aula08, 1
instance = comp, \CPU|REGA|DOUT[7]\, CPU|REGA|DOUT[7], Aula08, 1
instance = comp, \LOGICALEDS|REGLED0a7|DOUT[7]\, LOGICALEDS|REGLED0a7|DOUT[7], Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex1~0\, LOGICADISPLAYS|habilitaHex1~0, Aula08, 1
instance = comp, \LOGICALEDS|REGLED8|DOUT~0\, LOGICALEDS|REGLED8|DOUT~0, Aula08, 1
instance = comp, \LOGICALEDS|REGLED8|DOUT\, LOGICALEDS|REGLED8|DOUT, Aula08, 1
instance = comp, \LOGICALEDS|REGLED9|DOUT~0\, LOGICALEDS|REGLED9|DOUT~0, Aula08, 1
instance = comp, \LOGICALEDS|REGLED9|DOUT\, LOGICALEDS|REGLED9|DOUT, Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex0~2\, LOGICADISPLAYS|habilitaHex0~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY0|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY0|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY0|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY0|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex1~1\, LOGICADISPLAYS|habilitaHex1~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY1|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY1|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY1|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY1|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex2~0\, LOGICADISPLAYS|habilitaHex2~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY2|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY2|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY2|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY2|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex3~0\, LOGICADISPLAYS|habilitaHex3~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY3|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY3|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY3|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY3|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex0~3\, LOGICADISPLAYS|habilitaHex0~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex4~0\, LOGICADISPLAYS|habilitaHex4~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY4|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY4|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY4|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY4|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \LOGICADISPLAYS|habilitaHex5\, LOGICADISPLAYS|habilitaHex5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY5|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY5|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY5|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY5|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
