//IP Functional Simulation Model
//VERSION_BEGIN 14.1 cbx_mgl 2014:12:03:18:06:09:SJ cbx_simgen 2014:12:03:18:04:04:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Altera disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = altsyncram 2 lut 1549 mux21 1506 oper_add 39 oper_decoder 1 oper_less_than 5 oper_mux 37 oper_selector 100 
`timescale 1 ps / 1 ps
module  DE1_SoC_QSYS_vga_alt_vip_vfr_0
	( 
	clock,
	dout_data,
	dout_endofpacket,
	dout_ready,
	dout_startofpacket,
	dout_valid,
	master_address,
	master_burstcount,
	master_clock,
	master_read,
	master_readdata,
	master_readdatavalid,
	master_reset,
	master_waitrequest,
	reset,
	slave_address,
	slave_irq,
	slave_read,
	slave_readdata,
	slave_write,
	slave_writedata) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	output   [23:0]  dout_data;
	output   dout_endofpacket;
	input   dout_ready;
	output   dout_startofpacket;
	output   dout_valid;
	output   [31:0]  master_address;
	output   [5:0]  master_burstcount;
	input   master_clock;
	output   master_read;
	input   [31:0]  master_readdata;
	input   master_readdatavalid;
	input   master_reset;
	input   master_waitrequest;
	input   reset;
	input   [4:0]  slave_address;
	output   slave_irq;
	input   slave_read;
	output   [31:0]  slave_readdata;
	input   slave_write;
	input   [31:0]  slave_writedata;

	wire  [51:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b;
	wire  [31:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_0_11201q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_10_11191q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_11_11190q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_12_11189q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_13_11188q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_14_11187q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_15_11186q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_16_11185q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_17_11184q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_18_11183q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_19_11182q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_1_11200q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_20_11181q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_21_11180q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_22_11179q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_23_11178q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_24_11177q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_25_11176q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_26_11175q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_27_11174q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_28_11173q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_29_11172q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_2_11199q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_30_11171q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_31_11170q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_3_11198q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_4_11197q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_5_11196q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_6_11195q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_7_11194q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_8_11193q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_9_11192q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_0_11100q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_10_11090q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_11_11089q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_12_11088q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_13_11087q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_14_11086q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_15_11085q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_16_11084q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_17_11083q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_18_11082q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_19_11081q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_1_11099q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_20_11080q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_21_11079q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_22_11078q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_23_11077q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_24_11076q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_25_11075q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_26_11074q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_27_11073q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_28_11072q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_29_11071q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_2_11098q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_30_11070q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_31_11069q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_3_11097q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_4_11096q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_5_11095q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_6_11094q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_7_11093q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_8_11092q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_9_11091q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_0_10999q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_10_10989q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_11_10988q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_12_10987q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_13_10986q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_14_10985q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_15_10984q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_16_10983q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_17_10982q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_18_10981q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_19_10980q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_1_10998q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_20_10979q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_21_10978q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_22_10977q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_23_10976q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_24_10975q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_25_10974q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_26_10973q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_27_10972q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_28_10971q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_29_10970q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_2_10997q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_30_10969q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_31_10968q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_3_10996q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_4_10995q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_5_10994q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_6_10993q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_7_10992q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_8_10991q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_9_10990q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_0_11504q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_10_11494q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_11_11493q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_12_11492q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_13_11491q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_14_11490q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_15_11489q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_16_11488q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_17_11487q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_18_11486q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_19_11485q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_1_11503q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_20_11484q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_21_11483q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_22_11482q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_23_11481q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_24_11480q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_25_11479q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_26_11478q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_27_11477q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_28_11476q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_29_11475q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_2_11502q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_30_11474q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_31_11473q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_3_11501q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_4_11500q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_5_11499q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_6_11498q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_7_11497q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_8_11496q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_9_11495q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_0_11403q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_10_11393q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_11_11392q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_12_11391q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_13_11390q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_14_11389q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_15_11388q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_16_11387q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_17_11386q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_18_11385q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_19_11384q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_1_11402q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_20_11383q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_21_11382q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_22_11381q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_23_11380q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_24_11379q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_25_11378q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_26_11377q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_27_11376q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_28_11375q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_29_11374q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_2_11401q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_30_11373q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_31_11372q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_3_11400q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_4_11399q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_5_11398q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_6_11397q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_7_11396q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_8_11395q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_9_11394q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_0_11302q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_10_11292q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_11_11291q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_12_11290q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_13_11289q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_14_11288q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_15_11287q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_16_11286q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_17_11285q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_18_11284q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_19_11283q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_1_11301q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_20_11282q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_21_11281q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_22_11280q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_23_11279q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_24_11278q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_25_11277q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_26_11276q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_27_11275q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_28_11274q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_29_11273q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_2_11300q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_30_11272q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_31_11271q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_3_11299q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_4_11298q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_5_11297q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_6_11296q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_7_11295q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_8_11294q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_9_11293q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_0_15702q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_10_15692q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_11_15691q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_12_15690q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_13_15689q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_14_15688q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15_15687q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_16_15686q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_17_15685q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_18_15684q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_19_15683q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_1_15701q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_20_15682q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_21_15681q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_22_15680q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_23_15679q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_2_15700q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_3_15699q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_4_15698q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_5_15697q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_6_15696q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_7_15695q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_8_15694q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_9_15693q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15704q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15703q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_valid_reg_15678q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_empty_reg_4455q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_0_4353q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_10_4343q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_11_4342q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_12_4341q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_13_4340q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_14_4339q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_15_4338q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_16_4337q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_17_4336q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_18_4335q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_19_4334q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_1_4352q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_20_4333q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_21_4332q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_22_4331q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_23_4330q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_24_4329q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_25_4328q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_26_4327q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_27_4326q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_28_4325q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_29_4324q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_2_4351q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_30_4323q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_31_4322q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_3_4350q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_4_4349q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_5_4348q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_6_4347q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_7_4346q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_8_4345q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_9_4344q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_0_4372q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_10_4362q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_11_4361q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_12_4360q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_13_4359q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_14_4358q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_15_4357q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_16_4356q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_17_4355q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_18_4354q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_1_4371q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_2_4370q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_3_4369q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_4_4368q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_5_4367q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_6_4366q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_7_4365q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_8_4364q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_9_4363q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_mode_0_4374q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_0_4300q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_10_4290q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_11_4289q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_12_4288q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_13_4287q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_14_4286q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_15_4285q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_16_4284q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_17_4283q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_18_4282q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_19_4281q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_1_4299q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_20_4280q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_21_4279q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_22_4278q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_23_4277q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_24_4276q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_25_4275q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_26_4274q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_27_4273q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_28_4272q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_29_4271q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_2_4298q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_30_4270q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_31_4269q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_3_4297q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_4_4296q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_5_4295q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_6_4294q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_7_4293q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_8_4292q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_9_4291q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_0_4319q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_10_4309q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_11_4308q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_12_4307q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_13_4306q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_14_4305q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_15_4304q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_16_4303q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_17_4302q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_18_4301q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_1_4318q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_2_4317q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_3_4316q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_4_4315q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_5_4314q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_6_4313q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_7_4312q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_8_4311q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_9_4310q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_0_4321q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_1_4320q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_0_10898q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_10_10888q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_11_10887q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_12_10886q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_13_10885q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_14_10884q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_15_10883q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_16_10882q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_17_10881q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_18_10880q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_19_10879q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_1_10897q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_20_10878q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_21_10877q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_22_10876q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_23_10875q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_24_10874q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_25_10873q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_26_10872q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_27_10871q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_28_10870q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_29_10869q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_2_10896q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_30_10868q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_31_10867q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_3_10895q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_4_10894q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_5_10893q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_6_10892q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_7_10891q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_8_10890q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_9_10889q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_0_4258q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_10_4248q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_11_4247q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_12_4246q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_13_4245q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_14_4244q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_15_4243q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_16_4242q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_17_4241q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_18_4240q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_19_4239q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_1_4257q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_20_4238q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_21_4237q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_22_4236q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_23_4235q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_24_4234q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_25_4233q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_26_4232q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_27_4231q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_28_4230q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_29_4229q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_2_4256q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_30_4228q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_31_4227q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_3_4255q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_4_4254q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_5_4253q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_6_4252q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_7_4251q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_8_4250q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_9_4249q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_0_4264q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_1_4263q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_2_4262q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_3_4261q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_4_4260q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_5_4259q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_0_4590q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_10_4215q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_11_4214q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_12_4213q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_13_4212q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_14_4211q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_15_4210q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_16_4209q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_17_4208q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_18_4207q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_19_4206q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_1_4224q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_20_4205q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_21_4204q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_22_4203q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_23_4202q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_24_4201q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_25_4200q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_26_4199q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_27_4198q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_28_4197q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_29_4196q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_2_4223q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_30_4195q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_31_4194q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_3_4222q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_4_4221q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_5_4220q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_6_4219q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_7_4218q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_8_4217q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_9_4216q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_0_4193q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_1_4192q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_2_4191q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_3_4190q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_4_4189q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_5_4188q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_4187q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6541q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_0_10797q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_10_10787q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_11_10786q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_12_10785q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_13_10784q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_14_10783q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_15_10782q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_16_10781q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_17_10780q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_18_10779q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_19_10778q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_1_10796q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_20_10777q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_21_10776q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_22_10775q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_23_10774q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_24_10773q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_25_10772q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_26_10771q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_27_10770q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_28_10769q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_29_10768q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_2_10795q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_30_10767q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_31_10766q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_3_10794q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_4_10793q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_5_10792q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_6_10791q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_7_10790q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_8_10789q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_9_10788q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_6112q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6103q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6102q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6099q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6098q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_0_0_6131q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_1_0_6130q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_2_0_6129q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_3_0_6128q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_4_0_6127q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6055q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_6047q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6077q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_13_7196q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_17_7192q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_1_7208q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_20_7189q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_22_7187q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_24_7185q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_29_7180q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_33_7176q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_36_7173q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_38_7171q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_40_7169q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_45_7164q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_49_7160q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_4_7205q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_6_7203q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_8_7201q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_13_7144q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_17_7140q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_1_7156q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_20_7137q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_22_7135q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_24_7133q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_29_7128q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_33_7124q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_36_7121q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_38_7119q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_40_7117q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_45_7112q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_49_7108q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_4_7153q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_6_7151q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_8_7149q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_13_7092q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_17_7088q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_1_7104q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_20_7085q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_22_7083q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_24_7081q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_29_7076q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_33_7072q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_36_7069q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_38_7067q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_40_7065q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_45_7060q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_49_7056q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_4_7101q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_6_7099q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_8_7097q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_1_7435q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6559q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6558q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6557q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6556q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6517q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6539q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_6152q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_0_5900q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_1_5917q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_5353q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_1_5359q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_2_5358q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_3_5357q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_4_5356q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_5_5355q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_6_5354q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_5352q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_1_5330q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_2_5329q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_3_5328q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_4_5327q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_5324q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_1_5323q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_2_5322q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_3_5321q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_4_5320q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_5_5319q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_6_5318q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_5317q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_1_5316q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_2_5315q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_3_5314q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_4_5313q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_5_5312q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_6_5311q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_5194q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_1_5192q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_2_5191q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_3_5190q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_4_5189q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_5_5188q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_6_5187q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_5078q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_1_5047q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_2_5046q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_3_5045q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_4_5044q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_5_5043q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_6_5042q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_5012q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_1_5009q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_2_5008q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_3_5007q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_4_5006q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_5_5005q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_6_5004q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_5108q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_5094q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_2_5093q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_3_5092q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_4_5091q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_5_5090q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_6_5089q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_5383q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_1_5432q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_2_5431q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_3_5430q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_4_5429q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5_5428q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_0_4180q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_1_3951q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_2_3950q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3_3949q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_4_3948q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_5_3947q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_6_3946q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_1_4185q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_2_4184q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3_4183q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_4_4182q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_5_4181q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_0_8073q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_10_8063q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_11_8062q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_12_8061q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_13_8060q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_14_8059q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_15_8058q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_16_8057q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_17_8056q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_18_8055q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_19_8054q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_1_8072q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_20_8053q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_21_8052q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_22_8051q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_23_8050q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_24_8049q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_25_8048q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_26_8047q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_27_8046q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_28_8045q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_29_8044q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_2_8071q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_30_8043q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_31_8042q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_3_8070q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_4_8069q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_5_8068q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_6_8067q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7_8066q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_8_8065q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_9_8064q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_0_8092q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_10_8082q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_11_8081q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_12_8080q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_13_8079q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_14_8078q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_15_8077q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_16_8076q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_17_8075q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_18_8074q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_1_8091q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_2_8090q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_3_8089q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_4_8088q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_5_8087q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_6_8086q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7_8085q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_8_8084q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_9_8083q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_0_8111q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_10_8101q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_11_8100q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_12_8099q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_13_8098q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_14_8097q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_15_8096q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_16_8095q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_17_8094q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_18_8093q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_1_8110q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_2_8109q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_3_8108q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_4_8107q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_5_8106q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_6_8105q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7_8104q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_8_8103q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_9_8102q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_0_8164q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_10_8125q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_11_8124q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_12_8123q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_13_8122q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_14_8121q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_15_8120q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_16_8119q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_17_8118q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_18_8117q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_19_8116q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_1_8134q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_20_8115q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_21_8114q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_22_8113q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_23_8112q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_2_8133q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_3_8132q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_4_8131q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_5_8130q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_6_8129q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7_8128q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_8_8127q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_9_8126q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_0_10696q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_10_10686q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_11_10685q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_12_10684q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_13_10683q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_14_10682q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_15_10681q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_16_10680q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_17_10679q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_18_10678q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_19_10677q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_1_10695q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_20_10676q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_21_10675q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_22_10674q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_23_10673q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_24_10672q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_25_10671q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_26_10670q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_27_10669q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_28_10668q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_29_10667q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_2_10694q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_30_10666q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_31_10665q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_3_10693q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_4_10692q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_5_10691q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_6_10690q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_7_10689q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_8_10688q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_9_10687q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_0_8020q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_1_8019q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_2_8018q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_5310q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_1_5309q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_2_5308q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_3_5307q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_4_5306q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_5_5305q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_6_5304q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_4997q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_1_4980q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_2_4979q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_3_4978q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_4_4977q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_5_4976q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_6_4975q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_5422q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_1_5407q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_2_5406q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_3_5405q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_4_5404q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5_5403q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_0_7605q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_10_7595q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_11_7594q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_12_7593q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_13_7592q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_14_7591q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_15_7590q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_16_7589q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_17_7588q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_18_7587q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_19_7586q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_1_7604q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_20_7585q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_21_7584q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_22_7583q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_23_7582q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_2_7603q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_3_7602q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_4_7601q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_5_7600q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_6_7599q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_7_7598q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_8_7597q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_9_7596q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay0_7611q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay0_7609q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay0_7607q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_0_9105q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_10_9095q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_11_9094q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_12_9093q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_13_9092q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_14_9091q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_15_9090q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_16_9089q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_17_9088q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_18_9087q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_1_9104q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_2_9103q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_3_9102q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_4_9101q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_5_9100q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_6_9099q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_7_9098q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_8_9097q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_9_9096q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_15581q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5119q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_enables_0_8667q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_0_10033q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_10_10023q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_11_10022q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_12_10021q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_13_10020q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_14_10019q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_15_10018q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_1_10032q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_2_10031q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_3_10030q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_4_10029q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_5_10028q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_6_10027q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_7_10026q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_8_10025q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9_10024q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_0_10037q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_1_10036q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_2_10035q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_3_10034q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_0_10017q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_10_10007q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_11_10006q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_12_10005q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_13_10004q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_14_10003q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_15_10002q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_1_10016q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_2_10015q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_3_10014q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_4_10013q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_5_10012q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_6_10011q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_7_10010q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_8_10009q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9_10008q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_0_9003q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_10_8993q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_11_8992q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_12_8991q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_13_8990q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_14_8989q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_15_8988q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_16_8987q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_17_8986q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_18_8985q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_1_9002q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_2_9001q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_3_9000q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_4_8999q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_5_8998q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_6_8997q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_7_8996q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_8_8995q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_9_8994q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_0_8901q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_1_8900q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_2_8899q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_3_8898q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_0_8800q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_10_8790q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_11_8789q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_12_8788q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_13_8787q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_14_8786q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_15_8785q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_16_8784q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_17_8783q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_18_8782q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_19_8781q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_1_8799q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_20_8780q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_21_8779q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_22_8778q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_23_8777q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_24_8776q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_25_8775q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_26_8774q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_27_8773q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_28_8772q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_29_8771q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_2_8798q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_30_8770q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_31_8769q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_3_8797q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_4_8796q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_5_8795q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_6_8794q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_7_8793q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_8_8792q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_9_8791q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_0_10632q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10_10585q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_11_10584q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_12_10583q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_13_10582q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_14_10581q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_15_10580q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_16_10579q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_17_10578q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_18_10577q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_19_10576q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_1_10594q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_20_10575q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_21_10574q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_22_10573q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_23_10572q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_24_10571q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_25_10570q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_26_10569q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_27_10568q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_28_10567q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_29_10566q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_2_10593q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_30_10565q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_31_10564q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_3_10592q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_4_10591q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_5_10590q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_6_10589q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_7_10588q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_8_10587q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_9_10586q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_0_12415q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_10_12405q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_11_12404q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_12_12403q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_13_12402q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_14_12401q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_15_12400q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_16_12399q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_17_12398q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_18_12397q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_19_12396q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_1_12414q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_20_12395q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_21_12394q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_22_12393q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_23_12392q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_24_12391q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_25_12390q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_26_12389q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_27_12388q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_28_12387q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_29_12386q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_2_12413q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_30_12385q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_31_12384q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_3_12412q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_4_12411q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_5_12410q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_6_12409q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_7_12408q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_8_12407q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_9_12406q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_0_12313q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_10_12303q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_11_12302q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_12_12301q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_13_12300q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_14_12299q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_15_12298q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_16_12297q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_17_12296q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_18_12295q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_19_12294q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_1_12312q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_20_12293q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_21_12292q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_22_12291q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_23_12290q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_24_12289q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_25_12288q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_26_12287q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_27_12286q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_28_12285q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_29_12284q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_2_12311q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_30_12283q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_31_12282q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_3_12310q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_4_12309q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_5_12308q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_6_12307q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_7_12306q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_8_12305q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_9_12304q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_0_12211q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_10_12201q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_11_12200q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_12_12199q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_13_12198q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_14_12197q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_15_12196q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_16_12195q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_17_12194q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_18_12193q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_19_12192q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_1_12210q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_20_12191q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_21_12190q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_22_12189q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_23_12188q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_24_12187q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_25_12186q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_26_12185q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_27_12184q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_28_12183q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_29_12182q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_2_12209q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_30_12181q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_31_12180q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_3_12208q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_4_12207q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_5_12206q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_6_12205q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_7_12204q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_8_12203q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_9_12202q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_enables_0_10563q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_0_12110q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_10_12100q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_11_12099q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_12_12098q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_13_12097q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_14_12096q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_15_12095q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_16_12094q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_17_12093q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_18_12092q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_19_12091q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_1_12109q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_20_12090q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_21_12089q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_22_12088q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_23_12087q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_24_12086q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_25_12085q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_26_12084q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_27_12083q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_28_12082q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_29_12081q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_2_12108q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_30_12080q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_31_12079q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_3_12107q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_4_12106q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_5_12105q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_6_12104q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_7_12103q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_8_12102q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_9_12101q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_0_12009q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_10_11999q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_11_11998q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_12_11997q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_13_11996q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_14_11995q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_15_11994q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_16_11993q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_17_11992q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_18_11991q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_19_11990q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_1_12008q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_20_11989q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_21_11988q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_22_11987q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_23_11986q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_24_11985q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_25_11984q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_26_11983q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_27_11982q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_28_11981q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_29_11980q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_2_12007q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_30_11979q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_31_11978q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_3_12006q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_4_12005q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_5_12004q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_6_12003q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_7_12002q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_8_12001q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_9_12000q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_0_11908q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_10_11898q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_11_11897q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_12_11896q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_13_11895q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_14_11894q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_15_11893q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_16_11892q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_17_11891q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_18_11890q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_19_11889q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_1_11907q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_20_11888q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_21_11887q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_22_11886q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_23_11885q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_24_11884q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_25_11883q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_26_11882q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_27_11881q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_28_11880q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_29_11879q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_2_11906q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_30_11878q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_31_11877q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_3_11905q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_4_11904q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_5_11903q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_6_11902q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_7_11901q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_8_11900q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_9_11899q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_0_14939q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_10_14924q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_11_14923q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_16_14885q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_17_14921q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_18_14920q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_19_14919q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_1_14928q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_24_14881q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_25_14917q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_26_14916q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_27_14915q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_2_14927q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_32_14877q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_33_14913q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_34_14912q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_35_14911q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_3_14926q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_40_14873q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_41_14909q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_42_14908q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_43_14907q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_48_14869q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_49_14905q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_50_14904q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_51_14903q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_56_14865q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_57_14901q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_58_14900q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_59_14899q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_64_14860q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_65_14897q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_66_14896q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_67_14895q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_8_14889q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_9_14925q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_0_11807q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_10_11797q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_11_11796q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_12_11795q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_13_11794q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_14_11793q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_15_11792q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_16_11791q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_17_11790q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_18_11789q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_19_11788q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_1_11806q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_20_11787q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_21_11786q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_22_11785q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_23_11784q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_24_11783q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_25_11782q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_26_11781q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_27_11780q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_28_11779q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_29_11778q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_2_11805q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_30_11777q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_31_11776q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_3_11804q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_4_11803q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_5_11802q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_6_11801q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_7_11800q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_8_11799q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_9_11798q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_0_11706q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_10_11696q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_11_11695q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_12_11694q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_13_11693q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_14_11692q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_15_11691q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_16_11690q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_17_11689q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_18_11688q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_19_11687q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_1_11705q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_20_11686q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_21_11685q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_22_11684q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_23_11683q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_24_11682q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_25_11681q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_26_11680q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_27_11679q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_28_11678q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_29_11677q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_2_11704q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_30_11676q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_31_11675q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_3_11703q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_4_11702q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_5_11701q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_6_11700q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_7_11699q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_8_11698q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_9_11697q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_0_11605q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_10_11595q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_11_11594q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_12_11593q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_13_11592q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_14_11591q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_15_11590q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_16_11589q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_17_11588q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_18_11587q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_19_11586q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_1_11604q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_20_11585q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_21_11584q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_22_11583q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_23_11582q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_24_11581q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_25_11580q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_26_11579q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_27_11578q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_28_11577q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_29_11576q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_2_11603q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_30_11575q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_31_11574q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_3_11602q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_4_11601q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_5_11600q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_6_11599q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_7_11598q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_8_11597q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_9_11596q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_1_12430q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_reg_15650q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_image_packet_15580q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_reg_15707q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8666q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_8017q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_0_8189q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_10_8179q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_11_8178q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_12_8177q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_13_8176q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_14_8175q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_15_8174q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_16_8173q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_17_8172q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_18_8171q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_19_8170q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_1_8188q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_20_8169q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_21_8168q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_22_8167q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_23_8166q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_2_8187q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_3_8186q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_4_8185q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_5_8184q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_6_8183q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_7_8182q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_8_8181q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_9_8180q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_d1_8006q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_8014q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_8016q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_8015q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_0_8041q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_10_8031q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_11_8030q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_12_8029q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_13_8028q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_14_8027q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_15_8026q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_16_8025q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_17_8024q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_18_8023q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_1_8040q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_2_8039q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_3_8038q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_4_8037q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_5_8036q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_6_8035q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7_8034q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_8_8033q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_9_8032q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_sop_out_d1_8190q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_6116q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_6115q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_6114q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_6113q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6095q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_6066q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6050q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_full_reg_6068q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_6075q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6555q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6512q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_6143q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_5271q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_1_5278q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_2_5277q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_3_5276q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_4_5275q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_5_5274q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_6_5273q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_5264q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_1_5234q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_2_5233q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_3_5232q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_4_5231q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_5228q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_1_5227q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_2_5226q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_3_5225q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_4_5224q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_5_5223q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_6_5222q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_5221q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_1_5220q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_2_5219q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_3_5218q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_4_5217q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_5_5216q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_6_5215q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_5035q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_1_5024q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_2_5023q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_3_5022q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_4_5021q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_5_5020q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_6_5019q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_5117q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_1_5126q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_2_5125q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_3_5124q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_4_5123q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_5_5122q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_6_5121q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9924q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_10_9958q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_11_9957q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_12_9956q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_13_9955q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_14_9954q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_15_9953q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_16_9952q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_17_9951q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_18_9950q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_19_9949q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_20_9948q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_21_9947q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_22_9946q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_23_9945q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_24_9944q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_25_9943q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_26_9942q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_27_9941q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_28_9940q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_29_9939q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_2_9966q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_30_9938q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_31_9937q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_3_9965q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_4_9964q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_5_9963q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_6_9962q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_7_9961q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_8_9960q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9_9959q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_10038q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q;
	reg	de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10461m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10462m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10463m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10464m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10465m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10466m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10467m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10468m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10469m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10470m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10471m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10472m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10473m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10424m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_10418m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_10419m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15596m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15597m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15598m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15599m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15600m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15601m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15602m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15603m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15604m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15605m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15606m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15607m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15608m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15609m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15610m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15611m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15612m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15613m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15614m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15615m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15616m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15617m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15618m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15619m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15621m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15620m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_valid_reg_15595m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8527m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8530m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_8523m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_8524m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_7812m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_7825m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7717m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7718m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7719m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7720m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7721m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7722m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7723m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7724m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7725m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7726m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7727m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7728m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7729m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7730m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7731m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7732m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7733m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7734m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7735m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7736m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7737m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7738m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7739m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7740m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7741m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7742m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7743m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7744m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7745m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7746m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7747m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7748m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7893m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7894m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7895m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7896m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7897m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7898m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7900m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7901m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7902m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7903m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7904m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7905m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7906m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7907m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7908m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7909m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7910m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7911m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7913m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7914m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7915m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7916m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7917m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7918m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7919m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7920m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7921m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7922m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7923m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7924m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7926m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7927m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7749m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7750m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7751m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7752m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7753m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7754m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7755m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7756m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7757m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7758m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7759m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7760m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7761m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7762m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7763m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7764m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7765m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7766m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7767m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7928m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7929m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7930m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7931m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7932m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7933m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7934m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7935m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7936m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7937m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7939m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7940m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7941m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7942m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7943m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7944m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7945m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7946m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7947m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_7860m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_0_8161m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_10_8151m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_11_8150m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_12_8149m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_13_8148m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_14_8147m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_15_8146m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_16_8145m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_17_8144m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_18_8143m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_19_8142m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_1_8160m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_20_8141m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_21_8140m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_22_8139m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_23_8138m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_2_8159m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_3_8158m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_4_8157m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_5_8156m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_6_8155m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_7_8154m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_8_8153m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_9_8152m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_7712m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_7856m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_8162m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_7813m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_7819m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7768m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7769m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7770m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7771m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7772m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7773m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7774m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7775m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7776m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7777m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7778m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7779m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7780m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7781m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7782m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7783m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7784m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7785m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7786m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7948m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7949m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7950m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7952m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7953m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7954m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7955m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7956m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7957m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7958m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7959m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7960m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7961m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7962m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7963m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7965m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7966m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7967m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7968m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7788m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7789m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7790m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7791m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7792m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7793m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7794m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7795m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7796m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7797m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7798m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7799m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7800m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7801m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7802m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7803m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7804m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7805m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7806m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7807m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7808m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7809m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7810m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7811m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7829m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7830m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7831m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7832m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7833m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7834m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7835m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7836m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7837m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7838m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7839m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7840m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7841m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7842m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7843m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7844m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7845m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7846m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7847m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7848m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7849m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7850m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7851m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7852m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_7714m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_7861m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_7814m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_7826m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_7828m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7684m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7685m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7686m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7687m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7688m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7689m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7690m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7691m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7692m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7693m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7694m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7695m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7696m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7697m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7698m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7699m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7700m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7701m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7702m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7864m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7866m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7867m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7868m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7869m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7870m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7871m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7872m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7873m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7874m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7875m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7876m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7877m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7879m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7880m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7881m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7882m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7883m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7884m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_sop_out_8163m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7815m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7816m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7817m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7818m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7862m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7863m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_0_4428m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_10_4418m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_11_4417m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_12_4416m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_13_4415m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_14_4414m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_15_4413m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_16_4412m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_17_4411m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_18_4410m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_19_4409m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_1_4427m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_20_4408m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_21_4407m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_22_4406m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_23_4405m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_24_4404m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_25_4403m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_26_4402m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_27_4401m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_28_4400m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_29_4399m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_2_4426m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_30_4398m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_31_4397m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_3_4425m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_4_4424m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_5_4423m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_6_4422m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_7_4421m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_8_4420m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_9_4419m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_0_4395m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_10_4385m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_11_4384m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_12_4383m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_13_4382m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_14_4381m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_15_4380m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_16_4379m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_17_4378m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_18_4377m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_1_4394m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_2_4393m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_3_4392m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_4_4391m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_5_4390m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_6_4389m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_7_4388m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_8_4387m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_9_4386m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_6071m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_6062m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_6041m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_6044m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7363m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7364m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7365m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7366m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6575m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6576m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6577m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6578m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6579m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6580m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6581m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6582m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6583m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6584m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6585m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6586m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6587m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6588m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6589m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6590m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6591m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6592m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6593m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6594m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6595m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6596m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6597m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6598m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6599m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6600m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6601m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6602m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6603m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6604m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6605m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6606m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6607m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6608m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6609m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6610m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6611m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6612m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6613m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6614m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6615m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6616m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6617m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6618m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6619m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6620m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6621m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6622m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6623m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6624m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6625m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6626m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6627m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6628m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6629m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6630m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6631m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6632m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6633m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6634m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6635m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6636m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6637m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6638m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6639m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6640m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6641m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6642m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6643m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6644m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6645m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6646m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6647m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6648m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6649m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6650m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6651m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6652m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6653m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6654m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6655m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6656m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6657m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6658m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6659m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6660m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6661m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6662m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6663m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6664m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6665m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6666m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6667m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6668m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6669m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6670m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6671m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6672m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6673m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6674m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6675m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6676m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6677m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6678m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6683m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6684m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6685m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6686m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6687m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6688m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6689m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6690m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6691m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6692m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6693m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6694m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6695m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6696m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6697m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6698m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6699m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6700m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6701m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6702m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6703m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6704m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6705m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6706m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6707m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6708m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6709m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6710m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6711m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6712m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6713m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6714m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6715m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6716m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6717m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6718m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6719m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6720m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6721m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6722m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6723m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6724m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6725m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6726m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6727m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6728m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6729m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6730m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6731m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6732m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6733m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6734m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6735m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6736m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6737m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6738m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6739m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6740m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6741m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6742m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6743m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6744m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6745m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6746m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6747m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6748m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6749m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6750m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6751m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6752m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6753m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6754m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6755m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6756m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6757m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6758m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6759m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6760m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6761m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6762m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6763m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6764m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6765m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6766m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6767m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6768m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6769m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6770m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6771m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6772m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6773m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6774m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6775m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6776m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6777m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6778m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6779m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6780m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6781m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6782m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6783m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6784m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6785m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6786m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6795m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6796m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6797m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6798m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6799m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6800m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6801m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6802m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6803m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6804m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6805m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6806m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6807m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6808m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6809m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6810m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6811m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6812m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6813m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6814m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6815m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6816m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6817m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6818m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6819m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6820m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6821m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6822m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6823m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6824m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6825m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6826m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6827m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6828m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6829m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6830m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6831m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6832m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6833m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6834m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6835m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6836m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6837m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6838m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6839m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6840m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6841m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6842m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6843m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6844m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6845m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6846m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6847m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6848m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6849m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6850m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6851m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6852m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6853m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6854m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6855m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6856m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6857m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6858m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6859m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6860m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6861m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6862m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6863m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6864m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6865m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6866m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6867m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6868m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6869m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6870m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6871m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6872m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6873m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6874m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6875m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6876m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6877m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6878m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6879m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6880m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6881m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6882m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6883m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6884m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6885m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6886m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6887m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6888m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6889m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6890m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6891m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6892m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6893m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6894m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6895m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6896m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6897m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6898m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_6533m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_6506m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_6146m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_6149m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5910m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5911m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5912m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5913m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5097m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5098m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5099m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5100m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5101m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5102m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5103m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5060m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5061m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5062m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5063m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5064m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5065m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5066m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4955m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4956m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4957m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4958m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4959m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4960m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4961m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4982m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4983m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4984m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4985m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4986m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4987m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4988m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5386m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5387m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5388m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5389m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5390m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5391m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5409m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5410m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5411m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5412m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5413m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5414m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_0_4575m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_10_4565m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_11_4564m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_12_4563m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_13_4562m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_14_4561m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_15_4560m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_16_4559m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_17_4558m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_18_4557m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_19_4556m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_1_4574m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_20_4555m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_21_4554m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_22_4553m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_23_4552m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_24_4551m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_25_4550m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_26_4549m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_27_4548m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_28_4547m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_29_4546m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_2_4573m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_30_4545m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_31_4544m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_3_4572m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_4_4571m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_5_4570m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_6_4569m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_7_4568m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_8_4567m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_9_4566m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_0_4587m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_1_4586m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_2_4585m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_3_4584m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4514m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4517m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4518m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4519m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4520m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4521m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4522m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4523m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4524m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4525m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4526m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4527m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4528m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4535m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4536m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4537m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4538m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4539m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4540m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4_4583m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_5_4582m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_0_4447m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_10_4437m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_11_4436m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_12_4435m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_13_4434m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_14_4433m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_15_4432m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_16_4431m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_17_4430m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_18_4429m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_1_4446m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_2_4445m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_3_4444m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_4_4443m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_5_4442m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_6_4441m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_7_4440m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_8_4439m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_9_4438m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3932m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3933m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3934m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3935m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3936m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3937m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3938m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3939m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3940m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3941m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3942m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3943m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3944m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3945m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_0_3927m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_1_3926m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_2_3925m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_3_3924m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_4_3923m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_5_3922m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_6_3921m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_0_4488m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_10_4478m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_11_4477m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_12_4476m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_13_4475m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_14_4474m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_15_4473m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_16_4472m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_17_4471m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_18_4470m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_19_4469m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_1_4487m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_20_4468m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_21_4467m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_22_4466m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_23_4465m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_24_4464m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_25_4463m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_26_4462m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_27_4461m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_28_4460m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_29_4459m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_2_4486m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_30_4458m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_31_4457m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_3_4485m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_4_4484m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_5_4483m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_6_4482m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_7_4481m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_8_4480m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_9_4479m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_0_4507m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_10_4497m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_11_4496m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_12_4495m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_13_4494m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_14_4493m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_15_4492m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_16_4491m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_17_4490m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_18_4489m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_1_4506m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_2_4505m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_3_4504m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_4_4503m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_5_4502m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_6_4501m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_7_4500m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_8_4499m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_9_4498m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_1_4448m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4854m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_next_4541m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_next_4543m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_write_next_4542m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3980m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3981m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3982m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3983m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3984m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3985m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3986m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3987m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3988m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3989m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3990m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3991m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_0_4581m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_1_4580m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_2_4579m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_3_4578m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4529m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4530m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4531m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4532m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4533m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4534m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4_4577m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_5_4576m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7449m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7450m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7451m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7452m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7453m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7454m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7455m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7456m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7457m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7458m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7459m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7460m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7461m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7462m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7463m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7464m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7465m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7466m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7467m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7468m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7469m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7470m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7471m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7472m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7473m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7474m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7475m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7476m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7477m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7478m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7479m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7480m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7481m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7482m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7483m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7484m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7485m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7486m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7487m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7488m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7489m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7490m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7491m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7492m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7493m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7494m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7495m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7496m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7497m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7498m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7499m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7500m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7501m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7502m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7503m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7504m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7505m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7506m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7507m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7508m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7509m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7510m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7511m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7512m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7513m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7514m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7515m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7516m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7517m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7518m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7519m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7520m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_7447m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_7448m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14953m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15299m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15289m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15288m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15287m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_13_15286m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14964m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14965m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14966m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14967m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14968m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14969m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14970m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14971m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14972m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14973m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14974m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14975m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14976m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14977m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14978m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14979m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14980m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14981m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14982m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14983m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14984m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14985m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14986m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14987m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14988m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14989m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14990m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14991m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14992m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14993m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14994m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14995m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14996m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14997m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14998m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14999m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14_15285m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15000m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15001m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15002m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15003m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15004m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15005m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15006m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15007m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15008m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15009m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15010m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15011m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15012m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15013m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15014m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15015m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15016m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15017m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15018m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15019m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15020m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15021m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15022m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15023m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15024m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15025m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15026m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15027m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15028m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15029m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15030m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15031m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15032m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15033m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15034m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15035m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15036m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15037m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15038m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15039m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15040m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15041m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15042m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15043m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15044m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15045m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15046m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15047m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15048m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15049m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15050m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15051m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15052m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15053m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15054m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15055m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15056m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15057m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15058m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15059m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15060m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15061m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15062m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15063m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15064m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15065m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15066m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15067m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15068m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15069m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15070m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15071m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15072m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15073m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15074m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15075m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15076m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15077m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15078m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15079m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15080m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15081m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15082m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15083m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15084m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15085m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15086m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15087m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15088m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15089m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15090m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15091m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15092m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15093m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15094m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15095m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15096m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15097m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15098m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15099m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15100m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15101m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15102m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15103m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15104m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15105m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15106m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15107m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15108m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15109m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15110m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15111m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15112m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15113m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15114m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15115m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15116m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15117m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15118m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15119m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15120m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15121m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15122m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15123m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15124m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15125m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15126m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15127m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15128m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15129m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15130m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15131m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15132m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15133m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15134m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15135m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15136m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15137m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15138m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15139m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15140m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15141m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15142m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15143m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15144m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15145m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15146m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15147m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15148m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15149m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15150m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15151m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15152m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15153m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15154m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15155m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15156m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15157m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15158m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15159m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15160m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15161m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15162m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15163m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15164m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15165m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15166m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15167m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15168m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15169m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15170m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15171m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15172m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15173m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15174m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15175m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15176m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15177m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15178m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15179m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15180m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15181m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15182m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15183m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15184m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15185m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15186m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15187m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15188m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15189m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15190m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15191m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15192m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15193m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15194m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15195m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15196m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15197m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15198m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15199m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15200m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15201m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15202m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15203m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15204m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15205m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15206m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15207m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15208m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15209m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15210m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15211m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15212m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15213m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15214m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15215m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15216m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15217m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15218m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15219m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15220m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15221m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15222m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15223m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15224m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15225m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15226m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15227m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15228m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15229m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15230m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15231m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15232m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15233m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15234m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15235m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15236m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15237m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15238m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15239m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15240m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15241m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15242m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15243m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15244m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15245m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15246m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15247m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15248m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15249m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15250m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15251m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15252m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15253m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15254m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15255m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15256m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15257m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15258m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15259m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15260m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15261m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15262m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15263m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15264m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15265m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15266m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15267m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15268m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15269m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15270m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15271m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15272m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15273m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15274m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15275m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15_15284m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_16_15283m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_17_15282m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_18_15281m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_19_15280m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15298m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_20_15279m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_21_15278m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_22_15277m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15276m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15297m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15296m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15295m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15294m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15293m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15292m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15291m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15290m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_0_15336m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_10_15326m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_11_15325m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_12_15324m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_13_15323m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_14_15322m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_15_15321m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_16_15320m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_17_15319m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_18_15318m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_19_15317m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_1_15335m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_20_15316m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_21_15315m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_22_15314m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_23_15313m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_2_15334m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_3_15333m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_4_15332m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_5_15331m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_6_15330m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_7_15329m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_8_15328m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_9_15327m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_eop_15338m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_sop_15337m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_valid_15312m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_eop_15307m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_14931m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9655m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9798m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9706m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9707m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9708m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9709m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9710m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9711m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9712m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9713m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9714m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9715m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9716m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9717m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9718m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9719m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9720m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9721m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9722m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9723m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9724m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9725m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9658m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9659m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9660m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9661m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9662m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9663m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9664m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9665m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9666m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9667m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9668m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9669m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9670m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9671m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9672m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9673m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9674m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9675m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9676m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9677m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9678m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9679m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9680m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9681m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9682m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9683m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9684m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9685m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9686m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9687m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9688m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9689m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9726m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9727m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9728m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9729m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9730m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9731m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9732m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9733m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9734m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9735m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9736m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9737m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9738m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9739m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9740m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9741m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9742m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9743m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9744m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9745m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9746m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9747m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9748m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9749m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9750m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9751m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9752m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9753m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9754m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9755m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9756m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9757m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9758m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9759m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9760m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9761m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9762m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9763m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9764m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9765m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9766m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9767m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9768m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9769m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9770m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9771m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9772m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9773m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9774m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9775m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9776m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9777m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9778m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9779m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9780m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9781m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9782m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9783m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9784m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9785m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9786m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9787m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9788m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9789m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_9656m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_9797m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9648m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9649m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9650m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9651m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9652m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9653m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9654m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9790m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9791m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9792m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9793m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9794m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9795m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9796m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9690m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9691m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9692m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9693m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9694m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9695m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9696m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9697m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9698m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9699m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9700m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9701m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9702m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9703m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9704m_dataout;
	wire	wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9705m_dataout;
	wire  [5:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o;
	wire  [20:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o;
	wire  [18:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o;
	wire  [7:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920_o;
	wire  [6:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930_o;
	wire  [18:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931_o;
	wire  [7:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add3_3959_o;
	wire  [6:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979_o;
	wire  [29:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o;
	wire  [19:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o;
	wire  [1:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add0_5905_o;
	wire  [2:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add1_5909_o;
	wire  [1:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add2_5918_o;
	wire  [0:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_6040_o;
	wire  [0:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6043_o;
	wire  [1:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6052_o;
	wire  [1:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_6057_o;
	wire  [0:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_6061_o;
	wire  [1:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_6064_o;
	wire  [1:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6070_o;
	wire  [0:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6072_o;
	wire  [2:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_7348_o;
	wire  [1:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_7358_o;
	wire  [0:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_6145_o;
	wire  [0:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_6148_o;
	wire  [0:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6505_o;
	wire  [1:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6514_o;
	wire  [1:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6532_o;
	wire  [0:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6534_o;
	wire  [6:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954_o;
	wire  [6:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981_o;
	wire  [7:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_5032_o;
	wire  [7:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055_o;
	wire  [6:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059_o;
	wire  [7:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074_o;
	wire  [7:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096_o;
	wire  [6:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o;
	wire  [5:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385_o;
	wire  [5:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408_o;
	wire  [31:0]   wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_lessthan0_5919_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan0_3965_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan1_4510_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_lessthan0_15305_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux0_10427_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux10_10437_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux11_10438_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux12_10439_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux13_10440_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux14_10441_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux15_10442_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux16_10443_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux17_10444_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux18_10445_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux19_10446_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux1_10428_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux20_10447_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux21_10448_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux22_10449_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux23_10450_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux24_10451_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux25_10452_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux26_10453_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux27_10454_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux28_10455_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux29_10456_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux2_10429_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux30_10457_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux31_10458_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux3_10430_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux4_10431_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux5_10432_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux6_10433_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux7_10434_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux8_10435_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux9_10436_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux0_14934_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux1_14935_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux2_14936_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux3_14937_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux4_14938_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector0_10476_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector10_10486_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector11_10487_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector12_10488_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector13_10489_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector14_10490_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector15_10491_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector16_10492_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector17_10493_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector18_10494_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector1_10477_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector2_10478_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector3_10479_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector4_10480_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector5_10481_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector6_10482_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector7_10483_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector8_10484_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector9_10485_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector0_7885_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector10_7974_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector11_7975_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector12_7976_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector13_7977_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector14_7978_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector15_7979_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector16_7980_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector17_7981_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector18_7982_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector19_7983_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector1_7887_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector20_7984_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector21_7985_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector22_7986_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector23_7987_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector24_7988_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector25_7989_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector26_7990_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector27_7991_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector28_7992_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector29_7993_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector2_7888_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector30_7994_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector31_7995_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector32_7996_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector33_7997_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector34_7998_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector35_7999_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector3_7890_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector5_7892_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector6_7969_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector7_7970_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector8_7972_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector9_7973_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector0_9800_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector10_9847_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector11_9850_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector12_9853_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector13_9855_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector14_9857_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector15_9858_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector16_9859_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector17_9860_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector18_9861_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector19_9862_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector1_9801_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector20_9863_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector21_9864_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector22_9865_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector23_9866_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector24_9867_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector25_9868_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector26_9869_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector27_9870_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector28_9871_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector29_9872_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector2_9802_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector30_9873_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector31_9874_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector32_9875_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector33_9876_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector34_9877_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector35_9878_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector36_9879_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector37_9880_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector38_9881_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector39_9882_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector3_9803_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector40_9883_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector41_9884_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector42_9885_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector43_9886_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector44_9888_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector45_9890_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector4_9805_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector5_9807_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector6_9809_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector7_9811_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector8_9813_o;
	wire  wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector9_9815_o;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_always32_0_14227_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_always32_10423_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_clear_interrupts_14194_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_0_10597_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_0_14260_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_10_11607_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_10_14590_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_11_11708_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_11_14623_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_12_11809_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_12_14656_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_13_11910_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_13_14689_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_14_12011_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_14_14722_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_15_12112_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_15_14755_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_16_12214_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_16_14788_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_17_12316_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_17_14821_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_1_10698_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_1_14293_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_2_10799_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_2_14326_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_3_10900_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_3_14359_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_4_11001_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_4_14392_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_5_11102_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_5_14425_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_6_11203_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_6_14458_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_7_11304_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_7_14491_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_8_11405_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_8_14524_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_9_11506_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_9_14557_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_valid_15705_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_eop_15583_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_image_packet_nxt_0_15800_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_sop_15582_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_nxt_15592_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_always32_8529_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_0_8701_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_1_8802_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_2_8904_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_3_9006_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_0_8484_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7820_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7824_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7855_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_7886_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_write_fullness_signals_7346_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_write_fullness_signals_7353_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_0_7329_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_3_7338_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_ram_fifo_rdreq_5922_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_update_data_in_transit_5904_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_update_data_in_transit_5907_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5167_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_read_emptiness_signals_5095_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_wrreq_3967_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_next_4509_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_overflow_en_3978_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_4861_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_update_outstanding_reads_3929_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_wdata_rdena_3916_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_din_ready_15308_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_din_ready_15310_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_valid_15311_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor0_9799_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor11_9854_dataout;
	wire  s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout;
	wire  s_wire_gnd;
	wire  s_wire_vcc;

	altsyncram   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741
	( 
	.address_a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_6143q}),
	.address_b({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_6152q}),
	.clock0(clock),
	.clock1(master_clock),
	.clocken0(1'b1),
	.clocken1(1'b1),
	.data_a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_31_8042q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_30_8043q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_29_8044q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_28_8045q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_27_8046q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_26_8047q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_25_8048q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_24_8049q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_23_8050q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_22_8051q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_21_8052q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_20_8053q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_19_8054q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_18_8055q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_17_8056q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_16_8057q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_15_8058q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_14_8059q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_13_8060q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_12_8061q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_11_8062q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_10_8063q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_9_8064q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_8_8065q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7_8066q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_6_8067q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_5_8068q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_4_8069q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_3_8070q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_2_8071q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_1_8072q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_0_8073q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_18_8074q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_17_8075q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_16_8076q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_15_8077q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_14_8078q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_13_8079q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_12_8080q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_11_8081q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_10_8082q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_9_8083q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_8_8084q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7_8085q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_6_8086q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_5_8087q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_4_8088q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_3_8089q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_2_8090q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_1_8091q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_0_8092q, 1'b1}),
	.data_b({52{1'b0}}),
	.eccstatus(),
	.q_a(),
	.q_b(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b),
	.wren_a(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_wrreq_3967_dataout),
	.wren_b(1'b0),
	.aclr0(),
	.aclr1(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clocken2(),
	.clocken3(),
	.rden_a(),
	.rden_b()
	);
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.address_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.address_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.address_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.byte_size = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.byteena_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.byteena_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.byteena_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.clock_enable_core_a = "USE_INPUT_CLKEN",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.clock_enable_core_b = "USE_INPUT_CLKEN",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.clock_enable_input_a = "NORMAL",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.clock_enable_input_b = "NORMAL",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.clock_enable_output_a = "NORMAL",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.clock_enable_output_b = "NORMAL",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.ecc_pipeline_stage_enabled = "FALSE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.enable_ecc = "FALSE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.indata_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.indata_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.indata_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.init_file_layout = "PORT_A",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.intended_device_family = "Stratix",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.numwords_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.numwords_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.operation_mode = "DUAL_PORT",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.outdata_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.outdata_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.outdata_reg_a = "CLOCK0",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.outdata_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.ram_block_type = "AUTO",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.rdcontrol_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.rdcontrol_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.read_during_write_mode_mixed_ports = "DONT_CARE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.width_a = 52,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.width_b = 52,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.width_byteena_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.width_byteena_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.width_eccstatus = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.widthad_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.widthad_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.wrcontrol_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.wrcontrol_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.wrcontrol_wraddress_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741.lpm_hint = "WIDTH_BYTEENA=1";
	altsyncram   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202
	( 
	.address_a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5_5428q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_4_5429q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_3_5430q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_2_5431q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_1_5432q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_5383q}),
	.address_b({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5_5403q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_4_5404q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_3_5405q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_2_5406q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_1_5407q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_5422q}),
	.clock0(master_clock),
	.clock1(clock),
	.clocken0(1'b1),
	.clocken1((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout)),
	.data_a({master_readdata[31:0]}),
	.data_b({32{1'b0}}),
	.eccstatus(),
	.q_a(),
	.q_b(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b),
	.wren_a(master_readdatavalid),
	.wren_b(1'b0),
	.aclr0(),
	.aclr1(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clocken2(),
	.clocken3(),
	.rden_a(),
	.rden_b()
	);
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.address_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.address_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.address_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.byte_size = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.byteena_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.byteena_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.byteena_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.clock_enable_core_a = "USE_INPUT_CLKEN",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.clock_enable_core_b = "USE_INPUT_CLKEN",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.clock_enable_input_a = "NORMAL",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.clock_enable_input_b = "NORMAL",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.clock_enable_output_a = "NORMAL",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.clock_enable_output_b = "NORMAL",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.ecc_pipeline_stage_enabled = "FALSE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.enable_ecc = "FALSE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.indata_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.indata_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.indata_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.init_file_layout = "PORT_A",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.intended_device_family = "Stratix",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.numwords_a = 64,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.numwords_b = 64,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.operation_mode = "DUAL_PORT",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.outdata_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.outdata_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.outdata_reg_a = "CLOCK0",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.outdata_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.ram_block_type = "AUTO",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.rdcontrol_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.rdcontrol_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.read_during_write_mode_mixed_ports = "DONT_CARE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.width_a = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.width_b = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.width_byteena_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.width_byteena_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.width_eccstatus = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.widthad_a = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.widthad_b = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.wrcontrol_aclr_a = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.wrcontrol_aclr_b = "NONE",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.wrcontrol_wraddress_reg_b = "CLOCK1",
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202.lpm_hint = "WIDTH_BYTEENA=1";
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_0_11201q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_10_11191q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_11_11190q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_12_11189q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_13_11188q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_14_11187q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_15_11186q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_16_11185q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_17_11184q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_18_11183q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_19_11182q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_1_11200q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_20_11181q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_21_11180q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_22_11179q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_23_11178q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_24_11177q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_25_11176q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_26_11175q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_27_11174q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_28_11173q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_29_11172q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_2_11199q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_30_11171q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_31_11170q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_3_11198q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_4_11197q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_5_11196q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_6_11195q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_7_11194q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_8_11193q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_9_11192q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_0_11201q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_10_11191q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_11_11190q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_12_11189q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_13_11188q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_14_11187q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_15_11186q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_16_11185q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_17_11184q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_18_11183q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_19_11182q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_1_11200q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_20_11181q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_21_11180q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_22_11179q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_23_11178q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_24_11177q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_25_11176q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_26_11175q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_27_11174q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_28_11173q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_29_11172q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_2_11199q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_30_11171q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_31_11170q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_3_11198q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_4_11197q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_5_11196q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_6_11195q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_7_11194q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_8_11193q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_9_11192q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_5_11102_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_0_11201q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_10_11191q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_11_11190q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_12_11189q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_13_11188q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_14_11187q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_15_11186q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_16_11185q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_17_11184q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_18_11183q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_19_11182q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_1_11200q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_20_11181q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_21_11180q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_22_11179q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_23_11178q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_24_11177q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_25_11176q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_26_11175q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_27_11174q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_28_11173q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_29_11172q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_2_11199q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_30_11171q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_31_11170q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_3_11198q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_4_11197q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_5_11196q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_6_11195q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_7_11194q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_8_11193q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_9_11192q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_0_11100q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_10_11090q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_11_11089q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_12_11088q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_13_11087q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_14_11086q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_15_11085q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_16_11084q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_17_11083q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_18_11082q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_19_11081q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_1_11099q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_20_11080q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_21_11079q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_22_11078q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_23_11077q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_24_11076q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_25_11075q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_26_11074q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_27_11073q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_28_11072q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_29_11071q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_2_11098q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_30_11070q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_31_11069q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_3_11097q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_4_11096q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_5_11095q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_6_11094q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_7_11093q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_8_11092q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_9_11091q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_0_11100q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_10_11090q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_11_11089q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_12_11088q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_13_11087q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_14_11086q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_15_11085q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_16_11084q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_17_11083q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_18_11082q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_19_11081q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_1_11099q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_20_11080q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_21_11079q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_22_11078q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_23_11077q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_24_11076q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_25_11075q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_26_11074q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_27_11073q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_28_11072q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_29_11071q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_2_11098q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_30_11070q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_31_11069q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_3_11097q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_4_11096q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_5_11095q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_6_11094q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_7_11093q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_8_11092q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_9_11091q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_4_11001_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_0_11100q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_10_11090q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_11_11089q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_12_11088q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_13_11087q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_14_11086q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_15_11085q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_16_11084q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_17_11083q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_18_11082q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_19_11081q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_1_11099q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_20_11080q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_21_11079q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_22_11078q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_23_11077q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_24_11076q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_25_11075q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_26_11074q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_27_11073q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_28_11072q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_29_11071q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_2_11098q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_30_11070q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_31_11069q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_3_11097q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_4_11096q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_5_11095q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_6_11094q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_7_11093q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_8_11092q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_9_11091q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_0_10999q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_10_10989q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_11_10988q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_12_10987q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_13_10986q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_14_10985q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_15_10984q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_16_10983q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_17_10982q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_18_10981q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_19_10980q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_1_10998q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_20_10979q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_21_10978q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_22_10977q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_23_10976q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_24_10975q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_25_10974q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_26_10973q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_27_10972q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_28_10971q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_29_10970q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_2_10997q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_30_10969q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_31_10968q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_3_10996q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_4_10995q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_5_10994q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_6_10993q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_7_10992q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_8_10991q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_9_10990q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_0_10999q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_10_10989q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_11_10988q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_12_10987q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_13_10986q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_14_10985q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_15_10984q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_16_10983q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_17_10982q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_18_10981q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_19_10980q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_1_10998q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_20_10979q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_21_10978q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_22_10977q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_23_10976q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_24_10975q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_25_10974q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_26_10973q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_27_10972q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_28_10971q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_29_10970q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_2_10997q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_30_10969q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_31_10968q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_3_10996q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_4_10995q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_5_10994q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_6_10993q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_7_10992q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_8_10991q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_9_10990q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_3_10900_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_0_10999q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_10_10989q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_11_10988q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_12_10987q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_13_10986q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_14_10985q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_15_10984q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_16_10983q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_17_10982q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_18_10981q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_19_10980q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_1_10998q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_20_10979q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_21_10978q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_22_10977q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_23_10976q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_24_10975q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_25_10974q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_26_10973q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_27_10972q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_28_10971q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_29_10970q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_2_10997q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_30_10969q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_31_10968q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_3_10996q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_4_10995q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_5_10994q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_6_10993q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_7_10992q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_8_10991q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_9_10990q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_0_11504q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_10_11494q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_11_11493q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_12_11492q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_13_11491q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_14_11490q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_15_11489q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_16_11488q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_17_11487q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_18_11486q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_19_11485q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_1_11503q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_20_11484q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_21_11483q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_22_11482q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_23_11481q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_24_11480q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_25_11479q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_26_11478q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_27_11477q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_28_11476q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_29_11475q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_2_11502q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_30_11474q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_31_11473q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_3_11501q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_4_11500q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_5_11499q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_6_11498q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_7_11497q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_8_11496q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_9_11495q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_0_11504q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_10_11494q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_11_11493q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_12_11492q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_13_11491q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_14_11490q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_15_11489q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_16_11488q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_17_11487q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_18_11486q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_19_11485q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_1_11503q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_20_11484q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_21_11483q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_22_11482q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_23_11481q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_24_11480q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_25_11479q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_26_11478q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_27_11477q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_28_11476q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_29_11475q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_2_11502q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_30_11474q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_31_11473q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_3_11501q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_4_11500q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_5_11499q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_6_11498q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_7_11497q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_8_11496q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_9_11495q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_8_11405_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_0_11504q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_10_11494q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_11_11493q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_12_11492q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_13_11491q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_14_11490q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_15_11489q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_16_11488q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_17_11487q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_18_11486q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_19_11485q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_1_11503q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_20_11484q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_21_11483q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_22_11482q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_23_11481q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_24_11480q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_25_11479q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_26_11478q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_27_11477q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_28_11476q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_29_11475q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_2_11502q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_30_11474q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_31_11473q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_3_11501q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_4_11500q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_5_11499q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_6_11498q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_7_11497q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_8_11496q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_9_11495q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_0_11403q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_10_11393q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_11_11392q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_12_11391q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_13_11390q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_14_11389q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_15_11388q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_16_11387q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_17_11386q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_18_11385q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_19_11384q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_1_11402q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_20_11383q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_21_11382q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_22_11381q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_23_11380q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_24_11379q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_25_11378q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_26_11377q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_27_11376q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_28_11375q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_29_11374q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_2_11401q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_30_11373q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_31_11372q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_3_11400q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_4_11399q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_5_11398q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_6_11397q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_7_11396q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_8_11395q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_9_11394q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_0_11403q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_10_11393q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_11_11392q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_12_11391q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_13_11390q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_14_11389q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_15_11388q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_16_11387q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_17_11386q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_18_11385q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_19_11384q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_1_11402q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_20_11383q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_21_11382q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_22_11381q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_23_11380q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_24_11379q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_25_11378q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_26_11377q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_27_11376q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_28_11375q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_29_11374q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_2_11401q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_30_11373q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_31_11372q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_3_11400q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_4_11399q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_5_11398q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_6_11397q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_7_11396q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_8_11395q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_9_11394q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_7_11304_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_0_11403q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_10_11393q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_11_11392q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_12_11391q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_13_11390q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_14_11389q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_15_11388q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_16_11387q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_17_11386q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_18_11385q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_19_11384q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_1_11402q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_20_11383q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_21_11382q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_22_11381q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_23_11380q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_24_11379q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_25_11378q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_26_11377q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_27_11376q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_28_11375q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_29_11374q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_2_11401q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_30_11373q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_31_11372q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_3_11400q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_4_11399q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_5_11398q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_6_11397q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_7_11396q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_8_11395q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_9_11394q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_0_11302q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_10_11292q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_11_11291q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_12_11290q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_13_11289q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_14_11288q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_15_11287q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_16_11286q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_17_11285q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_18_11284q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_19_11283q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_1_11301q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_20_11282q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_21_11281q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_22_11280q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_23_11279q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_24_11278q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_25_11277q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_26_11276q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_27_11275q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_28_11274q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_29_11273q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_2_11300q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_30_11272q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_31_11271q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_3_11299q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_4_11298q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_5_11297q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_6_11296q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_7_11295q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_8_11294q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_9_11293q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_0_11302q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_10_11292q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_11_11291q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_12_11290q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_13_11289q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_14_11288q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_15_11287q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_16_11286q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_17_11285q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_18_11284q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_19_11283q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_1_11301q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_20_11282q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_21_11281q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_22_11280q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_23_11279q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_24_11278q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_25_11277q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_26_11276q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_27_11275q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_28_11274q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_29_11273q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_2_11300q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_30_11272q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_31_11271q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_3_11299q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_4_11298q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_5_11297q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_6_11296q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_7_11295q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_8_11294q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_9_11293q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_6_11203_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_0_11302q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_10_11292q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_11_11291q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_12_11290q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_13_11289q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_14_11288q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_15_11287q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_16_11286q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_17_11285q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_18_11284q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_19_11283q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_1_11301q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_20_11282q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_21_11281q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_22_11280q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_23_11279q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_24_11278q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_25_11277q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_26_11276q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_27_11275q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_28_11274q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_29_11273q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_2_11300q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_30_11272q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_31_11271q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_3_11299q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_4_11298q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_5_11297q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_6_11296q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_7_11295q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_8_11294q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_9_11293q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_0_15702q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_10_15692q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_11_15691q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_12_15690q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_13_15689q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_14_15688q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15_15687q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_16_15686q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_17_15685q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_18_15684q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_19_15683q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_1_15701q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_20_15682q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_21_15681q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_22_15680q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_23_15679q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_2_15700q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_3_15699q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_4_15698q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_5_15697q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_6_15696q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_7_15695q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_8_15694q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_9_15693q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15704q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15703q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_valid_reg_15678q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_0_15702q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_10_15692q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_11_15691q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_12_15690q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_13_15689q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_14_15688q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15_15687q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_16_15686q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_17_15685q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_18_15684q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_19_15683q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_1_15701q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_20_15682q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_21_15681q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_22_15680q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_23_15679q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_2_15700q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_3_15699q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_4_15698q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_5_15697q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_6_15696q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_7_15695q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_8_15694q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_9_15693q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15704q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15703q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_valid_reg_15678q <= 0;
		end
		else if  (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_reg_15707q == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_0_15702q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15619m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_10_15692q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15609m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_11_15691q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15608m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_12_15690q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15607m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_13_15689q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15606m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_14_15688q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15605m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15_15687q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15604m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_16_15686q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15603m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_17_15685q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15602m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_18_15684q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15601m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_19_15683q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15600m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_1_15701q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15618m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_20_15682q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15599m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_21_15681q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15598m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_22_15680q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15597m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_23_15679q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15596m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_2_15700q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15617m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_3_15699q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15616m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_4_15698q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15615m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_5_15697q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15614m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_6_15696q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15613m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_7_15695q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15612m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_8_15694q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15611m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_9_15693q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15610m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15704q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15621m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15703q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15620m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_valid_reg_15678q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_valid_reg_15595m_dataout;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_empty_reg_4455q = 0;
	end
	always @ ( posedge master_clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_empty_reg_4455q <= 1;
		end
		else if  (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q == 1'b0) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_empty_reg_4455q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q;
		end
	end
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_empty_reg_4455q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_empty_reg_4455q_event;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_empty_reg_4455q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_empty_reg_4455q <= 1;
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_0_4353q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_10_4343q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_11_4342q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_12_4341q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_13_4340q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_14_4339q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_15_4338q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_16_4337q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_17_4336q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_18_4335q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_19_4334q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_1_4352q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_20_4333q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_21_4332q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_22_4331q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_23_4330q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_24_4329q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_25_4328q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_26_4327q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_27_4326q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_28_4325q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_29_4324q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_2_4351q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_30_4323q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_31_4322q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_3_4350q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_4_4349q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_5_4348q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_6_4347q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_7_4346q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_8_4345q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_9_4344q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_0_4372q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_10_4362q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_11_4361q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_12_4360q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_13_4359q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_14_4358q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_15_4357q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_16_4356q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_17_4355q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_18_4354q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_1_4371q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_2_4370q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_3_4369q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_4_4368q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_5_4367q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_6_4366q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_7_4365q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_8_4364q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_9_4363q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_mode_0_4374q = 0;
	end
	always @ ( posedge master_clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_0_4353q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_10_4343q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_11_4342q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_12_4341q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_13_4340q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_14_4339q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_15_4338q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_16_4337q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_17_4336q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_18_4335q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_19_4334q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_1_4352q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_20_4333q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_21_4332q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_22_4331q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_23_4330q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_24_4329q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_25_4328q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_26_4327q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_27_4326q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_28_4325q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_29_4324q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_2_4351q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_30_4323q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_31_4322q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_3_4350q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_4_4349q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_5_4348q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_6_4347q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_7_4346q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_8_4345q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_9_4344q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_0_4372q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_10_4362q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_11_4361q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_12_4360q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_13_4359q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_14_4358q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_15_4357q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_16_4356q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_17_4355q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_18_4354q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_1_4371q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_2_4370q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_3_4369q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_4_4368q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_5_4367q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_6_4366q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_7_4365q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_8_4364q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_9_4363q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_mode_0_4374q <= 0;
		end
		else if  (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q == 1'b0) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_0_4353q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_20_7189q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_10_4343q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_11_4342q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_12_4341q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_13_4340q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_33_7176q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_14_4339q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_15_4338q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_16_4337q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_36_7173q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_17_4336q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_18_4335q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_38_7171q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_19_4334q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_1_4352q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_20_4333q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_40_7169q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_21_4332q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_22_4331q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_23_4330q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_24_4329q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_25_4328q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_45_7164q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_26_4327q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_27_4326q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_28_4325q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_29_4324q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_49_7160q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_2_4351q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_22_7187q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_30_4323q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_31_4322q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_3_4350q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_4_4349q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_24_7185q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_5_4348q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_6_4347q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_7_4346q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_8_4345q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_9_4344q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_29_7180q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_0_4372q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_1_7208q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_10_4362q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_11_4361q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_12_4360q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_13_7196q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_13_4359q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_14_4358q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_15_4357q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_16_4356q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_17_7192q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_17_4355q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_18_4354q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_1_4371q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_2_4370q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_3_4369q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_4_7205q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_4_4368q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_5_4367q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_6_7203q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_6_4366q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_7_4365q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_8_7201q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_8_4364q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_9_4363q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_mode_0_4374q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_0_4300q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_10_4290q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_11_4289q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_12_4288q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_13_4287q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_14_4286q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_15_4285q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_16_4284q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_17_4283q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_18_4282q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_19_4281q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_1_4299q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_20_4280q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_21_4279q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_22_4278q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_23_4277q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_24_4276q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_25_4275q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_26_4274q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_27_4273q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_28_4272q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_29_4271q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_2_4298q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_30_4270q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_31_4269q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_3_4297q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_4_4296q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_5_4295q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_6_4294q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_7_4293q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_8_4292q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_9_4291q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_0_4319q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_10_4309q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_11_4308q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_12_4307q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_13_4306q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_14_4305q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_15_4304q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_16_4303q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_17_4302q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_18_4301q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_1_4318q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_2_4317q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_3_4316q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_4_4315q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_5_4314q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_6_4313q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_7_4312q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_8_4311q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_9_4310q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_0_4321q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_1_4320q = 0;
	end
	always @ ( posedge master_clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_0_4300q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_10_4290q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_11_4289q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_12_4288q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_13_4287q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_14_4286q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_15_4285q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_16_4284q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_17_4283q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_18_4282q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_19_4281q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_1_4299q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_20_4280q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_21_4279q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_22_4278q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_23_4277q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_24_4276q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_25_4275q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_26_4274q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_27_4273q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_28_4272q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_29_4271q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_2_4298q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_30_4270q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_31_4269q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_3_4297q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_4_4296q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_5_4295q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_6_4294q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_7_4293q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_8_4292q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_9_4291q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_0_4319q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_10_4309q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_11_4308q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_12_4307q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_13_4306q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_14_4305q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_15_4304q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_16_4303q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_17_4302q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_18_4301q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_1_4318q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_2_4317q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_3_4316q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_4_4315q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_5_4314q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_6_4313q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_7_4312q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_8_4311q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_9_4310q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_0_4321q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_1_4320q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_overflow_en_3978_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_0_4300q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_0_4488m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_10_4290q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_10_4478m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_11_4289q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_11_4477m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_12_4288q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_12_4476m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_13_4287q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_13_4475m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_14_4286q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_14_4474m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_15_4285q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_15_4473m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_16_4284q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_16_4472m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_17_4283q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_17_4471m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_18_4282q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_18_4470m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_19_4281q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_19_4469m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_1_4299q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_1_4487m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_20_4280q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_20_4468m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_21_4279q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_21_4467m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_22_4278q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_22_4466m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_23_4277q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_23_4465m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_24_4276q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_24_4464m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_25_4275q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_25_4463m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_26_4274q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_26_4462m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_27_4273q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_27_4461m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_28_4272q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_28_4460m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_29_4271q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_29_4459m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_2_4298q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_2_4486m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_30_4270q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_30_4458m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_31_4269q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_31_4457m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_3_4297q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_3_4485m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_4_4296q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_4_4484m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_5_4295q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_5_4483m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_6_4294q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_6_4482m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_7_4293q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_7_4481m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_8_4292q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_8_4480m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_9_4291q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_9_4479m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_0_4319q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_0_4507m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_10_4309q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_10_4497m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_11_4308q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_11_4496m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_12_4307q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_12_4495m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_13_4306q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_13_4494m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_14_4305q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_14_4493m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_15_4304q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_15_4492m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_16_4303q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_16_4491m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_17_4302q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_17_4490m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_18_4301q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_18_4489m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_1_4318q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_1_4506m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_2_4317q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_2_4505m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_3_4316q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_3_4504m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_4_4315q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_4_4503m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_5_4314q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_5_4502m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_6_4313q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_6_4501m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_7_4312q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_7_4500m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_8_4311q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_8_4499m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_9_4310q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_9_4498m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_0_4321q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_1_4320q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_1_4448m_dataout;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_0_10898q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_10_10888q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_11_10887q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_12_10886q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_13_10885q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_14_10884q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_15_10883q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_16_10882q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_17_10881q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_18_10880q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_19_10879q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_1_10897q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_20_10878q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_21_10877q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_22_10876q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_23_10875q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_24_10874q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_25_10873q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_26_10872q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_27_10871q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_28_10870q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_29_10869q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_2_10896q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_30_10868q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_31_10867q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_3_10895q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_4_10894q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_5_10893q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_6_10892q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_7_10891q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_8_10890q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_9_10889q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_0_10898q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_10_10888q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_11_10887q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_12_10886q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_13_10885q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_14_10884q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_15_10883q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_16_10882q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_17_10881q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_18_10880q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_19_10879q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_1_10897q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_20_10878q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_21_10877q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_22_10876q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_23_10875q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_24_10874q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_25_10873q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_26_10872q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_27_10871q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_28_10870q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_29_10869q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_2_10896q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_30_10868q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_31_10867q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_3_10895q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_4_10894q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_5_10893q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_6_10892q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_7_10891q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_8_10890q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_9_10889q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_2_10799_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_0_10898q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_10_10888q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_11_10887q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_12_10886q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_13_10885q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_14_10884q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_15_10883q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_16_10882q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_17_10881q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_18_10880q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_19_10879q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_1_10897q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_20_10878q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_21_10877q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_22_10876q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_23_10875q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_24_10874q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_25_10873q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_26_10872q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_27_10871q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_28_10870q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_29_10869q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_2_10896q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_30_10868q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_31_10867q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_3_10895q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_4_10894q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_5_10893q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_6_10892q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_7_10891q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_8_10890q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_9_10889q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_0_4258q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_10_4248q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_11_4247q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_12_4246q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_13_4245q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_14_4244q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_15_4243q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_16_4242q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_17_4241q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_18_4240q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_19_4239q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_1_4257q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_20_4238q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_21_4237q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_22_4236q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_23_4235q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_24_4234q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_25_4233q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_26_4232q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_27_4231q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_28_4230q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_29_4229q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_2_4256q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_30_4228q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_31_4227q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_3_4255q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_4_4254q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_5_4253q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_6_4252q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_7_4251q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_8_4250q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_9_4249q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_0_4264q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_1_4263q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_2_4262q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_3_4261q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_4_4260q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_5_4259q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q = 0;
	end
	always @ ( posedge master_clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_0_4258q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_10_4248q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_11_4247q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_12_4246q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_13_4245q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_14_4244q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_15_4243q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_16_4242q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_17_4241q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_18_4240q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_19_4239q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_1_4257q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_20_4238q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_21_4237q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_22_4236q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_23_4235q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_24_4234q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_25_4233q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_26_4232q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_27_4231q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_28_4230q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_29_4229q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_2_4256q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_30_4228q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_31_4227q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_3_4255q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_4_4254q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_5_4253q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_6_4252q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_7_4251q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_8_4250q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_9_4249q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_0_4264q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_1_4263q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_2_4262q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_3_4261q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_4_4260q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_5_4259q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_0_4258q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_0_4428m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_10_4248q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_10_4418m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_11_4247q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_11_4417m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_12_4246q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_12_4416m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_13_4245q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_13_4415m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_14_4244q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_14_4414m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_15_4243q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_15_4413m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_16_4242q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_16_4412m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_17_4241q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_17_4411m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_18_4240q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_18_4410m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_19_4239q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_19_4409m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_1_4257q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_1_4427m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_20_4238q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_20_4408m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_21_4237q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_21_4407m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_22_4236q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_22_4406m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_23_4235q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_23_4405m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_24_4234q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_24_4404m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_25_4233q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_25_4403m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_26_4232q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_26_4402m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_27_4231q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_27_4401m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_28_4230q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_28_4400m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_29_4229q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_29_4399m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_2_4256q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_2_4426m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_30_4228q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_30_4398m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_31_4227q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_31_4397m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_3_4255q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_3_4425m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_4_4254q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_4_4424m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_5_4253q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_5_4423m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_6_4252q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_6_4422m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_7_4251q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_7_4421m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_8_4250q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_8_4420m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_9_4249q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_9_4419m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_0_4264q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_0_4395m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_1_4263q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_1_4394m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_2_4262q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_2_4393m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_3_4261q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_3_4392m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_4_4260q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_4_4391m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_5_4259q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_5_4390m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_1_4448m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q <= s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_next_4509_dataout;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_0_4590q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_10_4215q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_11_4214q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_12_4213q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_13_4212q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_14_4211q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_15_4210q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_16_4209q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_17_4208q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_18_4207q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_19_4206q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_1_4224q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_20_4205q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_21_4204q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_22_4203q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_23_4202q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_24_4201q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_25_4200q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_26_4199q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_27_4198q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_28_4197q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_29_4196q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_2_4223q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_30_4195q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_31_4194q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_3_4222q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_4_4221q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_5_4220q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_6_4219q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_7_4218q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_8_4217q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_9_4216q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_0_4193q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_1_4192q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_2_4191q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_3_4190q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_4_4189q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_5_4188q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_4187q = 0;
	end
	always @ ( posedge master_clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_0_4590q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_10_4215q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_11_4214q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_12_4213q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_13_4212q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_14_4211q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_15_4210q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_16_4209q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_17_4208q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_18_4207q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_19_4206q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_1_4224q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_20_4205q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_21_4204q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_22_4203q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_23_4202q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_24_4201q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_25_4200q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_26_4199q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_27_4198q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_28_4197q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_29_4196q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_2_4223q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_30_4195q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_31_4194q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_3_4222q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_4_4221q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_5_4220q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_6_4219q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_7_4218q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_8_4217q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_9_4216q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_0_4193q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_1_4192q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_2_4191q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_3_4190q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_4_4189q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_5_4188q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_4187q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_0_4590q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_0_4575m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_10_4215q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_10_4565m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_11_4214q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_11_4564m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_12_4213q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_12_4563m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_13_4212q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_13_4562m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_14_4211q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_14_4561m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_15_4210q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_15_4560m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_16_4209q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_16_4559m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_17_4208q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_17_4558m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_18_4207q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_18_4557m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_19_4206q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_19_4556m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_1_4224q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_1_4574m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_20_4205q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_20_4555m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_21_4204q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_21_4554m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_22_4203q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_22_4553m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_23_4202q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_23_4552m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_24_4201q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_24_4551m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_25_4200q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_25_4550m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_26_4199q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_26_4549m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_27_4198q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_27_4548m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_28_4197q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_28_4547m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_29_4196q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_29_4546m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_2_4223q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_2_4573m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_30_4195q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_30_4545m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_31_4194q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_31_4544m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_3_4222q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_3_4572m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_4_4221q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_4_4571m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_5_4220q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_5_4570m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_6_4219q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_6_4569m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_7_4218q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_7_4568m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_8_4217q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_8_4567m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_9_4216q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_9_4566m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_0_4193q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_0_4587m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_1_4192q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_1_4586m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_2_4191q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_2_4585m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_3_4190q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_3_4584m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_4_4189q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4_4583m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_5_4188q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_5_4582m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_4187q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_next_4543m_dataout;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6541q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q = 0;
	end
	always @ ( posedge master_clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6541q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q <= 1;
		end
		else 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q <= (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6072_o[0]);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6678m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6668m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6667m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6666m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6664m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6663m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6662m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6660m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6659m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6657m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6655m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6653m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6652m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6651m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6650m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6676m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6648m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6647m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6646m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6644m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6643m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6641m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6639m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6675m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6637m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6636m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6635m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6634m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6632m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6631m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6630m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6628m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6627m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6673m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6671m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6669m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6786m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6776m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6775m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6774m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6772m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6771m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6770m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6768m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6767m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6765m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6763m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6761m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6760m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6759m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6758m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6784m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6756m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6755m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6754m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6752m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6751m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6749m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6747m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6783m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6745m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6744m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6743m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6742m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6740m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6739m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6738m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6736m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6735m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6781m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6779m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6777m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6898m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6888m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6887m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6886m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6884m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6883m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6882m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6880m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6879m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6877m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6875m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6873m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6872m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6871m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6870m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6896m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6868m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6867m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6866m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6864m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6863m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6861m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6859m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6895m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6857m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6856m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6855m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6854m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6852m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6851m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6850m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6848m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6847m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6893m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6891m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6889m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6541q <= (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6534_o[0]);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3991m_dataout;
		end
	end
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6541q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6541q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q_event;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6541q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6541q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q <= 1;
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_0_10797q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_10_10787q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_11_10786q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_12_10785q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_13_10784q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_14_10783q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_15_10782q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_16_10781q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_17_10780q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_18_10779q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_19_10778q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_1_10796q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_20_10777q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_21_10776q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_22_10775q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_23_10774q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_24_10773q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_25_10772q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_26_10771q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_27_10770q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_28_10769q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_29_10768q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_2_10795q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_30_10767q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_31_10766q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_3_10794q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_4_10793q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_5_10792q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_6_10791q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_7_10790q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_8_10789q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_9_10788q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_0_10797q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_10_10787q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_11_10786q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_12_10785q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_13_10784q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_14_10783q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_15_10782q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_16_10781q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_17_10780q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_18_10779q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_19_10778q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_1_10796q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_20_10777q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_21_10776q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_22_10775q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_23_10774q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_24_10773q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_25_10772q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_26_10771q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_27_10770q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_28_10769q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_29_10768q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_2_10795q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_30_10767q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_31_10766q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_3_10794q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_4_10793q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_5_10792q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_6_10791q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_7_10790q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_8_10789q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_9_10788q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_1_10698_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_0_10797q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_10_10787q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_11_10786q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_12_10785q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_13_10784q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_14_10783q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_15_10782q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_16_10781q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_17_10780q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_18_10779q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_19_10778q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_1_10796q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_20_10777q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_21_10776q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_22_10775q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_23_10774q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_24_10773q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_25_10772q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_26_10771q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_27_10770q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_28_10769q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_29_10768q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_2_10795q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_30_10767q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_31_10766q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_3_10794q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_4_10793q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_5_10792q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_6_10791q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_7_10790q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_8_10789q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_9_10788q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_6112q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6103q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6102q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6099q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6098q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_0_0_6131q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_1_0_6130q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_2_0_6129q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_3_0_6128q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_4_0_6127q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6055q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_6047q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6077q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_13_7196q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_17_7192q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_1_7208q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_20_7189q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_22_7187q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_24_7185q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_29_7180q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_33_7176q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_36_7173q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_38_7171q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_40_7169q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_45_7164q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_49_7160q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_4_7205q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_6_7203q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_8_7201q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_13_7144q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_17_7140q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_1_7156q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_20_7137q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_22_7135q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_24_7133q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_29_7128q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_33_7124q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_36_7121q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_38_7119q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_40_7117q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_45_7112q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_49_7108q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_4_7153q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_6_7151q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_8_7149q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_13_7092q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_17_7088q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_1_7104q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_20_7085q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_22_7083q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_24_7081q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_29_7076q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_33_7072q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_36_7069q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_38_7067q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_40_7065q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_45_7060q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_49_7056q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_4_7101q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_6_7099q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_8_7097q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_1_7435q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6559q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6558q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6557q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6556q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6517q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6539q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_6152q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_0_5900q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_1_5917q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_5353q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_1_5359q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_2_5358q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_3_5357q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_4_5356q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_5_5355q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_6_5354q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_5352q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_1_5330q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_2_5329q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_3_5328q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_4_5327q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_5324q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_1_5323q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_2_5322q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_3_5321q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_4_5320q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_5_5319q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_6_5318q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_5317q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_1_5316q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_2_5315q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_3_5314q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_4_5313q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_5_5312q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_6_5311q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_5194q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_1_5192q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_2_5191q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_3_5190q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_4_5189q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_5_5188q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_6_5187q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_5078q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_1_5047q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_2_5046q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_3_5045q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_4_5044q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_5_5043q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_6_5042q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_5012q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_1_5009q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_2_5008q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_3_5007q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_4_5006q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_5_5005q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_6_5004q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_5108q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_5094q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_2_5093q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_3_5092q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_4_5091q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_5_5090q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_6_5089q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_5383q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_1_5432q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_2_5431q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_3_5430q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_4_5429q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5_5428q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_0_4180q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_1_3951q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_2_3950q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3_3949q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_4_3948q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_5_3947q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_6_3946q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_1_4185q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_2_4184q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3_4183q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_4_4182q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_5_4181q = 0;
	end
	always @ ( posedge master_clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_6112q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6103q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6102q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6099q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6098q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_0_0_6131q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_1_0_6130q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_2_0_6129q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_3_0_6128q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_4_0_6127q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6055q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_6047q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6077q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_13_7196q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_17_7192q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_1_7208q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_20_7189q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_22_7187q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_24_7185q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_29_7180q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_33_7176q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_36_7173q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_38_7171q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_40_7169q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_45_7164q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_49_7160q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_4_7205q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_6_7203q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_8_7201q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_13_7144q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_17_7140q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_1_7156q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_20_7137q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_22_7135q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_24_7133q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_29_7128q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_33_7124q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_36_7121q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_38_7119q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_40_7117q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_45_7112q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_49_7108q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_4_7153q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_6_7151q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_8_7149q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_13_7092q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_17_7088q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_1_7104q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_20_7085q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_22_7083q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_24_7081q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_29_7076q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_33_7072q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_36_7069q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_38_7067q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_40_7065q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_45_7060q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_49_7056q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_4_7101q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_6_7099q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_8_7097q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_1_7435q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6559q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6558q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6557q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6556q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6517q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6539q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_6152q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_0_5900q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_1_5917q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_5353q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_1_5359q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_2_5358q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_3_5357q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_4_5356q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_5_5355q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_6_5354q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_5352q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_1_5330q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_2_5329q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_3_5328q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_4_5327q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_5324q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_1_5323q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_2_5322q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_3_5321q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_4_5320q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_5_5319q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_6_5318q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_5317q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_1_5316q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_2_5315q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_3_5314q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_4_5313q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_5_5312q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_6_5311q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_5194q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_1_5192q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_2_5191q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_3_5190q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_4_5189q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_5_5188q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_6_5187q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_5078q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_1_5047q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_2_5046q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_3_5045q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_4_5044q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_5_5043q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_6_5042q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_5012q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_1_5009q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_2_5008q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_3_5007q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_4_5006q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_5_5005q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_6_5004q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_5108q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_5094q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_2_5093q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_3_5092q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_4_5091q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_5_5090q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_6_5089q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_5383q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_1_5432q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_2_5431q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_3_5430q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_4_5429q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5_5428q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_0_4180q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_1_3951q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_2_3950q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3_3949q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_4_3948q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_5_3947q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_6_3946q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_1_4185q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_2_4184q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3_4183q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_4_4182q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_5_4181q <= 0;
		end
		else 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_6112q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_6047q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6103q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6102q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6102q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6099q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6099q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6098q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6098q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6095q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_0_0_6131q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_1_0_6130q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_1_0_6130q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_2_0_6129q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_2_0_6129q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_3_0_6128q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_3_0_6128q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_4_0_6127q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_4_0_6127q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6052_o[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6055q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6103q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_6047q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_6041m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6077q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6072_o[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7366m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7365m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_13_7196q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6665m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_17_7192q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6661m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_1_7208q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6677m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_20_7189q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6658m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_22_7187q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6656m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_24_7185q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6654m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_29_7180q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6649m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_33_7176q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6645m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_36_7173q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6642m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_38_7171q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6640m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_40_7169q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6638m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_45_7164q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6633m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_49_7160q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6629m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_4_7205q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6674m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_6_7203q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6672m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_8_7201q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6670m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_13_7144q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6773m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_17_7140q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6769m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_1_7156q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6785m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_20_7137q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6766m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_22_7135q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6764m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_24_7133q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6762m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_29_7128q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6757m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_33_7124q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6753m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_36_7121q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6750m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_38_7119q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6748m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_40_7117q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6746m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_45_7112q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6741m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_49_7108q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6737m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_4_7153q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6782m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_6_7151q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6780m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_8_7149q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6778m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_13_7092q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6885m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_17_7088q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6881m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_1_7104q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6897m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_20_7085q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6878m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_22_7083q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6876m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_24_7081q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6874m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_29_7076q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6869m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_33_7072q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6865m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_36_7069q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6862m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_38_7067q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6860m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_40_7065q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6858m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_45_7060q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6853m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_49_7056q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6849m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_4_7101q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6894m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_6_7099q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6892m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_8_7097q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6890m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_1_7435q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_1_7435q <= s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_ram_fifo_rdreq_5922_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6559q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6558q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_6558q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6557q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_6557q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6556q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_6556q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6555q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6517q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6559q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6539q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6534_o[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_6152q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_6146m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_0_5900q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5913m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_1_5917q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5912m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_5353q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_4_5327q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_3_5328q
 ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_2_5329q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_1_5330q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_5352q))))));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_1_5359q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_4_5327q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_3_5328q
 ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_2_5329q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_1_5330q)))));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_2_5358q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_4_5327q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_3_5328q
 ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_2_5329q))));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_3_5357q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_4_5327q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_3_5328q
)));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_4_5356q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_4_5327q));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_5_5355q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_6_5354q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_5352q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_5324q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_1_5330q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_1_5323q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_2_5329q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_2_5322q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_3_5328q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_3_5321q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_4_5327q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_4_5320q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_5_5326q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_5_5319q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_6_5325q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_6_5318q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_5324q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_5317q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_1_5323q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_1_5316q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_2_5322q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_2_5315q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_3_5321q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_3_5314q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_4_5320q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_4_5313q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_5_5319q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_5_5312q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_6_5318q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_6_5311q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_5317q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_5310q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_1_5316q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_1_5309q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_2_5315q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_2_5308q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_3_5314q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_3_5307q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_4_5313q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_4_5306q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_5_5312q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_5_5305q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_6_5311q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_6_5304q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_5194q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_1_5009q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_5012q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_1_5192q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_2_5008q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_1_5009q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_2_5191q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_3_5007q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_2_5008q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_3_5190q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_4_5006q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_3_5007q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_4_5189q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_5_5005q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_4_5006q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_5_5188q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_6_5004q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_5_5005q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_6_5187q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_6_5004q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_5078q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_5353q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_1_5047q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_1_5359q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_2_5046q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_2_5358q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_3_5045q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_3_5357q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_4_5044q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_4_5356q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_5_5043q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_5_5355q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_6_5042q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_6_5354q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_5012q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4988m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_1_5009q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4987m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_2_5008q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4986m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_3_5007q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4985m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_4_5006q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4984m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_5_5005q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4983m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_6_5004q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4982m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_5108q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074_o[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_5094q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074_o[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_2_5093q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074_o[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_3_5092q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074_o[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_4_5091q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074_o[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_5_5090q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074_o[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_6_5089q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074_o[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_5383q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5414m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_1_5432q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5413m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_2_5431q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5412m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_3_5430q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5411m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_4_5429q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5410m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5_5428q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5409m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_0_4180q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3945m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_1_3951q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3944m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_2_3950q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3943m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3_3949q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3942m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_4_3948q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3941m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_5_3947q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3940m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_6_3946q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3939m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4854m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_1_4185q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3990m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_2_4184q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3989m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3_4183q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3988m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_4_4182q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3987m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_5_4181q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3986m_dataout;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q <= 1;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout == 1'b0) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_7448m_dataout;
		end
	end
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q_event;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q <= 1;
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_0_8073q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_10_8063q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_11_8062q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_12_8061q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_13_8060q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_14_8059q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_15_8058q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_16_8057q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_17_8056q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_18_8055q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_19_8054q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_1_8072q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_20_8053q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_21_8052q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_22_8051q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_23_8050q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_24_8049q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_25_8048q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_26_8047q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_27_8046q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_28_8045q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_29_8044q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_2_8071q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_30_8043q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_31_8042q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_3_8070q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_4_8069q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_5_8068q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_6_8067q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7_8066q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_8_8065q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_9_8064q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_0_8092q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_10_8082q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_11_8081q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_12_8080q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_13_8079q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_14_8078q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_15_8077q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_16_8076q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_17_8075q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_18_8074q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_1_8091q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_2_8090q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_3_8089q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_4_8088q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_5_8087q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_6_8086q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7_8085q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_8_8084q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_9_8083q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_0_8111q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_10_8101q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_11_8100q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_12_8099q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_13_8098q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_14_8097q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_15_8096q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_16_8095q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_17_8094q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_18_8093q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_1_8110q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_2_8109q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_3_8108q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_4_8107q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_5_8106q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_6_8105q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7_8104q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_8_8103q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_9_8102q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_0_8164q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_10_8125q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_11_8124q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_12_8123q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_13_8122q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_14_8121q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_15_8120q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_16_8119q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_17_8118q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_18_8117q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_19_8116q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_1_8134q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_20_8115q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_21_8114q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_22_8113q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_23_8112q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_2_8133q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_3_8132q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_4_8131q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_5_8130q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_6_8129q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7_8128q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_8_8127q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_9_8126q = 0;
	end
	always @ ( posedge clock)
	begin
		if (reset == 1'b0) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_0_8073q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7927m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_10_8063q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7916m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_11_8062q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7915m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_12_8061q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7914m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_13_8060q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7913m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_14_8059q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7911m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_15_8058q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7910m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_16_8057q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7909m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_17_8056q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7908m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_18_8055q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7907m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_19_8054q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7906m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_1_8072q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7926m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_20_8053q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7905m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_21_8052q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7904m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_22_8051q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7903m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_23_8050q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7902m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_24_8049q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7901m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_25_8048q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7900m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_26_8047q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7898m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_27_8046q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7897m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_28_8045q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7896m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_29_8044q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7895m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_2_8071q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7924m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_30_8043q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7894m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_31_8042q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7893m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_3_8070q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7923m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_4_8069q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7922m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_5_8068q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7921m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_6_8067q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7920m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7_8066q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7919m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_8_8065q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7918m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_9_8064q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7917m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_0_8092q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7947m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_10_8082q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7936m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_11_8081q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7935m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_12_8080q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7934m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_13_8079q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7933m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_14_8078q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7932m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_15_8077q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7931m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_16_8076q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7930m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_17_8075q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7929m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_18_8074q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7928m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_1_8091q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7946m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_2_8090q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7945m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_3_8089q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7944m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_4_8088q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7943m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_5_8087q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7942m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_6_8086q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7941m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7_8085q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7940m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_8_8084q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7939m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_9_8083q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7937m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_0_8111q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7968m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_10_8101q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7957m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_11_8100q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7956m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_12_8099q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7955m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_13_8098q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7954m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_14_8097q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7953m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_15_8096q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7952m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_16_8095q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7950m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_17_8094q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7949m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_18_8093q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7948m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_1_8110q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7967m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_2_8109q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7966m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_3_8108q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7965m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_4_8107q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7963m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_5_8106q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7962m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_6_8105q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7961m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7_8104q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7960m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_8_8103q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7959m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_9_8102q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7958m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_0_8164q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector31_7995_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_10_8125q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector21_7985_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_11_8124q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector20_7984_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_12_8123q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector19_7983_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_13_8122q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector18_7982_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_14_8121q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector17_7981_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_15_8120q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector16_7980_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_16_8119q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector15_7979_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_17_8118q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector14_7978_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_18_8117q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector13_7977_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_19_8116q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector12_7976_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_1_8134q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector30_7994_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_20_8115q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector11_7975_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_21_8114q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector10_7974_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_22_8113q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector9_7973_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_23_8112q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector8_7972_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_2_8133q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector29_7993_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_3_8132q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector28_7992_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_4_8131q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector27_7991_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_5_8130q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector26_7990_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_6_8129q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector25_7989_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7_8128q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector24_7988_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_8_8127q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector23_7987_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_9_8126q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector22_7986_o;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_0_10696q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_10_10686q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_11_10685q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_12_10684q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_13_10683q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_14_10682q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_15_10681q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_16_10680q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_17_10679q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_18_10678q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_19_10677q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_1_10695q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_20_10676q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_21_10675q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_22_10674q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_23_10673q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_24_10672q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_25_10671q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_26_10670q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_27_10669q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_28_10668q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_29_10667q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_2_10694q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_30_10666q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_31_10665q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_3_10693q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_4_10692q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_5_10691q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_6_10690q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_7_10689q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_8_10688q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_9_10687q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_0_10696q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_10_10686q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_11_10685q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_12_10684q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_13_10683q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_14_10682q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_15_10681q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_16_10680q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_17_10679q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_18_10678q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_19_10677q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_1_10695q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_20_10676q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_21_10675q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_22_10674q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_23_10673q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_24_10672q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_25_10671q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_26_10670q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_27_10669q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_28_10668q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_29_10667q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_2_10694q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_30_10666q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_31_10665q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_3_10693q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_4_10692q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_5_10691q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_6_10690q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_7_10689q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_8_10688q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_9_10687q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_0_10597_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_0_10696q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_10_10686q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_11_10685q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_12_10684q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_13_10683q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_14_10682q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_15_10681q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_16_10680q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_17_10679q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_18_10678q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_19_10677q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_1_10695q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_20_10676q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_21_10675q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_22_10674q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_23_10673q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_24_10672q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_25_10671q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_26_10670q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_27_10669q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_28_10668q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_29_10667q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_2_10694q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_30_10666q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_31_10665q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_3_10693q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_4_10692q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_5_10691q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_6_10690q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_7_10689q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_8_10688q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_9_10687q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q <= 0;
		end
		else if  (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_7828m_dataout;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_0_8020q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_1_8019q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_2_8018q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_5310q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_1_5309q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_2_5308q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_3_5307q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_4_5306q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_5_5305q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_6_5304q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_4997q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_1_4980q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_2_4979q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_3_4978q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_4_4977q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_5_4976q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_6_4975q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_5422q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_1_5407q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_2_5406q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_3_5405q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_4_5404q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5_5403q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_0_7605q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_10_7595q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_11_7594q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_12_7593q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_13_7592q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_14_7591q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_15_7590q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_16_7589q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_17_7588q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_18_7587q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_19_7586q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_1_7604q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_20_7585q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_21_7584q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_22_7583q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_23_7582q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_2_7603q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_3_7602q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_4_7601q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_5_7600q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_6_7599q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_7_7598q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_8_7597q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_9_7596q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay0_7611q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay0_7609q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay0_7607q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_0_8020q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_1_8019q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_2_8018q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_5310q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_1_5309q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_2_5308q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_3_5307q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_4_5306q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_5_5305q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_6_5304q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_4997q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_1_4980q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_2_4979q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_3_4978q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_4_4977q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_5_4976q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_6_4975q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_5422q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_1_5407q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_2_5406q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_3_5405q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_4_5404q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5_5403q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_0_7605q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_10_7595q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_11_7594q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_12_7593q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_13_7592q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_14_7591q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_15_7590q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_16_7589q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_17_7588q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_18_7587q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_19_7586q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_1_7604q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_20_7585q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_21_7584q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_22_7583q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_23_7582q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_2_7603q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_3_7602q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_4_7601q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_5_7600q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_6_7599q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_7_7598q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_8_7597q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_9_7596q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay0_7611q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay0_7609q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay0_7607q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout == 1'b0) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_0_8020q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_1_8019q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_1_8019q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_2_8018q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_2_8018q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_5310q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_1_4980q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_4997q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_1_5309q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_2_4979q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_1_4980q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_2_5308q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_3_4978q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_2_4979q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_3_5307q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_4_4977q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_3_4978q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_4_5306q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_5_4976q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_4_4977q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_5_5305q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_6_4975q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_5_4976q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_6_5304q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_6_4975q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_4997q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4961m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_1_4980q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4960m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_2_4979q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4959m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_3_4978q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4958m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_4_4977q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4957m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_5_4976q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4956m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_6_4975q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4955m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_5422q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5391m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_1_5407q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5390m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_2_5406q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5389m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_3_5405q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5388m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_4_5404q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5387m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5_5403q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5386m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_0_7605q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7520m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_10_7595q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7510m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_11_7594q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7509m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_12_7593q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7508m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_13_7592q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7507m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_14_7591q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7506m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_15_7590q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7505m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_16_7589q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7504m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_17_7588q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7503m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_18_7587q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7502m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_19_7586q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7501m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_1_7604q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7519m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_20_7585q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7500m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_21_7584q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7499m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_22_7583q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7498m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_23_7582q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7497m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_2_7603q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7518m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_3_7602q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7517m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_4_7601q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7516m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_5_7600q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7515m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_6_7599q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7514m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_7_7598q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7513m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_8_7597q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7512m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_9_7596q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7511m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay0_7611q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay0_7611q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay0_7609q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay0_7609q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay0_7607q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay0_7607q;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_0_9105q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_10_9095q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_11_9094q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_12_9093q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_13_9092q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_14_9091q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_15_9090q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_16_9089q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_17_9088q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_18_9087q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_1_9104q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_2_9103q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_3_9102q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_4_9101q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_5_9100q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_6_9099q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_7_9098q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_8_9097q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_9_9096q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_0_9105q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_10_9095q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_11_9094q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_12_9093q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_13_9092q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_14_9091q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_15_9090q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_16_9089q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_17_9088q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_18_9087q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_1_9104q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_2_9103q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_3_9102q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_4_9101q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_5_9100q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_6_9099q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_7_9098q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_8_9097q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_9_9096q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_3_9006_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_0_9105q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_10_9095q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_10_9958q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_11_9094q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_11_9957q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_12_9093q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_12_9956q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_13_9092q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_13_9955q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_14_9091q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_14_9954q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_15_9090q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_15_9953q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_16_9089q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_16_9952q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_17_9088q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_17_9951q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_18_9087q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_18_9950q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_1_9104q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_2_9103q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_2_9966q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_3_9102q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_3_9965q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_4_9101q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_4_9964q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_5_9100q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_5_9963q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_6_9099q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_6_9962q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_7_9098q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_7_9961q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_8_9097q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_8_9960q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_9_9096q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9_9959q;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_15581q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5119q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_15581q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5119q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q <= 1;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q <= 1;
		end
		else 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_15581q <= s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_nxt_15592_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector1_7887_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector32_7996_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5119q <= s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5167_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux3_14937_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux2_14936_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux1_14935_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux0_14934_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux4_14938_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector2_9802_o;
		end
	end
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_15581q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5119q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q_event;
	event de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_15581q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5119q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q_event;
	initial
		#1 ->de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q_event;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_15581q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_15581q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5119q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5119q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q <= 1;
	always @(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q_event)
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q <= 1;
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_enables_0_8667q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_enables_0_8667q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_always32_8529_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_enables_0_8667q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_0_10033q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_10_10023q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_11_10022q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_12_10021q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_13_10020q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_14_10019q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_15_10018q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_1_10032q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_2_10031q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_3_10030q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_4_10029q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_5_10028q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_6_10027q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_7_10026q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_8_10025q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9_10024q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_0_10037q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_1_10036q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_2_10035q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_3_10034q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_0_10017q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_10_10007q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_11_10006q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_12_10005q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_13_10004q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_14_10003q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_15_10002q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_1_10016q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_2_10015q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_3_10014q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_4_10013q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_5_10012q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_6_10011q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_7_10010q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_8_10009q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9_10008q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_0_10033q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_10_10023q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_11_10022q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_12_10021q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_13_10020q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_14_10019q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_15_10018q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_1_10032q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_2_10031q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_3_10030q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_4_10029q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_5_10028q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_6_10027q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_7_10026q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_8_10025q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9_10024q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_0_10037q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_1_10036q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_2_10035q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_3_10034q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_0_10017q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_10_10007q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_11_10006q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_12_10005q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_13_10004q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_14_10003q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_15_10002q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_1_10016q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_2_10015q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_3_10014q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_4_10013q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_5_10012q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_6_10011q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_7_10010q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_8_10009q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9_10008q <= 0;
		end
		else if  (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_0_10033q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9721m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_10_10023q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9711m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_11_10022q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9710m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_12_10021q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9709m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_13_10020q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9708m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_14_10019q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9707m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_15_10018q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9706m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_1_10032q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9720m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_2_10031q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9719m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_3_10030q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9718m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_4_10029q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9717m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_5_10028q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9716m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_6_10027q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9715m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_7_10026q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9714m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_8_10025q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9713m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9_10024q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9712m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_0_10037q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9725m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_1_10036q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9724m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_2_10035q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9723m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_3_10034q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9722m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_0_10017q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9705m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_10_10007q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9695m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_11_10006q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9694m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_12_10005q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9693m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_13_10004q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9692m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_14_10003q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9691m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_15_10002q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9690m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_1_10016q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9704m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_2_10015q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9703m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_3_10014q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9702m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_4_10013q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9701m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_5_10012q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9700m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_6_10011q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9699m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_7_10010q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9698m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_8_10009q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9697m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9_10008q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9696m_dataout;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q <= 0;
		end
		else if  (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9655m_dataout;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_0_9003q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_10_8993q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_11_8992q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_12_8991q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_13_8990q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_14_8989q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_15_8988q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_16_8987q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_17_8986q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_18_8985q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_1_9002q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_2_9001q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_3_9000q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_4_8999q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_5_8998q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_6_8997q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_7_8996q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_8_8995q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_9_8994q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_0_9003q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_10_8993q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_11_8992q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_12_8991q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_13_8990q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_14_8989q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_15_8988q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_16_8987q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_17_8986q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_18_8985q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_1_9002q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_2_9001q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_3_9000q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_4_8999q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_5_8998q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_6_8997q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_7_8996q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_8_8995q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_9_8994q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_2_8904_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_0_9003q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_10_8993q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_10_9958q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_11_8992q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_11_9957q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_12_8991q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_12_9956q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_13_8990q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_13_9955q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_14_8989q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_14_9954q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_15_8988q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_15_9953q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_16_8987q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_16_9952q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_17_8986q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_17_9951q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_18_8985q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_18_9950q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_1_9002q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_2_9001q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_2_9966q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_3_9000q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_3_9965q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_4_8999q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_4_9964q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_5_8998q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_5_9963q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_6_8997q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_6_9962q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_7_8996q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_7_9961q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_8_8995q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_8_9960q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_9_8994q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9_9959q;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_0_8901q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_1_8900q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_2_8899q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_3_8898q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_0_8901q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_1_8900q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_2_8899q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_3_8898q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_1_8802_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_0_8901q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_1_8900q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_2_8899q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_2_9966q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_3_8898q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_3_9965q;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_0_8800q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_10_8790q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_11_8789q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_12_8788q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_13_8787q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_14_8786q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_15_8785q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_16_8784q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_17_8783q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_18_8782q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_19_8781q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_1_8799q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_20_8780q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_21_8779q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_22_8778q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_23_8777q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_24_8776q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_25_8775q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_26_8774q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_27_8773q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_28_8772q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_29_8771q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_2_8798q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_30_8770q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_31_8769q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_3_8797q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_4_8796q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_5_8795q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_6_8794q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_7_8793q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_8_8792q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_9_8791q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_0_8800q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_10_8790q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_11_8789q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_12_8788q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_13_8787q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_14_8786q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_15_8785q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_16_8784q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_17_8783q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_18_8782q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_19_8781q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_1_8799q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_20_8780q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_21_8779q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_22_8778q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_23_8777q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_24_8776q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_25_8775q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_26_8774q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_27_8773q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_28_8772q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_29_8771q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_2_8798q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_30_8770q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_31_8769q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_3_8797q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_4_8796q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_5_8795q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_6_8794q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_7_8793q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_8_8792q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_9_8791q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_0_8701_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_0_8800q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_10_8790q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_10_9958q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_11_8789q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_11_9957q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_12_8788q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_12_9956q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_13_8787q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_13_9955q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_14_8786q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_14_9954q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_15_8785q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_15_9953q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_16_8784q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_16_9952q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_17_8783q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_17_9951q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_18_8782q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_18_9950q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_19_8781q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_19_9949q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_1_8799q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_20_8780q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_20_9948q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_21_8779q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_21_9947q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_22_8778q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_22_9946q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_23_8777q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_23_9945q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_24_8776q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_24_9944q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_25_8775q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_25_9943q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_26_8774q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_26_9942q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_27_8773q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_27_9941q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_28_8772q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_28_9940q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_29_8771q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_29_9939q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_2_8798q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_2_9966q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_30_8770q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_30_9938q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_31_8769q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_31_9937q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_3_8797q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_3_9965q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_4_8796q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_4_9964q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_5_8795q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_5_9963q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_6_8794q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_6_9962q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_7_8793q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_7_9961q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_8_8792q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_8_9960q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_9_8791q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9_9959q;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_0_10632q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10_10585q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_11_10584q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_12_10583q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_13_10582q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_14_10581q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_15_10580q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_16_10579q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_17_10578q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_18_10577q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_19_10576q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_1_10594q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_20_10575q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_21_10574q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_22_10573q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_23_10572q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_24_10571q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_25_10570q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_26_10569q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_27_10568q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_28_10567q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_29_10566q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_2_10593q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_30_10565q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_31_10564q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_3_10592q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_4_10591q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_5_10590q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_6_10589q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_7_10588q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_8_10587q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_9_10586q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_0_10632q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10_10585q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_11_10584q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_12_10583q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_13_10582q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_14_10581q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_15_10580q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_16_10579q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_17_10578q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_18_10577q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_19_10576q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_1_10594q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_20_10575q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_21_10574q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_22_10573q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_23_10572q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_24_10571q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_25_10570q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_26_10569q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_27_10568q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_28_10567q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_29_10566q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_2_10593q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_30_10565q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_31_10564q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_3_10592q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_4_10591q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_5_10590q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_6_10589q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_7_10588q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_8_10587q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_9_10586q <= 0;
		end
		else if  (slave_read == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_0_10632q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector18_10494_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10_10585q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector8_10484_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_11_10584q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector7_10483_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_12_10583q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector6_10482_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_13_10582q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector5_10481_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_14_10581q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector4_10480_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_15_10580q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector3_10479_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_16_10579q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector2_10478_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_17_10578q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector1_10477_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_18_10577q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector0_10476_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_19_10576q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10473m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_1_10594q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector17_10493_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_20_10575q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10472m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_21_10574q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10471m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_22_10573q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10470m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_23_10572q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10469m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_24_10571q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10468m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_25_10570q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10467m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_26_10569q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10466m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_27_10568q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10465m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_28_10567q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10464m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_29_10566q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10463m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_2_10593q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector16_10492_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_30_10565q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10462m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_31_10564q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10461m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_3_10592q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector15_10491_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_4_10591q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector14_10490_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_5_10590q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector13_10489_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_6_10589q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector12_10488_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_7_10588q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector11_10487_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_8_10587q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector10_10486_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_9_10586q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector9_10485_o;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_0_12415q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_10_12405q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_11_12404q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_12_12403q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_13_12402q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_14_12401q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_15_12400q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_16_12399q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_17_12398q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_18_12397q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_19_12396q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_1_12414q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_20_12395q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_21_12394q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_22_12393q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_23_12392q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_24_12391q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_25_12390q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_26_12389q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_27_12388q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_28_12387q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_29_12386q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_2_12413q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_30_12385q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_31_12384q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_3_12412q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_4_12411q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_5_12410q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_6_12409q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_7_12408q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_8_12407q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_9_12406q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_0_12415q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_10_12405q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_11_12404q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_12_12403q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_13_12402q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_14_12401q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_15_12400q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_16_12399q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_17_12398q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_18_12397q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_19_12396q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_1_12414q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_20_12395q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_21_12394q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_22_12393q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_23_12392q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_24_12391q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_25_12390q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_26_12389q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_27_12388q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_28_12387q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_29_12386q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_2_12413q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_30_12385q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_31_12384q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_3_12412q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_4_12411q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_5_12410q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_6_12409q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_7_12408q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_8_12407q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_9_12406q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_17_12316_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_0_12415q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_10_12405q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_11_12404q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_12_12403q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_13_12402q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_14_12401q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_15_12400q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_16_12399q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_17_12398q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_18_12397q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_19_12396q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_1_12414q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_20_12395q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_21_12394q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_22_12393q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_23_12392q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_24_12391q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_25_12390q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_26_12389q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_27_12388q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_28_12387q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_29_12386q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_2_12413q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_30_12385q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_31_12384q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_3_12412q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_4_12411q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_5_12410q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_6_12409q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_7_12408q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_8_12407q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_9_12406q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_0_12313q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_10_12303q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_11_12302q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_12_12301q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_13_12300q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_14_12299q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_15_12298q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_16_12297q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_17_12296q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_18_12295q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_19_12294q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_1_12312q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_20_12293q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_21_12292q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_22_12291q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_23_12290q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_24_12289q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_25_12288q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_26_12287q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_27_12286q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_28_12285q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_29_12284q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_2_12311q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_30_12283q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_31_12282q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_3_12310q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_4_12309q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_5_12308q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_6_12307q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_7_12306q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_8_12305q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_9_12304q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_0_12313q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_10_12303q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_11_12302q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_12_12301q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_13_12300q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_14_12299q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_15_12298q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_16_12297q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_17_12296q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_18_12295q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_19_12294q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_1_12312q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_20_12293q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_21_12292q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_22_12291q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_23_12290q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_24_12289q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_25_12288q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_26_12287q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_27_12286q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_28_12285q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_29_12284q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_2_12311q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_30_12283q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_31_12282q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_3_12310q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_4_12309q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_5_12308q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_6_12307q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_7_12306q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_8_12305q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_9_12304q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_16_12214_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_0_12313q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_10_12303q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_11_12302q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_12_12301q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_13_12300q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_14_12299q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_15_12298q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_16_12297q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_17_12296q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_18_12295q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_19_12294q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_1_12312q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_20_12293q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_21_12292q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_22_12291q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_23_12290q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_24_12289q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_25_12288q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_26_12287q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_27_12286q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_28_12285q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_29_12284q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_2_12311q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_30_12283q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_31_12282q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_3_12310q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_4_12309q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_5_12308q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_6_12307q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_7_12306q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_8_12305q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_9_12304q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_0_12211q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_10_12201q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_11_12200q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_12_12199q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_13_12198q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_14_12197q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_15_12196q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_16_12195q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_17_12194q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_18_12193q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_19_12192q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_1_12210q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_20_12191q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_21_12190q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_22_12189q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_23_12188q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_24_12187q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_25_12186q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_26_12185q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_27_12184q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_28_12183q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_29_12182q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_2_12209q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_30_12181q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_31_12180q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_3_12208q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_4_12207q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_5_12206q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_6_12205q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_7_12204q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_8_12203q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_9_12202q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_0_12211q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_10_12201q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_11_12200q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_12_12199q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_13_12198q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_14_12197q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_15_12196q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_16_12195q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_17_12194q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_18_12193q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_19_12192q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_1_12210q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_20_12191q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_21_12190q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_22_12189q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_23_12188q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_24_12187q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_25_12186q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_26_12185q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_27_12184q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_28_12183q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_29_12182q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_2_12209q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_30_12181q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_31_12180q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_3_12208q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_4_12207q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_5_12206q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_6_12205q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_7_12204q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_8_12203q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_9_12202q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_15_12112_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_0_12211q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_10_12201q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_11_12200q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_12_12199q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_13_12198q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_14_12197q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_15_12196q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_16_12195q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_17_12194q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_18_12193q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_19_12192q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_1_12210q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_20_12191q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_21_12190q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_22_12189q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_23_12188q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_24_12187q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_25_12186q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_26_12185q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_27_12184q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_28_12183q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_29_12182q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_2_12209q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_30_12181q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_31_12180q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_3_12208q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_4_12207q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_5_12206q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_6_12205q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_7_12204q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_8_12203q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_9_12202q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_enables_0_10563q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_enables_0_10563q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_always32_10423_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_enables_0_10563q <= slave_writedata[1];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_0_12110q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_10_12100q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_11_12099q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_12_12098q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_13_12097q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_14_12096q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_15_12095q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_16_12094q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_17_12093q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_18_12092q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_19_12091q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_1_12109q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_20_12090q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_21_12089q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_22_12088q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_23_12087q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_24_12086q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_25_12085q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_26_12084q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_27_12083q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_28_12082q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_29_12081q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_2_12108q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_30_12080q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_31_12079q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_3_12107q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_4_12106q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_5_12105q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_6_12104q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_7_12103q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_8_12102q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_9_12101q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_0_12110q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_10_12100q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_11_12099q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_12_12098q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_13_12097q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_14_12096q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_15_12095q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_16_12094q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_17_12093q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_18_12092q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_19_12091q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_1_12109q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_20_12090q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_21_12089q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_22_12088q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_23_12087q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_24_12086q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_25_12085q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_26_12084q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_27_12083q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_28_12082q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_29_12081q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_2_12108q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_30_12080q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_31_12079q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_3_12107q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_4_12106q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_5_12105q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_6_12104q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_7_12103q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_8_12102q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_9_12101q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_14_12011_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_0_12110q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_10_12100q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_11_12099q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_12_12098q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_13_12097q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_14_12096q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_15_12095q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_16_12094q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_17_12093q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_18_12092q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_19_12091q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_1_12109q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_20_12090q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_21_12089q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_22_12088q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_23_12087q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_24_12086q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_25_12085q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_26_12084q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_27_12083q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_28_12082q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_29_12081q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_2_12108q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_30_12080q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_31_12079q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_3_12107q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_4_12106q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_5_12105q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_6_12104q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_7_12103q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_8_12102q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_9_12101q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_0_12009q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_10_11999q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_11_11998q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_12_11997q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_13_11996q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_14_11995q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_15_11994q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_16_11993q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_17_11992q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_18_11991q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_19_11990q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_1_12008q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_20_11989q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_21_11988q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_22_11987q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_23_11986q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_24_11985q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_25_11984q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_26_11983q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_27_11982q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_28_11981q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_29_11980q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_2_12007q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_30_11979q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_31_11978q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_3_12006q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_4_12005q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_5_12004q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_6_12003q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_7_12002q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_8_12001q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_9_12000q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_0_12009q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_10_11999q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_11_11998q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_12_11997q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_13_11996q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_14_11995q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_15_11994q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_16_11993q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_17_11992q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_18_11991q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_19_11990q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_1_12008q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_20_11989q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_21_11988q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_22_11987q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_23_11986q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_24_11985q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_25_11984q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_26_11983q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_27_11982q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_28_11981q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_29_11980q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_2_12007q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_30_11979q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_31_11978q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_3_12006q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_4_12005q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_5_12004q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_6_12003q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_7_12002q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_8_12001q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_9_12000q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_13_11910_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_0_12009q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_10_11999q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_11_11998q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_12_11997q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_13_11996q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_14_11995q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_15_11994q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_16_11993q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_17_11992q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_18_11991q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_19_11990q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_1_12008q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_20_11989q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_21_11988q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_22_11987q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_23_11986q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_24_11985q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_25_11984q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_26_11983q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_27_11982q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_28_11981q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_29_11980q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_2_12007q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_30_11979q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_31_11978q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_3_12006q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_4_12005q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_5_12004q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_6_12003q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_7_12002q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_8_12001q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_9_12000q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_0_11908q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_10_11898q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_11_11897q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_12_11896q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_13_11895q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_14_11894q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_15_11893q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_16_11892q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_17_11891q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_18_11890q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_19_11889q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_1_11907q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_20_11888q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_21_11887q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_22_11886q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_23_11885q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_24_11884q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_25_11883q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_26_11882q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_27_11881q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_28_11880q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_29_11879q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_2_11906q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_30_11878q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_31_11877q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_3_11905q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_4_11904q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_5_11903q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_6_11902q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_7_11901q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_8_11900q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_9_11899q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_0_11908q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_10_11898q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_11_11897q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_12_11896q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_13_11895q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_14_11894q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_15_11893q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_16_11892q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_17_11891q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_18_11890q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_19_11889q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_1_11907q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_20_11888q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_21_11887q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_22_11886q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_23_11885q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_24_11884q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_25_11883q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_26_11882q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_27_11881q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_28_11880q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_29_11879q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_2_11906q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_30_11878q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_31_11877q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_3_11905q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_4_11904q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_5_11903q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_6_11902q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_7_11901q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_8_11900q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_9_11899q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_12_11809_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_0_11908q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_10_11898q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_11_11897q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_12_11896q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_13_11895q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_14_11894q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_15_11893q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_16_11892q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_17_11891q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_18_11890q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_19_11889q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_1_11907q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_20_11888q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_21_11887q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_22_11886q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_23_11885q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_24_11884q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_25_11883q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_26_11882q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_27_11881q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_28_11880q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_29_11879q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_2_11906q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_30_11878q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_31_11877q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_3_11905q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_4_11904q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_5_11903q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_6_11902q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_7_11901q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_8_11900q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_9_11899q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_0_14939q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_10_14924q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_11_14923q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_16_14885q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_17_14921q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_18_14920q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_19_14919q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_1_14928q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_24_14881q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_25_14917q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_26_14916q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_27_14915q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_2_14927q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_32_14877q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_33_14913q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_34_14912q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_35_14911q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_3_14926q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_40_14873q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_41_14909q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_42_14908q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_43_14907q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_48_14869q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_49_14905q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_50_14904q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_51_14903q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_56_14865q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_57_14901q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_58_14900q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_59_14899q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_64_14860q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_65_14897q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_66_14896q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_67_14895q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_8_14889q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_9_14925q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_0_14939q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_10_14924q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_11_14923q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_16_14885q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_17_14921q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_18_14920q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_19_14919q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_1_14928q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_24_14881q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_25_14917q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_26_14916q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_27_14915q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_2_14927q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_32_14877q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_33_14913q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_34_14912q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_35_14911q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_3_14926q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_40_14873q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_41_14909q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_42_14908q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_43_14907q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_48_14869q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_49_14905q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_50_14904q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_51_14903q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_56_14865q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_57_14901q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_58_14900q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_59_14899q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_64_14860q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_65_14897q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_66_14896q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_67_14895q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_8_14889q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_9_14925q <= 0;
		end
		else if  (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_0_14939q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_12_10005q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_10_14924q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_10_10007q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_11_14923q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_11_10006q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_16_14885q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_4_10013q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_17_14921q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_5_10012q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_18_14920q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_6_10011q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_19_14919q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_7_10010q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_1_14928q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_13_10004q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_24_14881q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_0_10017q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_25_14917q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_1_10016q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_26_14916q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_2_10015q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_27_14915q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_3_10014q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_2_14927q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_14_10003q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_32_14877q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_12_10021q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_33_14913q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_13_10020q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_34_14912q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_14_10019q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_35_14911q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_15_10018q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_3_14926q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_15_10002q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_40_14873q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_8_10025q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_41_14909q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9_10024q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_42_14908q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_10_10023q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_43_14907q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_11_10022q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_48_14869q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_4_10029q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_49_14905q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_5_10028q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_50_14904q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_6_10027q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_51_14903q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_7_10026q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_56_14865q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_0_10033q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_57_14901q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_1_10032q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_58_14900q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_2_10031q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_59_14899q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_3_10030q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_64_14860q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_0_10037q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_65_14897q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_1_10036q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_66_14896q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_2_10035q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_67_14895q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_3_10034q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_8_14889q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_8_10009q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_9_14925q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9_10008q;
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_0_11807q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_10_11797q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_11_11796q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_12_11795q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_13_11794q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_14_11793q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_15_11792q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_16_11791q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_17_11790q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_18_11789q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_19_11788q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_1_11806q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_20_11787q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_21_11786q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_22_11785q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_23_11784q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_24_11783q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_25_11782q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_26_11781q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_27_11780q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_28_11779q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_29_11778q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_2_11805q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_30_11777q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_31_11776q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_3_11804q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_4_11803q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_5_11802q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_6_11801q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_7_11800q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_8_11799q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_9_11798q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_0_11807q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_10_11797q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_11_11796q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_12_11795q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_13_11794q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_14_11793q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_15_11792q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_16_11791q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_17_11790q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_18_11789q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_19_11788q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_1_11806q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_20_11787q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_21_11786q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_22_11785q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_23_11784q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_24_11783q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_25_11782q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_26_11781q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_27_11780q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_28_11779q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_29_11778q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_2_11805q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_30_11777q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_31_11776q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_3_11804q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_4_11803q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_5_11802q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_6_11801q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_7_11800q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_8_11799q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_9_11798q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_11_11708_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_0_11807q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_10_11797q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_11_11796q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_12_11795q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_13_11794q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_14_11793q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_15_11792q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_16_11791q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_17_11790q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_18_11789q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_19_11788q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_1_11806q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_20_11787q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_21_11786q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_22_11785q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_23_11784q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_24_11783q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_25_11782q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_26_11781q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_27_11780q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_28_11779q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_29_11778q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_2_11805q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_30_11777q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_31_11776q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_3_11804q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_4_11803q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_5_11802q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_6_11801q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_7_11800q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_8_11799q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_9_11798q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_0_11706q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_10_11696q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_11_11695q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_12_11694q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_13_11693q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_14_11692q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_15_11691q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_16_11690q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_17_11689q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_18_11688q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_19_11687q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_1_11705q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_20_11686q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_21_11685q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_22_11684q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_23_11683q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_24_11682q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_25_11681q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_26_11680q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_27_11679q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_28_11678q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_29_11677q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_2_11704q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_30_11676q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_31_11675q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_3_11703q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_4_11702q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_5_11701q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_6_11700q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_7_11699q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_8_11698q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_9_11697q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_0_11706q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_10_11696q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_11_11695q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_12_11694q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_13_11693q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_14_11692q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_15_11691q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_16_11690q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_17_11689q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_18_11688q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_19_11687q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_1_11705q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_20_11686q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_21_11685q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_22_11684q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_23_11683q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_24_11682q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_25_11681q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_26_11680q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_27_11679q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_28_11678q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_29_11677q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_2_11704q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_30_11676q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_31_11675q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_3_11703q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_4_11702q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_5_11701q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_6_11700q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_7_11699q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_8_11698q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_9_11697q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_10_11607_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_0_11706q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_10_11696q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_11_11695q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_12_11694q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_13_11693q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_14_11692q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_15_11691q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_16_11690q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_17_11689q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_18_11688q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_19_11687q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_1_11705q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_20_11686q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_21_11685q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_22_11684q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_23_11683q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_24_11682q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_25_11681q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_26_11680q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_27_11679q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_28_11678q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_29_11677q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_2_11704q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_30_11676q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_31_11675q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_3_11703q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_4_11702q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_5_11701q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_6_11700q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_7_11699q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_8_11698q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_9_11697q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_0_11605q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_10_11595q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_11_11594q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_12_11593q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_13_11592q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_14_11591q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_15_11590q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_16_11589q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_17_11588q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_18_11587q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_19_11586q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_1_11604q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_20_11585q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_21_11584q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_22_11583q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_23_11582q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_24_11581q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_25_11580q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_26_11579q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_27_11578q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_28_11577q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_29_11576q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_2_11603q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_30_11575q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_31_11574q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_3_11602q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_4_11601q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_5_11600q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_6_11599q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_7_11598q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_8_11597q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_9_11596q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_0_11605q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_10_11595q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_11_11594q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_12_11593q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_13_11592q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_14_11591q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_15_11590q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_16_11589q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_17_11588q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_18_11587q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_19_11586q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_1_11604q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_20_11585q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_21_11584q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_22_11583q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_23_11582q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_24_11581q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_25_11580q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_26_11579q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_27_11578q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_28_11577q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_29_11576q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_2_11603q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_30_11575q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_31_11574q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_3_11602q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_4_11601q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_5_11600q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_6_11599q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_7_11598q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_8_11597q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_9_11596q <= 0;
		end
		else if  (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_9_11506_dataout == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_0_11605q <= slave_writedata[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_10_11595q <= slave_writedata[10];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_11_11594q <= slave_writedata[11];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_12_11593q <= slave_writedata[12];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_13_11592q <= slave_writedata[13];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_14_11591q <= slave_writedata[14];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_15_11590q <= slave_writedata[15];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_16_11589q <= slave_writedata[16];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_17_11588q <= slave_writedata[17];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_18_11587q <= slave_writedata[18];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_19_11586q <= slave_writedata[19];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_1_11604q <= slave_writedata[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_20_11585q <= slave_writedata[20];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_21_11584q <= slave_writedata[21];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_22_11583q <= slave_writedata[22];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_23_11582q <= slave_writedata[23];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_24_11581q <= slave_writedata[24];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_25_11580q <= slave_writedata[25];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_26_11579q <= slave_writedata[26];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_27_11578q <= slave_writedata[27];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_28_11577q <= slave_writedata[28];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_29_11576q <= slave_writedata[29];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_2_11603q <= slave_writedata[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_30_11575q <= slave_writedata[30];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_31_11574q <= slave_writedata[31];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_3_11602q <= slave_writedata[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_4_11601q <= slave_writedata[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_5_11600q <= slave_writedata[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_6_11599q <= slave_writedata[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_7_11598q <= slave_writedata[7];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_8_11597q <= slave_writedata[8];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_9_11596q <= slave_writedata[9];
		end
	end
	initial
	begin
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_1_12430q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_reg_15650q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_image_packet_15580q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_reg_15707q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8666q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_8017q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_0_8189q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_10_8179q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_11_8178q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_12_8177q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_13_8176q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_14_8175q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_15_8174q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_16_8173q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_17_8172q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_18_8171q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_19_8170q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_1_8188q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_20_8169q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_21_8168q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_22_8167q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_23_8166q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_2_8187q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_3_8186q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_4_8185q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_5_8184q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_6_8183q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_7_8182q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_8_8181q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_9_8180q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_d1_8006q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_8014q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_8016q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_8015q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_0_8041q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_10_8031q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_11_8030q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_12_8029q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_13_8028q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_14_8027q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_15_8026q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_16_8025q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_17_8024q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_18_8023q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_1_8040q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_2_8039q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_3_8038q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_4_8037q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_5_8036q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_6_8035q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7_8034q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_8_8033q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_9_8032q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_sop_out_d1_8190q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_6116q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_6115q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_6114q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_6113q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6095q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_6066q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6050q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_full_reg_6068q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_6075q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6555q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6512q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_6143q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_5271q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_1_5278q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_2_5277q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_3_5276q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_4_5275q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_5_5274q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_6_5273q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_5264q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_1_5234q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_2_5233q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_3_5232q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_4_5231q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_5228q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_1_5227q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_2_5226q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_3_5225q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_4_5224q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_5_5223q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_6_5222q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_5221q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_1_5220q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_2_5219q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_3_5218q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_4_5217q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_5_5216q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_6_5215q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_5035q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_1_5024q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_2_5023q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_3_5022q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_4_5021q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_5_5020q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_6_5019q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_5117q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_1_5126q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_2_5125q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_3_5124q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_4_5123q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_5_5122q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_6_5121q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9924q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_10_9958q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_11_9957q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_12_9956q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_13_9955q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_14_9954q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_15_9953q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_16_9952q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_17_9951q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_18_9950q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_19_9949q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_20_9948q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_21_9947q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_22_9946q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_23_9945q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_24_9944q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_25_9943q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_26_9942q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_27_9941q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_28_9940q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_29_9939q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_2_9966q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_30_9938q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_31_9937q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_3_9965q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_4_9964q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_5_9963q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_6_9962q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_7_9961q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_8_9960q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9_9959q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_10038q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q = 0;
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q = 0;
	end
	always @ ( posedge clock or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_1_12430q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_reg_15650q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_image_packet_15580q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_reg_15707q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8666q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_8017q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_0_8189q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_10_8179q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_11_8178q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_12_8177q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_13_8176q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_14_8175q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_15_8174q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_16_8173q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_17_8172q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_18_8171q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_19_8170q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_1_8188q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_20_8169q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_21_8168q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_22_8167q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_23_8166q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_2_8187q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_3_8186q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_4_8185q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_5_8184q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_6_8183q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_7_8182q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_8_8181q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_9_8180q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_d1_8006q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_8014q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_8016q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_8015q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_0_8041q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_10_8031q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_11_8030q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_12_8029q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_13_8028q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_14_8027q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_15_8026q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_16_8025q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_17_8024q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_18_8023q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_1_8040q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_2_8039q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_3_8038q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_4_8037q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_5_8036q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_6_8035q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7_8034q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_8_8033q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_9_8032q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_sop_out_d1_8190q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_6116q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_6115q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_6114q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_6113q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6095q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_6066q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6050q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_full_reg_6068q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_6075q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6555q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6512q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_6143q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_5271q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_1_5278q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_2_5277q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_3_5276q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_4_5275q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_5_5274q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_6_5273q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_5264q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_1_5234q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_2_5233q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_3_5232q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_4_5231q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_5228q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_1_5227q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_2_5226q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_3_5225q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_4_5224q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_5_5223q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_6_5222q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_5221q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_1_5220q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_2_5219q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_3_5218q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_4_5217q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_5_5216q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_6_5215q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_5035q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_1_5024q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_2_5023q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_3_5022q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_4_5021q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_5_5020q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_6_5019q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_5117q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_1_5126q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_2_5125q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_3_5124q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_4_5123q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_5_5122q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_6_5121q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9924q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_10_9958q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_11_9957q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_12_9956q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_13_9955q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_14_9954q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_15_9953q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_16_9952q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_17_9951q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_18_9950q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_19_9949q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_20_9948q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_21_9947q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_22_9946q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_23_9945q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_24_9944q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_25_9943q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_26_9942q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_27_9941q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_28_9940q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_29_9939q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_2_9966q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_30_9938q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_31_9937q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_3_9965q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_4_9964q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_5_9963q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_6_9962q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_7_9961q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_8_9960q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9_9959q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_10038q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q <= 0;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q <= 0;
		end
		else 
		begin
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10424m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_1_12430q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_10419m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_reg_15650q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_image_packet_15580q <= ((s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_sop_15582_dataout & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_image_packet_nxt_0_15800_dataout) | (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_image_packet_15580q & (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_eop_15583_dataout)));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_reg_15707q <= dout_ready;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8666q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8530m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_8524m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector5_7892_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_8017q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector3_7890_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_0_8189q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_0_8161m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_10_8179q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_10_8151m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_11_8178q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_11_8150m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_12_8177q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_12_8149m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_13_8176q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_13_8148m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_14_8175q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_14_8147m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_15_8174q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_15_8146m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_16_8173q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_16_8145m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_17_8172q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_17_8144m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_18_8171q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_18_8143m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_19_8170q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_19_8142m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_1_8188q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_1_8160m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_20_8169q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_20_8141m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_21_8168q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_21_8140m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_22_8167q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_22_8139m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_23_8166q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_23_8138m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_2_8187q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_2_8159m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_3_8186q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_3_8158m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_4_8185q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_4_8157m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_5_8184q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_5_8156m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_6_8183q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_6_8155m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_7_8182q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_7_8154m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_8_8181q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_8_8153m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_9_8180q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_9_8152m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector0_7885_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_d1_8006q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_8162m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_8014q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector6_7969_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_8016q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector2_7888_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_8015q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector7_7970_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_0_8041q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7884m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_10_8031q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7873m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_11_8030q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7872m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_12_8029q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7871m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_13_8028q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7870m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_14_8027q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7869m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_15_8026q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7868m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_16_8025q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7867m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_17_8024q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7866m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_18_8023q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7864m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_1_8040q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7883m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_2_8039q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7882m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_3_8038q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7881m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_4_8037q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7880m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_5_8036q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7879m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_6_8035q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7877m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7_8034q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7876m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_8_8033q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7875m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_9_8032q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7874m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_sop_out_d1_8190q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_sop_out_8163m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector35_7999_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector34_7998_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector33_7997_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_6116q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_6115q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_0_0_6115q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_6114q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_1_0_6114q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_6113q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_shift_register_2_0_6113q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_gray_data_0_6112q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6095q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6050q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_6066q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_6116q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6050q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_6044m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_full_reg_6068q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_6064_o[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_6075q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_6064_o[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_6555q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6512q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6512q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_6506m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_6143q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_6149m_dataout;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_5271q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_4_5231q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_3_5232q
 ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_2_5233q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_1_5234q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_5264q))))));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_1_5278q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_4_5231q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_3_5232q
 ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_2_5233q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_1_5234q)))));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_2_5277q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_4_5231q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_3_5232q
 ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_2_5233q))));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_3_5276q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_4_5231q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_3_5232q
)));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_4_5275q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q ^ (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_4_5231q));
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_5_5274q <= (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q);
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_6_5273q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_0_5264q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_5228q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_1_5234q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_1_5227q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_2_5233q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_2_5226q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_3_5232q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_3_5225q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_4_5231q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_4_5224q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_5_5230q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_5_5223q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_0_6_5229q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_6_5222q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_0_5228q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_5221q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_1_5227q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_1_5220q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_2_5226q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_2_5219q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_3_5225q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_3_5218q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_4_5224q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_4_5217q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_5_5223q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_5_5216q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_1_6_5222q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_6_5215q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_0_5221q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_0_5194q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_1_5220q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_1_5192q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_2_5219q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_2_5191q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_3_5218q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_3_5190q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_4_5217q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_4_5189q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_5_5216q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_5_5188q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_shift_register_2_6_5215q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_gray_data_6_5187q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_5035q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_5271q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_1_5024q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_1_5278q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_2_5023q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_2_5277q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_3_5022q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_3_5276q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_4_5021q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_4_5275q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_5_5020q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_5_5274q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_6_5019q <= de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_6_5273q;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_5117q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[0];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_1_5126q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[1];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_2_5125q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[2];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_3_5124q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[3];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_4_5123q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[4];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_5_5122q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[5];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_6_5121q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[6];
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector13_9855_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9924q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector1_9801_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector12_9853_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector11_9850_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector10_9847_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector0_9800_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector45_9890_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_10_9958q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector35_9878_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_11_9957q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector34_9877_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_12_9956q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector33_9876_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_13_9955q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector32_9875_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_14_9954q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector31_9874_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_15_9953q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector30_9873_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_16_9952q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector29_9872_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_17_9951q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector28_9871_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_18_9950q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector27_9870_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_19_9949q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector26_9869_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector44_9888_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_20_9948q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector25_9868_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_21_9947q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector24_9867_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_22_9946q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector23_9866_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_23_9945q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector22_9865_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_24_9944q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector21_9864_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_25_9943q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector20_9863_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_26_9942q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector19_9862_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_27_9941q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector18_9861_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_28_9940q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector17_9860_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_29_9939q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector16_9859_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_2_9966q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector43_9886_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_30_9938q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector15_9858_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_31_9937q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector14_9857_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_3_9965q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector42_9885_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_4_9964q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector41_9884_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_5_9963q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector40_9883_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_6_9962q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector39_9882_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_7_9961q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector38_9881_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_8_9960q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector37_9880_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9_9959q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector36_9879_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_10038q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector9_9815_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector3_9803_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector7_9811_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector4_9805_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector6_9809_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector5_9807_o;
			de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q <= wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector8_9813_o;
		end
	end
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10461m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux0_10427_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10462m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux1_10428_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10463m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux2_10429_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10464m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux3_10430_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10465m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux4_10431_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10466m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux5_10432_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10467m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux6_10433_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10468m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux7_10434_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10469m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux8_10435_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10470m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux9_10436_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10471m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux10_10437_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10472m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux11_10438_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10473m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux12_10439_o, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10424m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_always32_10423_dataout === 1'b1) ? slave_writedata[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_10418m_dataout, (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9924q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_1_12430q), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_enables_0_10563q);
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_10419m_dataout = ((slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_clear_interrupts_14194_dataout) === 1'b1) ? ((~ slave_writedata[1]) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_1_12430q) : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_10418m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15596m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_23_15313m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_23_15679q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15597m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_22_15314m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_22_15680q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15598m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_21_15315m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_21_15681q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15599m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_20_15316m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_20_15682q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15600m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_19_15317m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_19_15683q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15601m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_18_15318m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_18_15684q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15602m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_17_15319m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_17_15685q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15603m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_16_15320m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_16_15686q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15604m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_15_15321m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15_15687q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15605m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_14_15322m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_14_15688q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15606m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_13_15323m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_13_15689q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15607m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_12_15324m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_12_15690q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15608m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_11_15325m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_11_15691q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15609m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_10_15326m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_10_15692q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15610m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_9_15327m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_9_15693q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15611m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_8_15328m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_8_15694q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15612m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_7_15329m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_7_15695q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15613m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_6_15330m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_6_15696q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15614m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_5_15331m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_5_15697q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15615m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_4_15332m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_4_15698q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15616m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_3_15333m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_3_15699q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15617m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_2_15334m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_2_15700q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15618m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_1_15335m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_1_15701q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15619m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_0_15336m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_0_15702q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15621m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_eop_15338m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15704q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15620m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_sop_15337m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15703q;
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_reg_15650q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_nxt_15592_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_valid_reg_15595m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_valid_15312m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8527m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8666q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8530m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_always32_8529_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8527m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_8523m_dataout, (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_8017q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_enables_0_8667q);
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_8524m_dataout = (((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q) === 1'b1) ? (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q)) : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_8523m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_7812m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7820_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_7825m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7824_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7717m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_31_8769q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_31_8042q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7718m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_30_8770q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_30_8043q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7719m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_29_8771q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_29_8044q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7720m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_28_8772q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_28_8045q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7721m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_27_8773q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_27_8046q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7722m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_26_8774q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_26_8047q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7723m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_25_8775q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_25_8048q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7724m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_24_8776q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_24_8049q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7725m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_23_8777q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_23_8050q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7726m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_22_8778q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_22_8051q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7727m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_21_8779q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_21_8052q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7728m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_20_8780q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_20_8053q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7729m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_19_8781q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_19_8054q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7730m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_18_8782q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_18_8055q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7731m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_17_8783q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_17_8056q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7732m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_16_8784q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_16_8057q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7733m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_15_8785q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_15_8058q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7734m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_14_8786q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_14_8059q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7735m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_13_8787q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_13_8060q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7736m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_12_8788q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_12_8061q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7737m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_11_8789q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_11_8062q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7738m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_10_8790q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_10_8063q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7739m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_9_8791q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_9_8064q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7740m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_8_8792q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_8_8065q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7741m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_7_8793q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7_8066q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7742m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_6_8794q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_6_8067q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7743m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_5_8795q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_5_8068q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7744m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_4_8796q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_4_8069q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7745m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_3_8797q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_3_8070q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7746m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_2_8798q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_2_8071q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7747m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_1_8799q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_1_8072q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7748m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_0_0_8800q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_0_8073q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7893m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7717m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_31_8042q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7894m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7718m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_30_8043q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7895m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7719m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_29_8044q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7896m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7720m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_28_8045q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7897m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7721m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_27_8046q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7898m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7722m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_26_8047q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7900m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7723m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_25_8048q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7901m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7724m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_24_8049q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7902m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7725m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_23_8050q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7903m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7726m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_22_8051q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7904m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7727m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_21_8052q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7905m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7728m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_20_8053q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7906m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7729m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_19_8054q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7907m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7730m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_18_8055q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7908m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7731m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_17_8056q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7909m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7732m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_16_8057q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7910m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7733m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_15_8058q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7911m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7734m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_14_8059q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7913m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7735m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_13_8060q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7914m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7736m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_12_8061q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7915m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7737m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_11_8062q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7916m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7738m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_10_8063q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7917m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7739m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_9_8064q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7918m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7740m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_8_8065q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7919m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7741m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7_8066q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7920m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7742m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_6_8067q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7921m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7743m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_5_8068q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7922m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7744m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_4_8069q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7923m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7745m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_3_8070q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7924m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7746m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_2_8071q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7926m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7747m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_1_8072q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7927m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_7748m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_addr_0_8073q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7749m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_18_9087q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_18_8074q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7750m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_17_9088q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_17_8075q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7751m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_16_9089q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_16_8076q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7752m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_15_9090q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_15_8077q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7753m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_14_9091q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_14_8078q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7754m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_13_9092q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_13_8079q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7755m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_12_9093q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_12_8080q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7756m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_11_9094q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_11_8081q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7757m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_10_9095q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_10_8082q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7758m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_9_9096q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_9_8083q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7759m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_8_9097q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_8_8084q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7760m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_7_9098q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7_8085q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7761m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_6_9099q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_6_8086q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7762m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_5_9100q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_5_8087q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7763m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_4_9101q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_4_8088q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7764m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_3_9102q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_3_8089q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7765m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_2_9103q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_2_8090q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7766m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_1_9104q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_1_8091q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7767m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_3_0_9105q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_0_8092q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7928m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7749m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_18_8074q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7929m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7750m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_17_8075q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7930m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7751m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_16_8076q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7931m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7752m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_15_8077q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7932m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7753m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_14_8078q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7933m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7754m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_13_8079q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7934m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7755m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_12_8080q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7935m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7756m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_11_8081q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7936m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7757m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_10_8082q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7937m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7758m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_9_8083q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7939m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7759m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_8_8084q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7940m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7760m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7_8085q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7941m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7761m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_6_8086q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7942m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7762m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_5_8087q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7943m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7763m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_4_8088q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7944m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7764m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_3_8089q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7945m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7765m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_2_8090q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7946m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7766m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_1_8091q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7947m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7767m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_0_8092q;
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_7860m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_8017q, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_0_8161m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_0_8164q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_0_8189q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_10_8151m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_10_8125q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_10_8179q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_11_8150m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_11_8124q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_11_8178q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_12_8149m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_12_8123q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_12_8177q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_13_8148m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_13_8122q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_13_8176q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_14_8147m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_14_8121q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_14_8175q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_15_8146m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_15_8120q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_15_8174q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_16_8145m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_16_8119q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_16_8173q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_17_8144m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_17_8118q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_17_8172q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_18_8143m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_18_8117q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_18_8171q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_19_8142m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_19_8116q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_19_8170q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_1_8160m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_1_8134q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_1_8188q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_20_8141m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_20_8115q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_20_8169q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_21_8140m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_21_8114q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_21_8168q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_22_8139m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_22_8113q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_22_8167q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_23_8138m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_23_8112q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_23_8166q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_2_8159m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_2_8133q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_2_8187q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_3_8158m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_3_8132q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_3_8186q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_4_8157m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_4_8131q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_4_8185q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_5_8156m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_5_8130q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_5_8184q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_6_8155m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_6_8129q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_6_8183q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_7_8154m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7_8128q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_7_8182q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_8_8153m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_8_8127q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_8_8181q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_9_8152m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_9_8126q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_d1_9_8180q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_7712m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q, ~(((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q)));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_7856m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7855_dataout);
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_8162m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_8016q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_d1_8006q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_7813m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_8014q, ~((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout)));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_7819m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_0_8020q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_8014q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7768m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_18_8985q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_18_8093q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7769m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_17_8986q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_17_8094q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7770m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_16_8987q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_16_8095q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7771m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_15_8988q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_15_8096q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7772m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_14_8989q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_14_8097q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7773m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_13_8990q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_13_8098q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7774m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_12_8991q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_12_8099q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7775m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_11_8992q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_11_8100q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7776m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_10_8993q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_10_8101q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7777m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_9_8994q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_9_8102q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7778m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_8_8995q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_8_8103q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7779m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_7_8996q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7_8104q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7780m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_6_8997q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_6_8105q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7781m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_5_8998q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_5_8106q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7782m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_4_8999q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_4_8107q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7783m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_3_9000q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_3_8108q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7784m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_2_9001q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_2_8109q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7785m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_1_9002q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_1_8110q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7786m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_2_0_9003q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_0_8111q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7948m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7768m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_18_8093q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7949m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7769m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_17_8094q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7950m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7770m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_16_8095q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7952m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7771m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_15_8096q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7953m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7772m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_14_8097q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7954m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7773m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_13_8098q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7955m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7774m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_12_8099q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7956m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7775m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_11_8100q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7957m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7776m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_10_8101q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7958m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7777m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_9_8102q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7959m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7778m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_8_8103q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7960m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7779m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7_8104q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7961m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7780m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_6_8105q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7962m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7781m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_5_8106q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7963m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7782m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_4_8107q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7965m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7783m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_3_8108q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7966m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7784m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_2_8109q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7967m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7785m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_1_8110q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7968m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7786m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_0_8111q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7788m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_23_8112q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7789m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_22_8113q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7790m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_21_8114q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7791m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_20_8115q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7792m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_19_8116q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7793m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_18_8117q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7794m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_17_8118q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7795m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_16_8119q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7796m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_15_8120q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7797m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_14_8121q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7798m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_13_8122q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7799m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_12_8123q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7800m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_11_8124q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7801m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_10_8125q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7802m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_9_8126q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7803m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_8_8127q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7804m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7_8128q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7805m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_6_8129q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7806m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_5_8130q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7807m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_4_8131q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7808m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_3_8898q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_3_8132q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7809m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_2_8899q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_2_8133q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7810m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_1_8900q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_1_8134q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7811m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_internal_registers_1_0_8901q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_0_8164q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7829m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_23_7582q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_23_8112q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7830m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_22_7583q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_22_8113q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7831m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_21_7584q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_21_8114q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7832m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_20_7585q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_20_8115q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7833m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_19_7586q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_19_8116q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7834m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_18_7587q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_18_8117q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7835m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_17_7588q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_17_8118q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7836m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_16_7589q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_16_8119q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7837m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_15_7590q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_15_8120q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7838m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_14_7591q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_14_8121q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7839m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_13_7592q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_13_8122q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7840m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_12_7593q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_12_8123q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7841m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_11_7594q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_11_8124q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7842m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_10_7595q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_10_8125q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7843m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_9_7596q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_9_8126q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7844m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_8_7597q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_8_8127q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7845m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_7_7598q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7_8128q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7846m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_6_7599q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_6_8129q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7847m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_5_7600q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_5_8130q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7848m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_4_7601q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_4_8131q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7849m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_3_7602q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_3_8132q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7850m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_2_7603q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_2_8133q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7851m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_1_7604q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_1_8134q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7852m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_0_7605q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_0_8164q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_7714m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_8016q, ~(((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_8016q)));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_7861m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_8016q, ~((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout)));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_7814m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_8015q, ~((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout)));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_7826m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7824_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_7828m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_7826m_dataout, ~(((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_0_8484_dataout)));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7684m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[18] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_18_8023q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7685m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[17] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_17_8024q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7686m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[16] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_16_8025q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7687m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[15] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_15_8026q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7688m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[14] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_14_8027q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7689m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[13] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_13_8028q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7690m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[12] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_12_8029q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7691m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[11] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_11_8030q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7692m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[10] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_10_8031q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7693m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[9] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_9_8032q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7694m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[8] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_8_8033q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7695m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[7] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7_8034q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7696m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[6] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_6_8035q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7697m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_5_8036q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7698m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_4_8037q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7699m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_3_8038q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7700m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_2_8039q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7701m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_1_8040q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7702m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_0_8041q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7864m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7684m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7866m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7685m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7867m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7686m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7868m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7687m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7869m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7688m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7870m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7689m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7871m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7690m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7872m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7691m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7873m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7692m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7874m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7693m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7875m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7694m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7876m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7695m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7877m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7696m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7879m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7697m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7880m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7698m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7881m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7699m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7882m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7700m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7883m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7701m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7884m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7702m_dataout, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_sop_out_8163m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_8015q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_sop_out_d1_8190q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7815m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, ~((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout)));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7816m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, ~((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout)));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7817m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7818m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q, ~((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout)));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7862m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7863m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, ~((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout)));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_0_4428m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_0_4300q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_0_4353q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_10_4418m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_10_4290q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_10_4343q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_11_4417m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_11_4289q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_11_4342q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_12_4416m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_12_4288q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_12_4341q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_13_4415m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_13_4287q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_13_4340q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_14_4414m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_14_4286q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_14_4339q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_15_4413m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_15_4285q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_15_4338q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_16_4412m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_16_4284q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_16_4337q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_17_4411m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_17_4283q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_17_4336q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_18_4410m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_18_4282q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_18_4335q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_19_4409m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_19_4281q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_19_4334q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_1_4427m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_1_4299q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_1_4352q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_20_4408m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_20_4280q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_20_4333q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_21_4407m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_21_4279q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_21_4332q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_22_4406m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_22_4278q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_22_4331q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_23_4405m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_23_4277q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_23_4330q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_24_4404m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_24_4276q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_24_4329q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_25_4403m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_25_4275q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_25_4328q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_26_4402m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_26_4274q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_26_4327q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_27_4401m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_27_4273q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_27_4326q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_28_4400m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_28_4272q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_28_4325q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_29_4399m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_29_4271q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_29_4324q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_2_4426m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_2_4298q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_2_4351q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_30_4398m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_30_4270q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_30_4323q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_31_4397m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_31_4269q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_31_4322q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_3_4425m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_3_4297q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_3_4350q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_4_4424m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_4_4296q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_4_4349q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_5_4423m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_5_4295q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_5_4348q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_6_4422m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_6_4294q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_6_4347q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_7_4421m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_7_4293q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_7_4346q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_8_4420m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_8_4292q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_8_4345q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_9_4419m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_addr_9_4291q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_addr_9_4344q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_0_4395m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_0_4447m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_10_4385m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_10_4437m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_11_4384m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_11_4436m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_12_4383m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_12_4435m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_13_4382m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_13_4434m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_14_4381m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_14_4433m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_15_4380m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_15_4432m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_16_4379m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_16_4431m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_17_4378m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_17_4430m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_18_4377m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_18_4429m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_1_4394m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_1_4446m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_2_4393m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_2_4445m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_3_4392m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_3_4444m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_4_4391m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_4_4443m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_5_4390m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_5_4442m_dataout : (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_1_4448m_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_6_4389m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_6_4441m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_7_4388m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_7_4440m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_8_4387m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_8_4439m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_9_4386m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_9_4438m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout);
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_6071m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6070_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6077q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_6062m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_wrreq_3967_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_6061_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_6075q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_6041m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_6040_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_6047q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_6044m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_wrreq_3967_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6043_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6050q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7363m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_write_fullness_signals_7353_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_7358_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7364m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_write_fullness_signals_7353_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_7358_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7365m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_write_fullness_signals_7346_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_7348_o[2] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7363m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7366m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_write_fullness_signals_7346_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_7348_o[1] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_7364m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6575m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_51_7158q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6576m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_50_7159q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6577m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_49_7108q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_49_7160q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6578m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_48_7161q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6579m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_47_7162q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6580m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_46_7163q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6581m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_45_7112q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_45_7164q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6582m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_44_7165q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6583m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_43_7166q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6584m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_42_7167q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6585m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_41_7168q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6586m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_40_7117q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_40_7169q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6587m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_39_7170q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6588m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_38_7119q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_38_7171q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6589m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_37_7172q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6590m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_36_7121q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_36_7173q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6591m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_35_7174q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6592m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_34_7175q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6593m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_33_7124q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_33_7176q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6594m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_32_7177q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6595m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_31_7178q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6596m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_30_7179q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6597m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_29_7128q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_29_7180q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6598m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_28_7181q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6599m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_27_7182q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6600m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_26_7183q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6601m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_25_7184q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6602m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_24_7133q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_24_7185q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6603m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_23_7186q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6604m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_22_7135q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_22_7187q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6605m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_21_7188q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6606m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_20_7137q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_20_7189q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6607m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_19_7190q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6608m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_18_7191q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6609m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_17_7140q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_17_7192q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6610m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_16_7193q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6611m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_15_7194q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6612m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_14_7195q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6613m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_13_7144q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_13_7196q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6614m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_12_7197q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6615m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_11_7198q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6616m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_10_7199q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6617m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_9_7200q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6618m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_8_7149q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_8_7201q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6619m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_7_7202q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6620m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_6_7151q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_6_7203q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6621m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_5_7204q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6622m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_4_7153q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_4_7205q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6623m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_3_7206q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6624m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_2_7207q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6625m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_1_7156q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_1_7208q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6626m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_0_0_6787q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6627m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[51] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6575m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6628m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[50] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6576m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6629m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[49] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6577m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6630m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[48] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6578m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6631m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[47] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6579m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6632m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[46] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6580m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6633m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[45] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6581m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6634m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[44] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6582m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6635m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[43] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6583m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6636m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[42] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6584m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6637m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[41] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6585m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6638m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[40] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6586m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6639m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[39] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6587m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6640m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[38] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6588m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6641m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[37] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6589m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6642m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[36] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6590m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6643m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[35] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6591m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6644m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[34] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6592m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6645m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[33] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6593m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6646m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[32] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6594m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6647m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[31] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6595m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6648m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[30] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6596m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6649m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[29] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6597m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6650m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[28] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6598m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6651m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[27] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6599m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6652m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[26] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6600m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6653m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[25] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6601m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6654m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[24] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6602m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6655m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[23] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6603m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6656m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[22] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6604m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6657m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[21] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6605m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6658m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[20] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6606m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6659m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[19] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6607m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6660m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[18] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6608m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6661m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[17] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6609m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6662m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[16] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6610m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6663m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[15] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6611m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6664m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[14] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6612m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6665m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[13] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6613m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6666m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[12] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6614m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6667m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[11] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6615m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6668m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[10] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6616m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6669m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[9] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6617m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6670m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[8] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6618m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6671m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[7] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6619m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6672m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[6] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6620m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6673m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[5] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6621m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6674m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[4] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6622m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6675m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[3] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6623m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6676m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[2] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6624m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6677m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[1] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6625m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6678m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[0] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6626m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6683m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_51_7106q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6684m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_50_7107q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6685m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_49_7056q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_49_7108q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6686m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_48_7109q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6687m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_47_7110q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6688m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_46_7111q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6689m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_45_7060q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_45_7112q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6690m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_44_7113q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6691m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_43_7114q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6692m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_42_7115q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6693m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_41_7116q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6694m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_40_7065q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_40_7117q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6695m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_39_7118q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6696m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_38_7067q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_38_7119q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6697m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_37_7120q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6698m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_36_7069q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_36_7121q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6699m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_35_7122q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6700m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_34_7123q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6701m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_33_7072q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_33_7124q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6702m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_32_7125q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6703m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_31_7126q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6704m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_30_7127q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6705m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_29_7076q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_29_7128q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6706m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_28_7129q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6707m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_27_7130q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6708m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_26_7131q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6709m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_25_7132q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6710m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_24_7081q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_24_7133q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6711m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_23_7134q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6712m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_22_7083q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_22_7135q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6713m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_21_7136q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6714m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_20_7085q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_20_7137q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6715m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_19_7138q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6716m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_18_7139q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6717m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_17_7088q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_17_7140q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6718m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_16_7141q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6719m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_15_7142q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6720m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_14_7143q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6721m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_13_7092q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_13_7144q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6722m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_12_7145q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6723m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_11_7146q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6724m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_10_7147q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6725m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_9_7148q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6726m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_8_7097q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_8_7149q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6727m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_7_7150q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6728m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_6_7099q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_6_7151q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6729m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_5_7152q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6730m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_4_7101q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_4_7153q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6731m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_3_7154q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6732m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_2_7155q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6733m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_1_7104q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_1_7156q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6734m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_1_0_7157q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6735m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[51] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6683m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6736m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[50] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6684m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6737m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[49] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6685m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6738m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[48] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6686m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6739m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[47] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6687m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6740m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[46] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6688m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6741m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[45] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6689m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6742m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[44] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6690m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6743m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[43] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6691m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6744m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[42] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6692m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6745m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[41] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6693m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6746m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[40] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6694m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6747m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[39] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6695m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6748m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[38] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6696m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6749m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[37] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6697m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6750m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[36] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6698m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6751m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[35] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6699m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6752m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[34] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6700m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6753m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[33] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6701m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6754m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[32] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6702m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6755m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[31] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6703m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6756m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[30] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6704m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6757m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[29] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6705m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6758m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[28] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6706m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6759m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[27] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6707m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6760m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[26] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6708m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6761m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[25] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6709m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6762m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[24] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6710m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6763m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[23] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6711m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6764m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[22] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6712m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6765m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[21] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6713m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6766m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[20] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6714m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6767m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[19] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6715m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6768m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[18] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6716m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6769m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[17] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6717m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6770m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[16] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6718m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6771m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[15] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6719m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6772m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[14] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6720m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6773m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[13] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6721m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6774m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[12] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6722m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6775m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[11] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6723m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6776m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[10] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6724m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6777m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[9] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6725m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6778m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[8] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6726m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6779m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[7] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6727m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6780m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[6] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6728m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6781m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[5] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6729m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6782m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[4] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6730m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6783m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[3] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6731m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6784m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[2] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6732m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6785m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[1] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6733m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6786m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[0] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6734m_dataout;
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6795m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_51_7054q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6796m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_50_7055q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6797m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_49_7056q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6798m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_48_7057q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6799m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_47_7058q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6800m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_46_7059q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6801m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_45_7060q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6802m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_44_7061q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6803m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_43_7062q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6804m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_42_7063q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6805m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_41_7064q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6806m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_40_7065q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6807m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_39_7066q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6808m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_38_7067q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6809m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_37_7068q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6810m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_36_7069q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6811m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_35_7070q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6812m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_34_7071q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6813m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_33_7072q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6814m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_32_7073q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6815m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_31_7074q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6816m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_30_7075q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6817m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_29_7076q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6818m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_28_7077q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6819m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_27_7078q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6820m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_26_7079q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6821m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_25_7080q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6822m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_24_7081q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6823m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_23_7082q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6824m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_22_7083q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6825m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_21_7084q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6826m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_20_7085q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6827m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_19_7086q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6828m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_18_7087q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6829m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_17_7088q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6830m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_16_7089q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6831m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_15_7090q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6832m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_14_7091q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6833m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_13_7092q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6834m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_12_7093q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6835m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_11_7094q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6836m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_10_7095q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6837m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_9_7096q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6838m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_8_7097q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6839m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_7_7098q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6840m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_6_7099q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6841m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_5_7100q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6842m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_4_7101q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6843m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_3_7102q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6844m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_2_7103q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6845m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_1_7104q, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6846m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_2_0_7105q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout);
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6847m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[51] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6795m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6848m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[50] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6796m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6849m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[49] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6797m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6850m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[48] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6798m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6851m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[47] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6799m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6852m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[46] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6800m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6853m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[45] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6801m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6854m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[44] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6802m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6855m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[43] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6803m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6856m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[42] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6804m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6857m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[41] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6805m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6858m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[40] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6806m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6859m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[39] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6807m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6860m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[38] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6808m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6861m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[37] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6809m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6862m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[36] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6810m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6863m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[35] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6811m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6864m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[34] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6812m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6865m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[33] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6813m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6866m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[32] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6814m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6867m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[31] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6815m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6868m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[30] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6816m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6869m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[29] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6817m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6870m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[28] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6818m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6871m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[27] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6819m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6872m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[26] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6820m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6873m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[25] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6821m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6874m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[24] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6822m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6875m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[23] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6823m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6876m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[22] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6824m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6877m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[21] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6825m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6878m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[20] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6826m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6879m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[19] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6827m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6880m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[18] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6828m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6881m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[17] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6829m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6882m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[16] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6830m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6883m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[15] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6831m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6884m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[14] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6832m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6885m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[13] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6833m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6886m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[12] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6834m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6887m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[11] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6835m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6888m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[10] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6836m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6889m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[9] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6837m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6890m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[8] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6838m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6891m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[7] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6839m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6892m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[6] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6840m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6893m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[5] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6841m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6894m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[4] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6842m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6895m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[3] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6843m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6896m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[2] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6844m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6897m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[1] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6845m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6898m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_18741_q_b[0] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_shift_register_6846m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_6533m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_ram_fifo_rdreq_5922_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6532_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6539q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_6506m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_wrreq_3967_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6505_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6512q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_6146m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_ram_fifo_rdreq_5922_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_6145_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_6152q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_6149m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_wrreq_3967_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_6148_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_6143q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5910m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_update_data_in_transit_5907_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add1_5909_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_1_5917q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5911m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_update_data_in_transit_5907_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add1_5909_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_0_5900q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5912m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_update_data_in_transit_5904_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add0_5905_o[1] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5910m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5913m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_update_data_in_transit_5904_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add0_5905_o[0] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_data_in_transit_5911m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5097m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_read_emptiness_signals_5095_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096_o[7] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_6_5121q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5098m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_read_emptiness_signals_5095_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096_o[6] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_5_5122q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5099m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_read_emptiness_signals_5095_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096_o[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_4_5123q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5100m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_read_emptiness_signals_5095_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096_o[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_3_5124q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5101m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_read_emptiness_signals_5095_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096_o[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_2_5125q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5102m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_read_emptiness_signals_5095_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_1_5126q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5103m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_read_emptiness_signals_5095_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_5117q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5060m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059_o[6] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_6_5089q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5061m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059_o[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_5_5090q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5062m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059_o[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_4_5091q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5063m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059_o[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_3_5092q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5064m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_2_5093q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5065m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_5094q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5066m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_5108q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4955m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954_o[6] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_6_4975q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4956m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954_o[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_5_4976q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4957m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954_o[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_4_4977q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4958m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954_o[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_3_4978q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4959m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_2_4979q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4960m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_1_4980q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdcounter_4961m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_4997q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4982m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981_o[6] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_6_5004q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4983m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981_o[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_5_5005q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4984m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981_o[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_4_5006q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4985m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981_o[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_3_5007q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4986m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_2_5008q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4987m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_1_5009q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrcounter_4988m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_5012q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5386m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385_o[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5_5403q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5387m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385_o[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_4_5404q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5388m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385_o[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_3_5405q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5389m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_2_5406q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5390m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_1_5407q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5391m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_5422q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5409m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408_o[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5_5428q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5410m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408_o[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_4_5429q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5411m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408_o[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_3_5430q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5412m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_2_5431q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5413m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_1_5432q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5414m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408_o[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_5383q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_0_4575m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_0_4590q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_0_4258q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_10_4565m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_10_4215q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_10_4248q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_11_4564m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_11_4214q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_11_4247q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_12_4563m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_12_4213q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_12_4246q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_13_4562m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_13_4212q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_13_4245q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_14_4561m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_14_4211q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_14_4244q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_15_4560m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_15_4210q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_15_4243q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_16_4559m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_16_4209q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_16_4242q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_17_4558m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_17_4208q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_17_4241q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_18_4557m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_18_4207q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_18_4240q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_19_4556m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_19_4206q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_19_4239q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_1_4574m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_1_4224q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_1_4257q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_20_4555m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_20_4205q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_20_4238q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_21_4554m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_21_4204q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_21_4237q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_22_4553m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_22_4203q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_22_4236q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_23_4552m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_23_4202q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_23_4235q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_24_4551m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_24_4201q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_24_4234q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_25_4550m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_25_4200q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_25_4233q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_26_4549m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_26_4199q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_26_4232q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_27_4548m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_27_4198q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_27_4231q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_28_4547m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_28_4197q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_28_4230q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_29_4546m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_29_4196q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_29_4229q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_2_4573m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_2_4223q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_2_4256q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_30_4545m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_30_4195q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_30_4228q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_31_4544m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_31_4194q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_31_4227q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_3_4572m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_3_4222q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_3_4255q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_4_4571m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_4_4221q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_4_4254q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_5_4570m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_5_4220q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_5_4253q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_6_4569m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_6_4219q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_6_4252q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_7_4568m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_7_4218q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_7_4251q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_8_4567m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_8_4217q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_8_4250q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_next_9_4566m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_9_4216q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_addr_9_4249q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_0_4587m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_0_4193q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4540m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_1_4586m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_1_4192q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4539m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_2_4585m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_2_4191q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4538m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_3_4584m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_3_4190q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4537m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4514m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_5_4259q, ~((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q)));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4517m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_5_4259q, ~((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q)));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4518m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_4_4260q, ~((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q)));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4519m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_3_4261q, ~((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q)));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4520m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_2_4262q, ~((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q)));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4521m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_1_4263q, ~((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q)));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4522m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_len_be_0_4264q, (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_0_4266q));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4523m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515_o === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4517m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_5_4188q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4524m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515_o === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4518m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_4_4189q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4525m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515_o === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4519m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_3_4190q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4526m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515_o === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4520m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_2_4191q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4527m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515_o === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4521m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_1_4192q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4528m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515_o === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4522m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_0_4193q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4535m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4514m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4523m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4536m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4518m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4524m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4537m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4519m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4525m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4538m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4520m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4526m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4539m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4521m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4527m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4540m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4522m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4528m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4_4583m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_4_4189q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4536m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_5_4582m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_5_4188q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4535m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_0_4447m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_0_4319q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_0_4372q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_10_4437m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_10_4309q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_10_4362q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_11_4436m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_11_4308q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_11_4361q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_12_4435m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_12_4307q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_12_4360q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_13_4434m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_13_4306q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_13_4359q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_14_4433m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_14_4305q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_14_4358q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_15_4432m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_15_4304q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_15_4357q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_16_4431m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_16_4303q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_16_4356q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_17_4430m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_17_4302q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_17_4355q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_18_4429m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_18_4301q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_18_4354q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_1_4446m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_1_4318q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_1_4371q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_2_4445m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_2_4317q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_2_4370q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_3_4444m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_3_4316q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_3_4369q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_4_4443m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_4_4315q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_4_4368q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_5_4442m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_5_4314q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_5_4367q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_6_4441m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_6_4313q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_6_4366q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_7_4440m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_7_4312q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_7_4365q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_8_4439m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_8_4311q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_8_4364q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_9_4438m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_len_be_9_4310q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_len_be_9_4363q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3932m_dataout = ((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930_o[6] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931_o[6];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3933m_dataout = ((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930_o[5] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931_o[5];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3934m_dataout = ((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930_o[4] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931_o[4];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3935m_dataout = ((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930_o[3] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931_o[3];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3936m_dataout = ((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930_o[2] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931_o[2];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3937m_dataout = ((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930_o[1] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931_o[1];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3938m_dataout = ((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930_o[0] : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931_o[0];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3939m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_update_outstanding_reads_3929_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3932m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_6_3921m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3940m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_update_outstanding_reads_3929_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3933m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_5_3922m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3941m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_update_outstanding_reads_3929_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3934m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_4_3923m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3942m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_update_outstanding_reads_3929_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3935m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_3_3924m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3943m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_update_outstanding_reads_3929_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3936m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_2_3925m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3944m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_update_outstanding_reads_3929_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3937m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_1_3926m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3945m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_update_outstanding_reads_3929_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3938m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_0_3927m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_0_3927m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_0_4180q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_1_3926m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_1_3951q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_2_3925m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920_o[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_2_3950q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_3_3924m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920_o[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3_3949q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_4_3923m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920_o[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_4_3948q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_5_3922m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920_o[6] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_5_3947q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_6_3921m_dataout = (master_readdatavalid === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920_o[7] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_6_3946q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_0_4488m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_0_4428m_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_10_4478m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_10_4418m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[8];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_11_4477m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_11_4417m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[9];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_12_4476m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_12_4416m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[10];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_13_4475m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_13_4415m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[11];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_14_4474m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_14_4414m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[12];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_15_4473m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_15_4413m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[13];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_16_4472m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_16_4412m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[14];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_17_4471m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_17_4411m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[15];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_18_4470m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_18_4410m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[16];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_19_4469m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_19_4409m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[17];
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_1_4487m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_1_4427m_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_20_4468m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_20_4408m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[18];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_21_4467m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_21_4407m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[19];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_22_4466m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_22_4406m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[20];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_23_4465m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_23_4405m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[21];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_24_4464m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_24_4404m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[22];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_25_4463m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_25_4403m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[23];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_26_4462m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_26_4402m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[24];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_27_4461m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_27_4401m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[25];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_28_4460m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_28_4400m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[26];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_29_4459m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_29_4399m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[27];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_2_4486m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_2_4426m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[0];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_30_4458m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_30_4398m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[28];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_31_4457m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_31_4397m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[29];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_3_4485m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_3_4425m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[1];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_4_4484m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_4_4424m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[2];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_5_4483m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_5_4423m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[3];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_6_4482m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_6_4422m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[4];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_7_4481m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_7_4421m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[5];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_8_4480m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_8_4420m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[6];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_addr_9_4479m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_9_4419m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o[7];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_0_4507m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_0_4447m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[1];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_10_4497m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_10_4437m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[11];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_11_4496m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_11_4436m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[12];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_12_4495m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_12_4435m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[13];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_13_4494m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_13_4434m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[14];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_14_4493m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_14_4433m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[15];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_15_4492m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_15_4432m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[16];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_16_4491m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_16_4431m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[17];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_17_4490m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_17_4430m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[18];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_18_4489m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_18_4429m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[19];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_1_4506m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_1_4446m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[2];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_2_4505m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_2_4445m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[3];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_3_4504m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_3_4444m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[4];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_4_4503m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_4_4443m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[5];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_5_4502m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_5_4442m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[6];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_6_4501m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_6_4441m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[7];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_7_4500m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_7_4440m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[8];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_8_4499m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_8_4439m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[9];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_len_be_9_4498m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_9_4438m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o[10];
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_0_4321q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_q_reg_mode_0_4374q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_1_4448m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_mode_1_4320q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q);
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4854m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_overflow_en_3978_dataout === 1'b1) ? (((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) | (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout)) & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_next_4509_dataout) : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_next_4541m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515_o, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_next_4543m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_next_4541m_dataout, ~((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q)));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_write_next_4542m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q, ~((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q)));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3980m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_wdata_rdena_3916_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979_o[6] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_5_4181q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3981m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_wdata_rdena_3916_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979_o[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_4_4182q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3982m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_wdata_rdena_3916_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979_o[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3_4183q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3983m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_wdata_rdena_3916_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979_o[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_2_4184q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3984m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_wdata_rdena_3916_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979_o[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_1_4185q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3985m_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_wdata_rdena_3916_dataout) === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979_o[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3986m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_5_4576m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3980m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3987m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4_4577m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3981m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3988m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_3_4578m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3982m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3989m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_2_4579m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3983m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3990m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_1_4580m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3984m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3991m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_0_4581m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3985m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_0_4581m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4534m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_1_4580m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_1_4185q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4533m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_2_4579m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_2_4184q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4532m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_3_4578m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3_4183q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4531m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4529m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4514m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_5_4181q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4530m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4518m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_4_4182q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4531m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4519m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3_4183q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4532m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4520m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_2_4184q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4533m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4521m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_1_4185q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4534m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_mode_1_4265q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_next_4522m_dataout : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4_4577m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_4_4182q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4530m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_5_4576m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_5_4181q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_next_4529m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7449m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[23] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_23_7582q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7450m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[22] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_22_7583q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7451m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[21] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_21_7584q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7452m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[20] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_20_7585q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7453m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[19] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_19_7586q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7454m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[18] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_18_7587q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7455m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[17] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_17_7588q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7456m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[16] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_16_7589q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7457m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[15] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_15_7590q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7458m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[14] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_14_7591q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7459m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[13] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_13_7592q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7460m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[12] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_12_7593q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7461m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[11] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_11_7594q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7462m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[10] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_10_7595q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7463m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[9] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_9_7596q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7464m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[8] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_8_7597q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7465m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[7] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_7_7598q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7466m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[6] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_6_7599q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7467m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[5] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_5_7600q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7468m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[4] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_4_7601q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7469m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[3] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_3_7602q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7470m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[2] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_2_7603q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7471m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[1] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_1_7604q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7472m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_delay1_7442q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_altsyncram_ram_19202_q_b[0] : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_0_7605q;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7473m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_23_7582q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7474m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_22_7583q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7475m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_21_7584q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7476m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_20_7585q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7477m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_19_7586q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7478m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_18_7587q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7479m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_17_7588q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7480m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_16_7589q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7481m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_15_7590q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7482m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_14_7591q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7483m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_13_7592q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7484m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_12_7593q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7485m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_11_7594q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7486m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_10_7595q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7487m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_9_7596q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7488m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_8_7597q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7489m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_7_7598q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7490m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_6_7599q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7491m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_5_7600q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7492m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_4_7601q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7493m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_3_7602q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7494m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_2_7603q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7495m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_1_7604q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7496m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_0_0_7605q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_discard_delay1_7610q));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7497m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7449m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7473m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7498m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7450m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7474m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7499m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7451m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7475m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7500m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7452m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7476m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7501m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7453m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7477m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7502m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7454m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7478m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7503m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7455m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7479m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7504m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7456m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7480m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7505m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7457m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7481m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7506m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7458m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7482m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7507m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7459m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7483m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7508m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7460m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7484m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7509m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7461m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7485m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7510m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7462m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7486m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7511m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7463m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7487m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7512m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7464m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7488m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7513m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7465m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7489m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7514m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7466m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7490m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7515m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7467m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7491m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7516m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7468m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7492m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7517m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7469m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7493m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7518m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7470m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7494m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7519m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7471m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7495m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7520m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_perform_pull_delay1_7608q === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7472m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_buffers_7496m_dataout;
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_7447m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q);
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_7448m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_7447m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14953m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout, ~(((((((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q) | s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout) | s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout) | s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout)));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout === 1'b1) ? (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout) : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14953m_dataout;
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15299m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15275m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15289m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15265m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15288m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15264m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15287m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15263m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_13_15286m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15262m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14964m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_23_8138m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14965m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_22_8139m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14966m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_21_8140m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14967m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_20_8141m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14968m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_19_8142m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14969m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_18_8143m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14970m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_17_8144m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14971m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_16_8145m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14972m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_15_8146m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14973m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_14_8147m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14974m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_13_8148m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14975m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_12_8149m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14976m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_11_8150m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14977m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_10_8151m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14978m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_9_8152m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14979m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_8_8153m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14980m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_7_8154m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14981m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_6_8155m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14982m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_5_8156m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14983m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_4_8157m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14984m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_3_8158m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14985m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_2_8159m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14986m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_1_8160m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14987m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_0_8161m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14988m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14964m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14989m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14965m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14990m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14966m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14991m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14967m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14992m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14968m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14993m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14969m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14994m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14970m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14995m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14971m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14996m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14972m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14997m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14973m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14998m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14974m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14999m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14975m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14_15285m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15261m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15000m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14976m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15001m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14977m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15002m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14978m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15003m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14979m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15004m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14980m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15005m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14981m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15006m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14982m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15007m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14983m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15008m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14984m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15009m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14985m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15010m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14986m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15011m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14987m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15012m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14988m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15013m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14989m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15014m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14990m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15015m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14991m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15016m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14992m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15017m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14993m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15018m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14994m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15019m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14995m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15020m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14996m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15021m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14997m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15022m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14998m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15023m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14999m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15024m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15000m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15025m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15001m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15026m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15002m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15027m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15003m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15028m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15004m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15029m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15005m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15030m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15006m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15031m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15007m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15032m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15008m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15033m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15009m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15034m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15010m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15035m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15011m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15036m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15012m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15037m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15013m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15038m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15014m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15039m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15015m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15040m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15016m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15041m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15017m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15042m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15018m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15043m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15019m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15044m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15020m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15045m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15021m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15046m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15022m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15047m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15023m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15048m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15024m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15049m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15025m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15050m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15026m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15051m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15027m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15052m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15028m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15053m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15029m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15054m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15030m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15055m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15031m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15056m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15032m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15057m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15033m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15058m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15034m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15059m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15035m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15060m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15036m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15061m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15037m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15062m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15038m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15063m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15039m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15064m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15040m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15065m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15041m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15066m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15042m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15067m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15043m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15068m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15044m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15069m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15045m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15070m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15046m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15071m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15047m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15072m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15048m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15073m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15049m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15074m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15050m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15075m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15051m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15076m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15052m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15077m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15053m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15078m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15054m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15079m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15055m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15080m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15056m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15081m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15057m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15082m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15058m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15083m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15059m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15084m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15060m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15085m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15061m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15086m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15062m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15087m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15063m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15088m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_67_14895q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15064m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15089m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_66_14896q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15065m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15090m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_65_14897q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15066m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15091m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_64_14860q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15067m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15092m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15068m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15093m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15069m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15094m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15070m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15095m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15071m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15096m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_59_14899q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15072m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15097m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_58_14900q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15073m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15098m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_57_14901q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15074m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15099m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_56_14865q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15075m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15100m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15076m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15101m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15077m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15102m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15078m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15103m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15079m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15104m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_51_14903q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15080m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15105m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_50_14904q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15081m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15106m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_49_14905q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15082m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15107m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_48_14869q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15083m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15108m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15084m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15109m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15085m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15110m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15086m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15111m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15087m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15112m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15088m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15113m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15089m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15114m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15090m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15115m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15091m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15116m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15092m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15117m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15093m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15118m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15094m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15119m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15095m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15120m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15096m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15121m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15097m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15122m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15098m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15123m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15099m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15124m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15100m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15125m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15101m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15126m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15102m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15127m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15103m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15128m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15104m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15129m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15105m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15130m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15106m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15131m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15107m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15132m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15108m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15133m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15109m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15134m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15110m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15135m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15111m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15136m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15112m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15137m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15113m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15138m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15114m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15139m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15115m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15140m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15116m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15141m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15117m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15142m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15118m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15143m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15119m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15144m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15120m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15145m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15121m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15146m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15122m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15147m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15123m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15148m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15124m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15149m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15125m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15150m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15126m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15151m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15127m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15152m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15128m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15153m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15129m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15154m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15130m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15155m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15131m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15156m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15132m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15157m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15133m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15158m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15134m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15159m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15135m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15160m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_43_14907q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15136m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15161m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_42_14908q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15137m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15162m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_41_14909q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15138m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15163m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_40_14873q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15139m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15164m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15140m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15165m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15141m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15166m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15142m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15167m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15143m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15168m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_35_14911q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15144m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15169m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_34_14912q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15145m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15170m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_33_14913q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15146m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15171m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_32_14877q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15147m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15172m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15148m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15173m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15149m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15174m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15150m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15175m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15151m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15176m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_27_14915q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15152m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15177m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_26_14916q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15153m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15178m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_25_14917q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15154m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15179m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_24_14881q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15155m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15180m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15156m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15181m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15157m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15182m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15158m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15183m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15159m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15184m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15160m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15185m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15161m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15186m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15162m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15187m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15163m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15188m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15164m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15189m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15165m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15190m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15166m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15191m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15167m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15192m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15168m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15193m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15169m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15194m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15170m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15195m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15171m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15196m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15172m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15197m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15173m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15198m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15174m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15199m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15175m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15200m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15176m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15201m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15177m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15202m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15178m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15203m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15179m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15204m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15180m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15205m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15181m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15206m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15182m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15207m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15183m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15208m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15184m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15209m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15185m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15210m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15186m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15211m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15187m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15212m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15188m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15213m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15189m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15214m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15190m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15215m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15191m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15216m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15192m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15217m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15193m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15218m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15194m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15219m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15195m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15220m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15196m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15221m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15197m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15222m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15198m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15223m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15199m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15224m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15200m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15225m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15201m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15226m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15202m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15227m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15203m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15228m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15204m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15229m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15205m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15230m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15206m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15231m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15207m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15232m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_19_14919q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15208m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15233m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_18_14920q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15209m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15234m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_17_14921q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15210m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15235m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_16_14885q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15211m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15236m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15212m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15237m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15213m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15238m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15214m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15239m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15215m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15240m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_11_14923q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15216m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15241m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_10_14924q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15217m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15242m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_9_14925q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15218m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15243m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_8_14889q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15219m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15244m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15220m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15245m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15221m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15246m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15222m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15247m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15223m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15248m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_3_14926q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15224m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15249m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_2_14927q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15225m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15250m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_1_14928q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15226m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15251m_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_data_0_14939q : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15227m_dataout;
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15252m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15228m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15253m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15229m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15254m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15230m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15255m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15231m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15256m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15232m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15257m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15233m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15258m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15234m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15259m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15235m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15260m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15236m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15261m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15237m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15262m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15238m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15263m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15239m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15264m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15240m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15265m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15241m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15266m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15242m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15267m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15243m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15268m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15244m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15269m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15245m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15270m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15246m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15271m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15247m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15272m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15248m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15273m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15249m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15274m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15250m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15275m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15251m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15_15284m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15260m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_16_15283m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15259m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_17_15282m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15258m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_18_15281m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15257m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_19_15280m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15256m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15298m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15274m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_20_15279m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15255m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_21_15278m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15254m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_22_15277m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15253m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15276m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15252m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15297m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15273m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15296m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15272m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15295m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15271m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15294m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15270m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15293m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15269m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15292m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15268m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15291m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15267m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15290m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15266m_dataout, ~(s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_0_15336m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15299m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_0_8161m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_10_15326m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15289m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_10_8151m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_11_15325m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15288m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_11_8150m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_12_15324m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15287m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_12_8149m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_13_15323m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_13_15286m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_13_8148m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_14_15322m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_14_15285m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_14_8147m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_15_15321m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_15_15284m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_15_8146m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_16_15320m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_16_15283m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_16_8145m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_17_15319m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_17_15282m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_17_8144m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_18_15318m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_18_15281m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_18_8143m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_19_15317m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_19_15280m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_19_8142m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_1_15335m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15298m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_1_8160m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_20_15316m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_20_15279m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_20_8141m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_21_15315m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_21_15278m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_21_8140m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_22_15314m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_22_15277m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_22_8139m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_23_15313m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15276m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_23_8138m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_2_15334m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15297m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_2_8159m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_3_15333m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15296m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_3_8158m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_4_15332m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15295m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_4_8157m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_5_15331m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15294m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_5_8156m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_6_15330m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15293m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_6_8155m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_7_15329m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15292m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_7_8154m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_8_15328m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15291m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_8_8153m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_data_9_15327m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15290m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_data_out_9_8152m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_eop_15338m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_eop_15307m_dataout : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_8162m_dataout;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_sop_15337m_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout === 1'b1) ? (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout | s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout) : wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_sop_out_8163m_dataout;
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_valid_15312m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_valid_15311_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_control_valid_14954m_dataout);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_eop_15307m_dataout, ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q)), wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_lessthan0_15305_o);
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_14931m_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9655m_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_0_10696q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q;
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9798m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9924q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q);
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9706m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_15_11287q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_15_11994q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9707m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_14_11288q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_14_11995q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9708m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_13_11289q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_13_11996q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9709m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_12_11290q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_12_11997q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9710m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_11_11291q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_11_11998q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9711m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_10_11292q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_10_11999q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9712m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_9_11293q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_9_12000q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9713m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_8_11294q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_8_12001q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9714m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_7_11295q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_7_12002q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9715m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_6_11296q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_6_12003q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9716m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_5_11297q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_5_12004q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9717m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_4_11298q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_4_12005q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9718m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_3_11299q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_3_12006q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9719m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_2_11300q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_2_12007q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9720m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_1_11301q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_1_12008q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_height_of_next_vid_packet_9721m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_0_11302q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_0_12009q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9722m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_3_11400q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_3_12107q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9723m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_2_11401q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_2_12108q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9724m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_1_11402q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_1_12109q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_interlaced_of_next_vid_packet_9725m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_0_11403q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_0_12110q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9658m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_31_10766q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_31_11473q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9659m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_30_10767q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_30_11474q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9660m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_29_10768q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_29_11475q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9661m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_28_10769q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_28_11476q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9662m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_27_10770q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_27_11477q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9663m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_26_10771q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_26_11478q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9664m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_25_10772q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_25_11479q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9665m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_24_10773q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_24_11480q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9666m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_23_10774q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_23_11481q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9667m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_22_10775q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_22_11482q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9668m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_21_10776q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_21_11483q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9669m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_20_10777q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_20_11484q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9670m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_19_10778q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_19_11485q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9671m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_18_10779q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_18_11486q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9672m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_17_10780q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_17_11487q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9673m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_16_10781q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_16_11488q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9674m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_15_10782q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_15_11489q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9675m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_14_10783q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_14_11490q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9676m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_13_10784q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_13_11491q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9677m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_12_10785q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_12_11492q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9678m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_11_10786q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_11_11493q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9679m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_10_10787q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_10_11494q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9680m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_9_10788q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_9_11495q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9681m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_8_10789q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_8_11496q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9682m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_7_10790q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_7_11497q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9683m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_6_10791q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_6_11498q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9684m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_5_10792q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_5_11499q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9685m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_4_10793q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_4_11500q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9686m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_3_10794q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_3_11501q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9687m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_2_10795q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_2_11502q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9688m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_1_10796q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_1_11503q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9689m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_0_10797q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_0_11504q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9726m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_31_10968q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_31_11675q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9727m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_30_10969q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_30_11676q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9728m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_29_10970q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_29_11677q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9729m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_28_10971q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_28_11678q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9730m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_27_10972q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_27_11679q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9731m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_26_10973q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_26_11680q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9732m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_25_10974q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_25_11681q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9733m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_24_10975q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_24_11682q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9734m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_23_10976q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_23_11683q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9735m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_22_10977q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_22_11684q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9736m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_21_10978q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_21_11685q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9737m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_20_10979q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_20_11686q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9738m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_19_10980q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_19_11687q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9739m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_18_10981q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_18_11688q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9740m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_17_10982q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_17_11689q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9741m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_16_10983q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_16_11690q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9742m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_15_10984q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_15_11691q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9743m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_14_10985q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_14_11692q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9744m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_13_10986q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_13_11693q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9745m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_12_10987q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_12_11694q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9746m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_11_10988q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_11_11695q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9747m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_10_10989q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_10_11696q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9748m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_9_10990q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_9_11697q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9749m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_8_10991q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_8_11698q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9750m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_7_10992q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_7_11699q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9751m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_6_10993q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_6_11700q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9752m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_5_10994q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_5_11701q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9753m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_4_10995q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_4_11702q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9754m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_3_10996q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_3_11703q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9755m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_2_10997q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_2_11704q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9756m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_1_10998q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_1_11705q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9757m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_0_10999q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_0_11706q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9758m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_31_10867q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_31_11574q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9759m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_30_10868q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_30_11575q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9760m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_29_10869q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_29_11576q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9761m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_28_10870q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_28_11577q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9762m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_27_10871q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_27_11578q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9763m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_26_10872q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_26_11579q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9764m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_25_10873q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_25_11580q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9765m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_24_10874q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_24_11581q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9766m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_23_10875q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_23_11582q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9767m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_22_10876q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_22_11583q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9768m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_21_10877q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_21_11584q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9769m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_20_10878q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_20_11585q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9770m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_19_10879q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_19_11586q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9771m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_18_10880q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_18_11587q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9772m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_17_10881q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_17_11588q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9773m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_16_10882q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_16_11589q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9774m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_15_10883q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_15_11590q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9775m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_14_10884q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_14_11591q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9776m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_13_10885q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_13_11592q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9777m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_12_10886q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_12_11593q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9778m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_11_10887q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_11_11594q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9779m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_10_10888q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_10_11595q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9780m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_9_10889q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_9_11596q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9781m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_8_10890q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_8_11597q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9782m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_7_10891q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_7_11598q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9783m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_6_10892q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_6_11599q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9784m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_5_10893q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_5_11600q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9785m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_4_10894q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_4_11601q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9786m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_3_10895q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_3_11602q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9787m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_2_10896q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_2_11603q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9788m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_1_10897q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_1_11604q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9789m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_0_10898q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_0_11605q;
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_9656m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_10038q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_9797m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_10038q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9648m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9649m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9650m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9651m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9652m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9653m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9654m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q));
	or(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9790m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q);
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9791m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9792m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9793m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9794m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9795m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q));
	and(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9796m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q, ~(de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q));
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9690m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_15_11186q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_15_11893q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9691m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_14_11187q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_14_11894q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9692m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_13_11188q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_13_11895q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9693m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_12_11189q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_12_11896q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9694m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_11_11190q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_11_11897q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9695m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_10_11191q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_10_11898q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9696m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_9_11192q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_9_11899q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9697m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_8_11193q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_8_11900q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9698m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_7_11194q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_7_11901q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9699m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_6_11195q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_6_11902q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9700m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_5_11196q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_5_11903q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9701m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_4_11197q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_4_11904q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9702m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_3_11198q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_3_11905q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9703m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_2_11199q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_2_11906q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9704m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_1_11200q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_1_11907q;
	assign		wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_width_of_next_vid_packet_9705m_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_bank_to_read_9935q) === 1'b1) ? de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_0_11201q : de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_0_11908q;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426
	( 
	.a({slave_address[4:0], 1'b1}),
	.b({{3{1'b1}}, {2{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426.width_a = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426.width_b = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426.width_o = 6;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676
	( 
	.a({1'b0, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_18_8093q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_17_8094q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_16_8095q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_15_8096q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_14_8097q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_13_8098q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_12_8099q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_11_8100q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_10_8101q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_9_8102q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_8_8103q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_7_8104q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_6_8105q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_5_8106q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_4_8107q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_3_8108q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_2_8109q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_1_8110q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_packet_samples_reg_0_8111q, 1'b1}),
	.b({{19{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676.width_a = 21,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676.width_b = 21,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676.width_o = 21;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_18_8023q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_17_8024q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_16_8025q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_15_8026q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_14_8027q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_13_8028q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_12_8029q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_11_8030q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_10_8031q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_9_8032q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_8_8033q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7_8034q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_6_8035q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_5_8036q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_4_8037q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_3_8038q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_2_8039q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_1_8040q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_0_8041q}),
	.b({{18{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683.width_a = 19,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683.width_b = 19,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add1_7683.width_o = 19;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_6_3946q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_5_3947q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_4_3948q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3_3949q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_2_3950q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_1_3951q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_0_4180q, 1'b1}),
	.b({{6{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920.width_a = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920.width_b = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add0_3920.width_o = 8;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_6_3921m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_5_3922m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_4_3923m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_3_3924m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_2_3925m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_1_3926m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_0_3927m_dataout}),
	.b({{6{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930.width_a = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930.width_b = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add1_3930.width_o = 7;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931
	( 
	.a({{12{1'b0}}, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_6_3921m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_5_3922m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_4_3923m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_3_3924m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_2_3925m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_1_3926m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_valid_next_0_3927m_dataout}),
	.b({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_18_4377m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_17_4378m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_16_4379m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_15_4380m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_14_4381m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_13_4382m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_12_4383m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_11_4384m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_10_4385m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_9_4386m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_8_4387m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_7_4388m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_6_4389m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_5_4390m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_4_4391m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_3_4392m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_2_4393m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_1_4394m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_len_be_0_4395m_dataout}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931.width_a = 19,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931.width_b = 19,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add2_3931.width_o = 19;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add3_3959
	( 
	.a({(~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_6_5089q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_5_5090q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_4_5091q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_3_5092q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_2_5093q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_5094q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_5108q
), 1'b1}),
	.b({1'b1, {6{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add3_3959_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add3_3959.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add3_3959.width_a = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add3_3959.width_b = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add3_3959.width_o = 8;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_5_4181q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_4_4182q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3_4183q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_2_4184q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_1_4185q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q, 1'b1}),
	.b({{5{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979.width_a = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979.width_b = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add4_3979.width_o = 7;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_31_4397m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_30_4398m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_29_4399m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_28_4400m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_27_4401m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_26_4402m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_25_4403m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_24_4404m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_23_4405m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_22_4406m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_21_4407m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_20_4408m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_19_4409m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_18_4410m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_17_4411m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_16_4412m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_15_4413m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_14_4414m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_13_4415m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_12_4416m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_11_4417m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_10_4418m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_9_4419m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_8_4420m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_7_4421m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_6_4422m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_5_4423m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_4_4424m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_3_4425m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_active_cmd_next_addr_2_4426m_dataout}),
	.b({{24{1'b0}}, (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_1_4448m_dataout), {5{1'b0}}}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454.width_a = 30,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454.width_b = 30,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add5_4454.width_o = 30;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_18_4429m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_17_4430m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_16_4431m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_15_4432m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_14_4433m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_13_4434m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_12_4435m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_11_4436m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_10_4437m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_9_4438m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_8_4439m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_7_4440m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_6_4441m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_5_4442m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_4_4443m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_3_4444m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_2_4445m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_1_4446m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_0_4447m_dataout, 1'b1}),
	.b({{13{1'b1}}, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_1_4448m_dataout, {6{1'b1}}}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456.width_a = 20,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456.width_b = 20,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add6_4456.width_o = 20;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add0_5905
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_1_5917q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_0_5900q}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add0_5905_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add0_5905.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add0_5905.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add0_5905.width_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add0_5905.width_o = 2;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add1_5909
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_1_5917q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_0_5900q, 1'b1}),
	.b({1'b1, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add1_5909_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add1_5909.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add1_5909.width_a = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add1_5909.width_b = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add1_5909.width_o = 3;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add2_5918
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q}),
	.b({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_1_5917q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_data_in_transit_0_5900q}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add2_5918_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add2_5918.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add2_5918.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add2_5918.width_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add2_5918.width_o = 2;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_6040
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_6047q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_6040_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_6040.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_6040.width_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_6040.width_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_6040.width_o = 1;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6043
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6050q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6043_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6043.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6043.width_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6043.width_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6043.width_o = 1;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6052
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6103q, 1'b1}),
	.b({(~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6055q), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6052_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6052.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6052.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6052.width_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6052.width_o = 2;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_6057
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_6116q, 1'b1}),
	.b({(~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_6066q), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_6057_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_6057.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_6057.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_6057.width_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_6057.width_o = 2;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_6061
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_6075q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_6061_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_6061.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_6061.width_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_6061.width_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_6061.width_o = 1;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_6064
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_6062m_dataout, 1'b1}),
	.b({(~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_6057_o[1]), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_6064_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_6064.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_6064.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_6064.width_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_6064.width_o = 2;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6070
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6077q, 1'b1}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6070_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6070.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6070.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6070.width_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6070.width_o = 2;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6072
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_6071m_dataout}),
	.b({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_std_logic_vector_delay_dual_clock_gen_writes_this_read_cycle_delayer_some_delay_gen_shift_register_0_0_6131q}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6072_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6072.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6072.width_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6072.width_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6072.width_o = 1;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_7348
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q, 1'b1}),
	.b({1'b1, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_7348_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_7348.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_7348.width_a = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_7348.width_b = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_7348.width_o = 3;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_7358
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_7358_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_7358.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_7358.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_7358.width_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_7358.width_o = 2;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_6145
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_6152q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_6145_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_6145.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_6145.width_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_6145.width_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_6145.width_o = 1;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_6148
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_6143q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_6148_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_6148.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_6148.width_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_6148.width_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_6148.width_o = 1;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6505
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_6512q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6505_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6505.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6505.width_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6505.width_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_6505.width_o = 1;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6514
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_6559q, 1'b1}),
	.b({(~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_6517q), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6514_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6514.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6514.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6514.width_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6514.width_o = 2;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6532
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_6539q, 1'b1}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6532_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6532.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6532.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6532.width_b = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_6532.width_o = 2;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6534
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_6533m_dataout}),
	.b({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_6514_o[1]}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6534_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6534.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6534.width_a = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6534.width_b = 1,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_6534.width_o = 1;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_6_4975q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_5_4976q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_4_4977q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_3_4978q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_2_4979q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_1_4980q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_rdcounter_0_4997q}),
	.b({{6{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954.width_a = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954.width_b = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add0_4954.width_o = 7;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_6_5004q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_5_5005q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_4_5006q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_3_5007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_2_5008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_1_5009q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_wrcounter_0_5012q}),
	.b({{6{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981.width_a = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981.width_b = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add1_4981.width_o = 7;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_5032
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_6_5273q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_5_5274q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_4_5275q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_3_5276q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_2_5277q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_1_5278q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_wrcounter_to_rdclock_q_reg_0_5271q, 1'b1}),
	.b({(~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_6_5019q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_5_5020q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_4_5021q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_3_5022q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_2_5023q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_1_5024q
), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_wrcounter_prev_0_5035q), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_5032_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_5032.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_5032.width_a = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_5032.width_b = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_5032.width_o = 8;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_6_5354q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_5_5355q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_4_5356q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_3_5357q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_2_5358q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_1_5359q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_alt_vipvfr131_common_gray_clock_crosser_dual_clock_gen_rdcounter_to_wrclock_q_reg_0_5353q, 1'b1}),
	.b({(~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_6_5042q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_5_5043q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_4_5044q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_3_5045q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_2_5046q), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_1_5047q
), (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_dual_clock_gen_clock_crossed_rdcounter_prev_0_5078q), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055.width_a = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055.width_b = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055.width_o = 8;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_6_5089q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_5_5090q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_4_5091q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_3_5092q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_2_5093q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_5094q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_5108q}
),
	.b({{6{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059.width_a = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059.width_b = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add4_5059.width_o = 7;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5060m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5061m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5062m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5063m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5064m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5065m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_wrusedw_5066m_dataout, 1'b1}),
	.b({(~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055_o[7]), (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055_o[6]), (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055_o[5]), (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055_o[4]), (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055_o[3]), (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055_o[2]), (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add3_5055_o[1]
), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074.width_a = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074.width_b = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add5_5074.width_o = 8;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_6_5121q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_5_5122q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_4_5123q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_3_5124q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_2_5125q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_1_5126q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_rdusedw_reg_0_5117q
, 1'b1}),
	.b({{6{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096.width_a = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096.width_b = 8,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add6_5096.width_o = 8;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5097m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5098m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5099m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5100m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5101m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5102m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_new_rdusedw_5103m_dataout}),
	.b({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add2_5032_o[7:1]}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104.width_a = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104.width_b = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104.width_o = 7;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_5_5403q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_4_5404q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_3_5405q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_2_5406q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_1_5407q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_rdpointer_0_5422q}),
	.b({{5{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385.width_a = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385.width_b = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add0_5385.width_o = 6;
	oper_add   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_5_5428q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_4_5429q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_3_5430q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_2_5431q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_1_5432q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_wrpointer_0_5383q}),
	.b({{5{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408.width_a = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408.width_b = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_add1_5408.width_o = 6;
	oper_decoder   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459
	( 
	.i({slave_address[4:0]}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459.width_i = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459.width_o = 32;
	oper_less_than   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_lessthan0_5919
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_add2_5918_o[1:0]}),
	.b({2{1'b1}}),
	.cin(1'b0),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_lessthan0_5919_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_lessthan0_5919.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_lessthan0_5919.width_a = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_lessthan0_5919.width_b = 2;
	oper_less_than   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan0_3965
	( 
	.a({19{1'b0}}),
	.b({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_18_8074q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_17_8075q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_16_8076q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_15_8077q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_14_8078q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_13_8079q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_12_8080q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_11_8081q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_10_8082q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_9_8083q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_8_8084q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_7_8085q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_6_8086q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_5_8087q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_4_8088q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_3_8089q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_2_8090q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_1_8091q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_length_of_burst_0_8092q}),
	.cin(1'b0),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan0_3965_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan0_3965.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan0_3965.width_a = 19,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan0_3965.width_b = 19;
	oper_less_than   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan1_4510
	( 
	.a({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_18_4429m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_17_4430m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_16_4431m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_15_4432m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_14_4433m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_13_4434m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_12_4435m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_11_4436m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_10_4437m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_9_4438m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_8_4439m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_7_4440m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_6_4441m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_5_4442m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_4_4443m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_3_4444m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_2_4445m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_1_4446m_dataout
, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_new_cmd_len_be_0_4447m_dataout}),
	.b({{13{1'b0}}, (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_1_4448m_dataout), {5{1'b0}}}),
	.cin(1'b1),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan1_4510_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan1_4510.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan1_4510.width_a = 19,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan1_4510.width_b = 19;
	oper_less_than   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_6_3946q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_5_3947q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_4_3948q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_3_3949q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_2_3950q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_1_3951q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_outstanding_reads_0_4180q}),
	.b({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_add3_3959_o[7:1]}),
	.cin(1'b1),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515.width_a = 7,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan2_4515.width_b = 7;
	oper_less_than   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_lessthan0_15305
	( 
	.a({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q}),
	.b({1'b1, {3{1'b0}}}),
	.cin(1'b1),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_lessthan0_15305_o));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_lessthan0_15305.sgate_representation = 0,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_lessthan0_15305.width_a = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_lessthan0_15305.width_b = 4;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux0_10427
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_31_12384q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_31_12282q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_31_12180q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_31_12079q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_31_11978q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_31_11877q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_31_11776q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_31_11675q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_31_11574q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_31_11473q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_31_11372q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_31_11271q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_31_11170q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_31_11069q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_31_10968q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_31_10867q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_31_10766q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_31_10665q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux0_10427_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux0_10427.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux0_10427.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux10_10437
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_21_12394q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_21_12292q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_21_12190q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_21_12089q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_21_11988q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_21_11887q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_21_11786q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_21_11685q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_21_11584q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_21_11483q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_21_11382q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_21_11281q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_21_11180q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_21_11079q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_21_10978q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_21_10877q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_21_10776q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_21_10675q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux10_10437_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux10_10437.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux10_10437.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux11_10438
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_20_12395q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_20_12293q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_20_12191q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_20_12090q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_20_11989q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_20_11888q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_20_11787q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_20_11686q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_20_11585q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_20_11484q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_20_11383q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_20_11282q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_20_11181q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_20_11080q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_20_10979q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_20_10878q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_20_10777q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_20_10676q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux11_10438_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux11_10438.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux11_10438.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux12_10439
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_19_12396q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_19_12294q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_19_12192q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_19_12091q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_19_11990q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_19_11889q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_19_11788q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_19_11687q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_19_11586q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_19_11485q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_19_11384q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_19_11283q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_19_11182q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_19_11081q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_19_10980q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_19_10879q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_19_10778q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_19_10677q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux12_10439_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux12_10439.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux12_10439.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux13_10440
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_18_12397q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_18_12295q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_18_12193q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_18_12092q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_18_11991q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_18_11890q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_18_11789q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_18_11688q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_18_11587q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_18_11486q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_18_11385q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_18_11284q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_18_11183q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_18_11082q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_18_10981q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_18_10880q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_18_10779q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_18_10678q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux13_10440_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux13_10440.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux13_10440.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux14_10441
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_17_12398q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_17_12296q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_17_12194q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_17_12093q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_17_11992q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_17_11891q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_17_11790q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_17_11689q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_17_11588q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_17_11487q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_17_11386q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_17_11285q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_17_11184q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_17_11083q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_17_10982q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_17_10881q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_17_10780q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_17_10679q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux14_10441_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux14_10441.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux14_10441.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux15_10442
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_16_12399q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_16_12297q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_16_12195q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_16_12094q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_16_11993q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_16_11892q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_16_11791q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_16_11690q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_16_11589q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_16_11488q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_16_11387q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_16_11286q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_16_11185q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_16_11084q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_16_10983q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_16_10882q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_16_10781q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_16_10680q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux15_10442_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux15_10442.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux15_10442.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux16_10443
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_15_12400q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_15_12298q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_15_12196q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_15_12095q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_15_11994q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_15_11893q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_15_11792q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_15_11691q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_15_11590q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_15_11489q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_15_11388q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_15_11287q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_15_11186q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_15_11085q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_15_10984q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_15_10883q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_15_10782q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_15_10681q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux16_10443_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux16_10443.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux16_10443.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux17_10444
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_14_12401q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_14_12299q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_14_12197q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_14_12096q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_14_11995q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_14_11894q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_14_11793q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_14_11692q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_14_11591q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_14_11490q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_14_11389q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_14_11288q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_14_11187q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_14_11086q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_14_10985q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_14_10884q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_14_10783q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_14_10682q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux17_10444_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux17_10444.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux17_10444.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux18_10445
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_13_12402q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_13_12300q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_13_12198q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_13_12097q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_13_11996q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_13_11895q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_13_11794q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_13_11693q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_13_11592q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_13_11491q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_13_11390q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_13_11289q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_13_11188q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_13_11087q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_13_10986q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_13_10885q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_13_10784q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_13_10683q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux18_10445_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux18_10445.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux18_10445.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux19_10446
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_12_12403q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_12_12301q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_12_12199q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_12_12098q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_12_11997q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_12_11896q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_12_11795q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_12_11694q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_12_11593q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_12_11492q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_12_11391q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_12_11290q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_12_11189q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_12_11088q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_12_10987q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_12_10886q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_12_10785q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_12_10684q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux19_10446_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux19_10446.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux19_10446.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux1_10428
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_30_12385q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_30_12283q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_30_12181q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_30_12080q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_30_11979q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_30_11878q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_30_11777q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_30_11676q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_30_11575q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_30_11474q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_30_11373q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_30_11272q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_30_11171q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_30_11070q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_30_10969q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_30_10868q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_30_10767q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_30_10666q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux1_10428_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux1_10428.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux1_10428.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux20_10447
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_11_12404q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_11_12302q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_11_12200q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_11_12099q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_11_11998q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_11_11897q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_11_11796q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_11_11695q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_11_11594q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_11_11493q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_11_11392q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_11_11291q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_11_11190q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_11_11089q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_11_10988q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_11_10887q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_11_10786q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_11_10685q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux20_10447_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux20_10447.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux20_10447.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux21_10448
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_10_12405q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_10_12303q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_10_12201q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_10_12100q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_10_11999q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_10_11898q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_10_11797q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_10_11696q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_10_11595q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_10_11494q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_10_11393q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_10_11292q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_10_11191q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_10_11090q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_10_10989q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_10_10888q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_10_10787q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_10_10686q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux21_10448_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux21_10448.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux21_10448.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux22_10449
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_9_12406q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_9_12304q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_9_12202q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_9_12101q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_9_12000q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_9_11899q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_9_11798q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_9_11697q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_9_11596q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_9_11495q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_9_11394q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_9_11293q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_9_11192q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_9_11091q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_9_10990q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_9_10889q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_9_10788q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_9_10687q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux22_10449_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux22_10449.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux22_10449.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux23_10450
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_8_12407q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_8_12305q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_8_12203q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_8_12102q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_8_12001q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_8_11900q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_8_11799q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_8_11698q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_8_11597q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_8_11496q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_8_11395q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_8_11294q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_8_11193q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_8_11092q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_8_10991q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_8_10890q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_8_10789q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_8_10688q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux23_10450_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux23_10450.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux23_10450.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux24_10451
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_7_12408q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_7_12306q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_7_12204q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_7_12103q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_7_12002q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_7_11901q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_7_11800q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_7_11699q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_7_11598q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_7_11497q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_7_11396q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_7_11295q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_7_11194q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_7_11093q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_7_10992q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_7_10891q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_7_10790q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_7_10689q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux24_10451_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux24_10451.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux24_10451.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux25_10452
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_6_12409q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_6_12307q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_6_12205q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_6_12104q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_6_12003q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_6_11902q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_6_11801q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_6_11700q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_6_11599q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_6_11498q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_6_11397q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_6_11296q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_6_11195q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_6_11094q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_6_10993q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_6_10892q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_6_10791q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_6_10690q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux25_10452_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux25_10452.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux25_10452.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux26_10453
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_5_12410q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_5_12308q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_5_12206q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_5_12105q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_5_12004q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_5_11903q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_5_11802q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_5_11701q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_5_11600q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_5_11499q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_5_11398q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_5_11297q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_5_11196q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_5_11095q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_5_10994q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_5_10893q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_5_10792q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_5_10691q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux26_10453_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux26_10453.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux26_10453.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux27_10454
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_4_12411q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_4_12309q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_4_12207q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_4_12106q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_4_12005q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_4_11904q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_4_11803q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_4_11702q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_4_11601q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_4_11500q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_4_11399q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_4_11298q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_4_11197q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_4_11096q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_4_10995q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_4_10894q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_4_10793q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_4_10692q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux27_10454_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux27_10454.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux27_10454.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux28_10455
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_3_12412q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_3_12310q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_3_12208q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_3_12107q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_3_12006q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_3_11905q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_3_11804q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_3_11703q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_3_11602q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_3_11501q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_3_11400q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_3_11299q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_3_11198q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_3_11097q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_3_10996q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_3_10895q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_3_10794q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_3_10693q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux28_10455_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux28_10455.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux28_10455.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux29_10456
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_2_12413q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_2_12311q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_2_12209q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_2_12108q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_2_12007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_2_11906q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_2_11805q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_2_11704q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_2_11603q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_2_11502q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_2_11401q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_2_11300q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_2_11199q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_2_11098q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_2_10997q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_2_10896q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_2_10795q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_2_10694q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux29_10456_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux29_10456.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux29_10456.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux2_10429
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_29_12386q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_29_12284q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_29_12182q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_29_12081q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_29_11980q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_29_11879q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_29_11778q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_29_11677q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_29_11576q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_29_11475q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_29_11374q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_29_11273q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_29_11172q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_29_11071q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_29_10970q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_29_10869q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_29_10768q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_29_10667q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux2_10429_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux2_10429.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux2_10429.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux30_10457
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_1_12414q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_1_12312q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_1_12210q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_1_12109q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_1_12008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_1_11907q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_1_11806q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_1_11705q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_1_11604q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_1_11503q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_1_11402q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_1_11301q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_1_11200q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_1_11099q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_1_10998q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_1_10897q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_1_10796q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_1_10695q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux30_10457_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux30_10457.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux30_10457.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux31_10458
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_0_12415q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_0_12313q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_0_12211q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_0_12110q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_0_12009q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_0_11908q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_0_11807q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_0_11706q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_0_11605q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_0_11504q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_0_11403q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_0_11302q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_0_11201q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_0_11100q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_0_10999q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_0_10898q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_0_10797q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_0_10696q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux31_10458_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux31_10458.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux31_10458.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux3_10430
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_28_12387q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_28_12285q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_28_12183q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_28_12082q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_28_11981q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_28_11880q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_28_11779q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_28_11678q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_28_11577q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_28_11476q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_28_11375q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_28_11274q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_28_11173q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_28_11072q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_28_10971q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_28_10870q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_28_10769q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_28_10668q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux3_10430_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux3_10430.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux3_10430.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux4_10431
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_27_12388q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_27_12286q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_27_12184q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_27_12083q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_27_11982q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_27_11881q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_27_11780q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_27_11679q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_27_11578q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_27_11477q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_27_11376q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_27_11275q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_27_11174q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_27_11073q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_27_10972q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_27_10871q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_27_10770q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_27_10669q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux4_10431_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux4_10431.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux4_10431.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux5_10432
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_26_12389q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_26_12287q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_26_12185q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_26_12084q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_26_11983q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_26_11882q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_26_11781q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_26_11680q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_26_11579q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_26_11478q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_26_11377q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_26_11276q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_26_11175q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_26_11074q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_26_10973q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_26_10872q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_26_10771q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_26_10670q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux5_10432_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux5_10432.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux5_10432.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux6_10433
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_25_12390q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_25_12288q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_25_12186q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_25_12085q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_25_11984q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_25_11883q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_25_11782q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_25_11681q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_25_11580q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_25_11479q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_25_11378q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_25_11277q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_25_11176q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_25_11075q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_25_10974q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_25_10873q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_25_10772q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_25_10671q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux6_10433_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux6_10433.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux6_10433.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux7_10434
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_24_12391q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_24_12289q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_24_12187q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_24_12086q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_24_11985q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_24_11884q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_24_11783q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_24_11682q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_24_11581q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_24_11480q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_24_11379q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_24_11278q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_24_11177q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_24_11076q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_24_10975q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_24_10874q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_24_10773q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_24_10672q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux7_10434_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux7_10434.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux7_10434.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux8_10435
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_23_12392q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_23_12290q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_23_12188q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_23_12087q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_23_11986q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_23_11885q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_23_11784q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_23_11683q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_23_11582q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_23_11481q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_23_11380q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_23_11279q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_23_11178q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_23_11077q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_23_10976q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_23_10875q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_23_10774q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_23_10673q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux8_10435_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux8_10435.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux8_10435.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux9_10436
	( 
	.data({{14{s_wire_gnd}}, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_17_22_12393q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_16_22_12291q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_15_22_12189q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_14_22_12088q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_13_22_11987q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_12_22_11886q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_11_22_11785q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_10_22_11684q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_9_22_11583q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_8_22_11482q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_7_22_11381q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_6_22_11280q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_5_22_11179q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_4_22_11078q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_3_22_10977q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_2_22_10876q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_1_22_10775q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_internal_registers_0_22_10674q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux9_10436_o),
	.sel({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_add0_10426_o[5:1]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux9_10436.width_data = 32,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux9_10436.width_sel = 5;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux0_14934
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_14931m_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q, {4{1'b1}}, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), 1'b0, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout, {6{1'b0}}}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux0_14934_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux0_14934.width_data = 16,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux0_14934.width_sel = 4;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux1_14935
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_14931m_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_eop_out_8162m_dataout & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_valid_15311_dataout), {3{1'b0}}, {4{(~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout)}}, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout, {3{1'b0}}}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux1_14935_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux1_14935.width_data = 16,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux1_14935.width_sel = 4;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux2_14936
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_14931m_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout, {2{1'b1}}, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout, 1'b0, {2{(~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout)}}, {2{1'b0}}, 1'b1, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), 1'b0, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux2_14936_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux2_14936.width_data = 16,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux2_14936.width_sel = 4;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux3_14937
	( 
	.data({(~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q), 1'b0, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout, 1'b1, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout, 1'b1, 1'b0, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), 1'b0, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), 1'b0, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout), s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux3_14937_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux3_14937.width_data = 16,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux3_14937.width_sel = 4;
	oper_mux   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux4_14938
	( 
	.data({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_din_ready_15308_dataout, 1'b1, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q, 1'b1, 1'b0, {11{1'b1}}}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux4_14938_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux4_14938.width_data = 16,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_mux4_14938.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector0_10476
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux13_10440_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector0_10476_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector0_10476.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector0_10476.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector10_10486
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux23_10450_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector10_10486_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector10_10486.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector10_10486.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector11_10487
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux24_10451_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector11_10487_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector11_10487.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector11_10487.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector12_10488
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux25_10452_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector12_10488_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector12_10488.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector12_10488.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector13_10489
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux26_10453_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector13_10489_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector13_10489.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector13_10489.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector14_10490
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux27_10454_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector14_10490_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector14_10490.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector14_10490.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector15_10491
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux28_10455_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector15_10491_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector15_10491.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector15_10491.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector16_10492
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux29_10456_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector16_10492_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector16_10492.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector16_10492.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector17_10493
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux30_10457_o, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_1_12430q, 1'b0, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_enables_0_10563q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector17_10493_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[2:0]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector17_10493.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector17_10493.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector18_10494
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux31_10458_o, 1'b0, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_10038q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_enable_10562q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector18_10494_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[2:0]}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector18_10494.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector18_10494.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector1_10477
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux14_10441_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector1_10477_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector1_10477.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector1_10477.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector2_10478
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux15_10442_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector2_10478_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector2_10478.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector2_10478.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector3_10479
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux16_10443_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector3_10479_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector3_10479.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector3_10479.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector4_10480
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux17_10444_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector4_10480_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector4_10480.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector4_10480.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector5_10481
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux18_10445_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector5_10481_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector5_10481.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector5_10481.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector6_10482
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux19_10446_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector6_10482_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector6_10482.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector6_10482.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector7_10483
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux20_10447_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector7_10483_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector7_10483.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector7_10483.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector8_10484
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux21_10448_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector8_10484_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector8_10484.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector8_10484.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector9_10485
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_mux22_10449_o, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector9_10485_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector9_10485.width_data = 2,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_selector9_10485.width_sel = 2;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector0_7885
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_7712m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_7856m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_7712m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector0_7885_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector0_7885.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector0_7885.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector10_7974
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7790m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_21_8114q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7831m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector10_7974_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector10_7974.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector10_7974.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector11_7975
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7791m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_20_8115q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7832m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector11_7975_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector11_7975.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector11_7975.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector12_7976
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7792m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_19_8116q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7833m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector12_7976_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector12_7976.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector12_7976.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector13_7977
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7793m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_18_8117q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7834m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector13_7977_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector13_7977.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector13_7977.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector14_7978
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7794m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_17_8118q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7835m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector14_7978_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector14_7978.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector14_7978.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector15_7979
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7795m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_16_8119q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7836m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector15_7979_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector15_7979.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector15_7979.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector16_7980
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7796m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_15_8120q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7837m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector16_7980_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector16_7980.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector16_7980.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector17_7981
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7797m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_14_8121q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7838m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector17_7981_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector17_7981.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector17_7981.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector18_7982
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7798m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_13_8122q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7839m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector18_7982_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector18_7982.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector18_7982.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector19_7983
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7799m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_12_8123q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7840m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector19_7983_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector19_7983.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector19_7983.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector1_7887
	( 
	.data({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout, 1'b0, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_8012q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector1_7887_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_7886_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector1_7887.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector1_7887.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector20_7984
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7800m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_11_8124q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7841m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector20_7984_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector20_7984.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector20_7984.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector21_7985
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7801m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_10_8125q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7842m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector21_7985_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector21_7985.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector21_7985.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector22_7986
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7802m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_9_8126q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7843m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector22_7986_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector22_7986.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector22_7986.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector23_7987
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7803m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_8_8127q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7844m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector23_7987_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector23_7987.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector23_7987.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector24_7988
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7804m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7_8128q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7845m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector24_7988_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector24_7988.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector24_7988.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector25_7989
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7805m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_6_8129q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7846m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector25_7989_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector25_7989.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector25_7989.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector26_7990
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7806m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_5_8130q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7847m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector26_7990_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector26_7990.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector26_7990.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector27_7991
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7807m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_4_8131q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7848m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector27_7991_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector27_7991.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector27_7991.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector28_7992
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7808m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_3_8132q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7849m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector28_7992_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector28_7992.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector28_7992.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector29_7993
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7809m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_2_8133q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7850m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector29_7993_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector29_7993.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector29_7993.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector2_7888
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_7714m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_8016q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7855_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_eop_out_7861m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector2_7888_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector2_7888.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector2_7888.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector30_7994
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7810m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_1_8134q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7851m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector30_7994_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector30_7994.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector30_7994.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector31_7995
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7811m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_0_8164q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7852m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector31_7995_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector31_7995.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector31_7995.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector32_7996
	( 
	.data({(~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout), wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7815m_dataout, 1'b0, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7862m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector32_7996_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector32_7996.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector32_7996.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector33_7997
	( 
	.data({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7816m_dataout, 1'b0, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7816m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector33_7997_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector33_7997.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector33_7997.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector34_7998
	( 
	.data({1'b0, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7817m_dataout, (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7855_dataout), wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7863m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector34_7998_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector34_7998.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector34_7998.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector35_7999
	( 
	.data({1'b0, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7818m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7855_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_7818m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector35_7999_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector35_7999.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector35_7999.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector3_7890
	( 
	.data({1'b0, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_8017q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_complete_7860m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector3_7890_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector3_7890.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector3_7890.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector5_7892
	( 
	.data({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_7812m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_7825m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector5_7892_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector5_7892.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector5_7892.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector6_7969
	( 
	.data({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_7813m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_7819m_dataout, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector6_7969_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector6_7969.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector6_7969.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector7_7970
	( 
	.data({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_7814m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_sop_out_8015q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector7_7970_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_7886_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector7_7970.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector7_7970.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector8_7972
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7788m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_23_8112q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7829m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector8_7972_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector8_7972.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector8_7972.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector9_7973
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7789m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_22_8113q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7830m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector9_7973_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_idle_8007q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector9_7973.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_selector9_7973.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector0_9800
	( 
	.data({1'b0, 1'b1, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_interrupt_register_1_9106q}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector0_9800_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor0_9799_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector0_9800.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector0_9800.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector10_9847
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q, 1'b0, 1'b1}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector10_9847_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, ((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q), ((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector10_9847.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector10_9847.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector11_9850
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q, 1'b1, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector11_9850_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, ((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q), ((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector11_9850.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector11_9850.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector12_9853
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q, 1'b1, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector12_9853_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q), (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector12_9853.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector12_9853.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector13_9855
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q, 1'b1, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector13_9855_o),
	.sel({s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor11_9854_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector13_9855.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector13_9855.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector14_9857
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_31_9937q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9658m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9726m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9758m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector14_9857_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector14_9857.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector14_9857.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector15_9858
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_30_9938q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9659m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9727m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9759m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector15_9858_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector15_9858.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector15_9858.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector16_9859
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_29_9939q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9660m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9728m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9760m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector16_9859_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector16_9859.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector16_9859.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector17_9860
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_28_9940q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9661m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9729m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9761m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector17_9860_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector17_9860.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector17_9860.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector18_9861
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_27_9941q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9662m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9730m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9762m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector18_9861_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector18_9861.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector18_9861.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector19_9862
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_26_9942q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9663m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9731m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9763m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector19_9862_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector19_9862.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector19_9862.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector1_9801
	( 
	.data({1'b0, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9924q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_frame_complete_9798m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector1_9801_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor0_9799_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector1_9801.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector1_9801.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector20_9863
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_25_9943q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9664m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9732m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9764m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector20_9863_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector20_9863.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector20_9863.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector21_9864
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_24_9944q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9665m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9733m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9765m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector21_9864_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector21_9864.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector21_9864.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector22_9865
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_23_9945q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9666m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9734m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9766m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector22_9865_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector22_9865.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector22_9865.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector23_9866
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_22_9946q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9667m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9735m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9767m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector23_9866_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector23_9866.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector23_9866.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector24_9867
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_21_9947q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9668m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9736m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9768m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector24_9867_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector24_9867.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector24_9867.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector25_9868
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_20_9948q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9669m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9737m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9769m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector25_9868_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector25_9868.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector25_9868.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector26_9869
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_19_9949q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9670m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9738m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9770m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector26_9869_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector26_9869.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector26_9869.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector27_9870
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_18_9950q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9671m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9739m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9771m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector27_9870_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector27_9870.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector27_9870.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector28_9871
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_17_9951q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9672m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9740m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9772m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector28_9871_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector28_9871.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector28_9871.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector29_9872
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_16_9952q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9673m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9741m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9773m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector29_9872_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector29_9872.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector29_9872.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector2_9802
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9648m_dataout, 1'b0, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9790m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector2_9802_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor0_9799_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector2_9802.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector2_9802.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector30_9873
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_15_9953q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9674m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9742m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9774m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector30_9873_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector30_9873.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector30_9873.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector31_9874
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_14_9954q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9675m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9743m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9775m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector31_9874_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector31_9874.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector31_9874.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector32_9875
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_13_9955q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9676m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9744m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9776m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector32_9875_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector32_9875.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector32_9875.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector33_9876
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_12_9956q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9677m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9745m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9777m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector33_9876_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector33_9876.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector33_9876.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector34_9877
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_11_9957q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9678m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9746m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9778m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector34_9877_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector34_9877.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector34_9877.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector35_9878
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_10_9958q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9679m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9747m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9779m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector35_9878_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector35_9878.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector35_9878.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector36_9879
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9_9959q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9680m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9748m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9780m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector36_9879_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector36_9879.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector36_9879.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector37_9880
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_8_9960q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9681m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9749m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9781m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector37_9880_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector37_9880.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector37_9880.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector38_9881
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_7_9961q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9682m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9750m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9782m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector38_9881_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector38_9881.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector38_9881.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector39_9882
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_6_9962q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9683m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9751m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9783m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector39_9882_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector39_9882.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector39_9882.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector3_9803
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9649m_dataout, 1'b0, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9791m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector3_9803_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor0_9799_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector3_9803.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector3_9803.width_sel = 3;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector40_9883
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_5_9963q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9684m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9752m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9784m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector40_9883_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector40_9883.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector40_9883.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector41_9884
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_4_9964q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9685m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9753m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9785m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector41_9884_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector41_9884.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector41_9884.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector42_9885
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_3_9965q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9686m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9754m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9786m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector42_9885_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector42_9885.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector42_9885.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector43_9886
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_2_9966q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9687m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9755m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9787m_dataout, 1'b0}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector43_9886_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector43_9886.width_data = 5,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector43_9886.width_sel = 5;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector44_9888
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_1_9967q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9688m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9756m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9788m_dataout, 1'b0, 1'b1}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector44_9888_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q, (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q)}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector44_9888.width_data = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector44_9888.width_sel = 6;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector45_9890
	( 
	.data({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_0_9968q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9689m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9757m_dataout, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_writedata_9789m_dataout, 1'b0, 1'b1}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector45_9890_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector45_9890.width_data = 6,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector45_9890.width_sel = 6;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector4_9805
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9650m_dataout, 1'b1, 1'b0, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9792m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector4_9805_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q, (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector4_9805.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector4_9805.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector5_9807
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9651m_dataout, 1'b0, 1'b1, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9793m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector5_9807_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector5_9807.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector5_9807.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector6_9809
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9652m_dataout, 1'b0, 1'b1, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9794m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector6_9809_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector6_9809.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector6_9809.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector7_9811
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9653m_dataout, 1'b0, 1'b1, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9795m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector7_9811_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector7_9811.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector7_9811.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector8_9813
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9654m_dataout, 1'b0, 1'b1, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_9796m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector8_9813_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q), de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector8_9813.width_data = 4,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector8_9813.width_sel = 4;
	oper_selector   de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector9_9815
	( 
	.data({wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_9656m_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_10038q, wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_running_9797m_dataout}),
	.o(wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector9_9815_o),
	.sel({de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q, s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor0_9799_dataout, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q}));
	defparam
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector9_9815.width_data = 3,
		de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_selector9_9815.width_sel = 3;
	assign
		dout_data = {de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_23_15679q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_22_15680q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_21_15681q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_20_15682q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_19_15683q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_18_15684q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_17_15685q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_16_15686q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15_15687q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_14_15688q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_13_15689q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_12_15690q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_11_15691q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_10_15692q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_9_15693q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_8_15694q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_7_15695q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_6_15696q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_5_15697q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_4_15698q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_3_15699q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_2_15700q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_1_15701q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_0_15702q},
		dout_endofpacket = de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15704q,
		dout_startofpacket = de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15703q,
		dout_valid = s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_valid_15705_dataout,
		master_address = {de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_31_4194q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_30_4195q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_29_4196q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_28_4197q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_27_4198q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_26_4199q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_25_4200q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_24_4201q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_23_4202q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_22_4203q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_21_4204q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_20_4205q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_19_4206q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_18_4207q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_17_4208q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_16_4209q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_15_4210q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_14_4211q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_13_4212q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_12_4213q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_11_4214q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_10_4215q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_9_4216q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_8_4217q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_7_4218q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_6_4219q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_5_4220q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_4_4221q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_3_4222q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_2_4223q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_1_4224q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_address_int_0_4590q},
		master_burstcount = {de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_5_4188q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_4_4189q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_3_4190q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_2_4191q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_1_4192q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_av_burstcount_int_0_4193q},
		master_read = de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_4187q,
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_always32_0_14227_dataout = (((((~ slave_address[0]) & (~ slave_address[1])) & (~ slave_address[2])) & (~ slave_address[3])) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_always32_10423_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_always32_0_14227_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_clear_interrupts_14194_dataout = (((((~ slave_address[0]) & slave_address[1]) & (~ slave_address[2])) & (~ slave_address[3])) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_0_10597_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_0_14260_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_0_14260_dataout = ((((slave_address[0] & slave_address[1]) & (~ slave_address[2])) & (~ slave_address[3])) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_10_11607_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_10_14590_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_10_14590_dataout = ((((slave_address[0] & (~ slave_address[1])) & slave_address[2]) & slave_address[3]) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_11_11708_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_11_14623_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_11_14623_dataout = (((((~ slave_address[0]) & slave_address[1]) & slave_address[2]) & slave_address[3]) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_12_11809_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_12_14656_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_12_14656_dataout = ((((slave_address[0] & slave_address[1]) & slave_address[2]) & slave_address[3]) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_13_11910_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_13_14689_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_13_14689_dataout = (((((~ slave_address[0]) & (~ slave_address[1])) & (~ slave_address[2])) & (~ slave_address[3])) & slave_address[4]),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_14_12011_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_14_14722_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_14_14722_dataout = ((((slave_address[0] & (~ slave_address[1])) & (~ slave_address[2])) & (~ slave_address[3])) & slave_address[4]),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_15_12112_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_15_14755_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_15_14755_dataout = (((((~ slave_address[0]) & slave_address[1]) & (~ slave_address[2])) & (~ slave_address[3])) & slave_address[4]),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_16_12214_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_16_14788_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_16_14788_dataout = ((((slave_address[0] & slave_address[1]) & (~ slave_address[2])) & (~ slave_address[3])) & slave_address[4]),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_17_12316_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_17_14821_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_17_14821_dataout = (((((~ slave_address[0]) & (~ slave_address[1])) & slave_address[2]) & (~ slave_address[3])) & slave_address[4]),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_1_10698_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_1_14293_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_1_14293_dataout = (((((~ slave_address[0]) & (~ slave_address[1])) & slave_address[2]) & (~ slave_address[3])) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_2_10799_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_2_14326_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_2_14326_dataout = ((((slave_address[0] & (~ slave_address[1])) & slave_address[2]) & (~ slave_address[3])) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_3_10900_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_3_14359_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_3_14359_dataout = (((((~ slave_address[0]) & slave_address[1]) & slave_address[2]) & (~ slave_address[3])) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_4_11001_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_4_14392_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_4_14392_dataout = ((((slave_address[0] & slave_address[1]) & slave_address[2]) & (~ slave_address[3])) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_5_11102_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_5_14425_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_5_14425_dataout = (((((~ slave_address[0]) & (~ slave_address[1])) & (~ slave_address[2])) & slave_address[3]) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_6_11203_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_6_14458_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_6_14458_dataout = ((((slave_address[0] & (~ slave_address[1])) & (~ slave_address[2])) & slave_address[3]) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_7_11304_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_7_14491_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_7_14491_dataout = (((((~ slave_address[0]) & slave_address[1]) & (~ slave_address[2])) & slave_address[3]) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_8_11405_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_8_14524_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_8_14524_dataout = ((((slave_address[0] & slave_address[1]) & (~ slave_address[2])) & slave_address[3]) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_9_11506_dataout = (slave_write & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_9_14557_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_triggers_nxt_9_14557_dataout = (((((~ slave_address[0]) & (~ slave_address[1])) & slave_address[2]) & slave_address[3]) & (~ slave_address[4])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor0_10460_dataout = ((wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[2] | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[1]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[0]),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_wideor1_10474_dataout = ((((((((((((((((((((((((((((wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[31] | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[30]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[29]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[28]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[27]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[26]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[25]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[24]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[23]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[22]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[21]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[20]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[19]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[18]
) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[17]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[16]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[15]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[14]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[13]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[12]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[11]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[10]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[9]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[8]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[7]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[6]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[5]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[4]) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_decoder0_10459_o[3]),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_valid_15705_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_valid_reg_15678q & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_reg_15707q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_eop_15583_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_eop_15704q & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_valid_15705_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_image_packet_nxt_0_15800_dataout = ((((((((((((((((((((((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_23_15679q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_22_15680q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_21_15681q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_20_15682q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_19_15683q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_18_15684q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_17_15685q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_16_15686q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_15_15687q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_14_15688q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_13_15689q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_12_15690q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_11_15691q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_10_15692q
)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_9_15693q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_8_15694q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_7_15695q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_6_15696q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_5_15697q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_4_15698q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_3_15699q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_2_15700q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_1_15701q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_data_0_15702q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout = (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_enable_synced_15593m_dataout & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_reg_15707q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_sop_15582_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_sop_15703q & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_dout_valid_15705_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_nxt_15592_dataout = ((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_image_packet_15580q & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_eop_15583_dataout) | (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_synced_int_15581q & (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_sop_15582_dataout))),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_always32_8529_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_0_8701_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_1_8802_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_2_8904_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_triggers_nxt_3_9006_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_2_9998q & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_1_9999q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_address_0_10000q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_master_write_9936q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_0_8484_dataout = ((((((((((((((((((((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[20]) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[1] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_0_8041q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[2] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_1_8040q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[3] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_2_8039q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[4] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_3_8038q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[5] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_4_8037q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[6] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_5_8036q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[7]
 ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_6_8035q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[8] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7_8034q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[9] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_8_8033q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[10] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_9_8032q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[11] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_10_8031q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[12] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_11_8030q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[13] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_12_8029q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[14] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_13_8028q
))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[15] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_14_8027q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[16] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_15_8026q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[17] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_16_8025q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[18] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_17_8024q))) & (~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_add0_7676_o[19] ^ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_18_8023q))),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7716_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_discard_remaining_data_of_read_word_8021q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_common_avalon_mm_slave_avalon_mm_control_slave_enable_8666q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7820_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7824_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7820_dataout | ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q) & (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_0_8484_dataout))),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_7855_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) & (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_0_8484_dataout & (((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_2_8018q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_1_8019q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_input_valid_shift_reg_0_8020q))),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_clear_enable_7886_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_running_8009q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_pre_data_out_7971_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_waiting_8008q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_state_ending_8010q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_reads_issued_7682_dataout = (((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q) & (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_always0_0_8484_dataout)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_internal_output_is_valid_8014q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_write_fullness_signals_7346_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_write_fullness_signals_7353_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_0_7329_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_3_7338_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6574_dataout = (((s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_0_7329_dataout) | ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout) & ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q)))) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q
),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6682_dataout = (((s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_3_7338_dataout) | ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout) & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_0_7329_dataout)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_6794_dataout = (((s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout & (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_1_7372q & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_wrusedw_reg_0_7397q)) | ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout) & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_logic_fifo_dual_clock_or_large_gen_output_logic_fifo_gen_output_logic_fifo_process_0_3_7338_dataout)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q
),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_ram_fifo_rdreq_5922_dataout = ((s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_lessthan0_5919_o) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_ram_fifo_dual_clock_or_large_gen_ram_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6541q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_update_data_in_transit_5904_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_ram_fifo_rdreq_5922_dataout & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_update_data_in_transit_5907_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_dual_clock_or_large_gen_ram_fifo_rdreq_5922_dataout) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_one_bit_delay_dual_clock_or_large_gen_output_logic_fifo_gen_ram_fifo_rdreq_delayer_some_delay_gen_shift_register_0_7436q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5167_dataout = (((((((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[0]) & (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[1])) & (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[2])) & (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[3])) & (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[4]
)) & (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[5])) & (~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_add7_5104_o[6])),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_update_read_emptiness_signals_5095_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_rdreq_4376_dataout = ((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_6079q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_wrreq_3967_dataout = (((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q) & wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan0_3965_o),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_dont_split_burst_4512_dataout = ((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_0_4449m_dataout) | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_lessthan1_4510_o),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_next_4509_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q | (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_cmd_fifo_empty_reg_4455q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout & (~ ((~ (wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_write_next_4542m_dataout | wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_next_4543m_dataout)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_4267q))),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_overflow_en_3978_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout | ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_valid_4268q))),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_3970_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_wdata_rdena_3916_dataout) & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_4861_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline3_en_4861_dataout = ((((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_5_4181q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_4_4182q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_3_4183q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_2_4184q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_1_4185q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_write_count_0_4186q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_update_outstanding_reads_3929_dataout = (((~ wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_split_cmd_next_mode_1_4448m_dataout) & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_have_active_cmd_next_4509_dataout) & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_pipeline2_en_3975_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_wdata_rdena_3916_dataout = (master_waitrequest & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_trying_to_read_4187q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_outputs_waiting_0_7606q & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_read_8022q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_comb_2791_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_read_used_gen_gen_rdata_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_empty_reg_5119q & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_pulling_width_adapter_width_adaptor_need_input_7445_dataout) | (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_read_master_read_master_alt_vipvfr131_common_avalon_mm_bursting_master_fifo_master_fifo_alt_vipvfr131_common_general_fifo_cmd_fifo_alt_vipvfr131_common_fifo_usedw_calculator_usedw_calculator_full_reg_6068q & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_cmd_8013q)) | (~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_din_ready_15310_dataout)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_0_15483_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_10_15533_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_11_15538_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_12_15543_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_1_15488_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_23_15473_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_2_15493_dataout = (((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_3_15498_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_4_15503_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_5_15508_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_6_15513_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_7_15518_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q)) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_8_15523_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q)) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_data_9_15528_dataout = ((((~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_3_14940q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_2_14941q) & de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_1_14942q) & (~ de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_state_0_14943q)),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_din_ready_15308_dataout = (de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_do_control_packet_10001q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_writing_control_15301q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_din_ready_15310_dataout = ((~ s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_din_ready_15308_dataout) & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_stream_output_outputter_int_ready_15706_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_dout_valid_15311_dataout = (s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_prc_prc_alt_vipvfr131_prc_core_prc_core_valid_out_8137_dataout & s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_control_packet_encoder_encoder_din_ready_15310_dataout),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor0_9799_dataout = ((((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_address_9929q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_samples_9930q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor11_9854_dataout = ((((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_idle_9928q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_words_9931q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q),
		s_wire_de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_wideor12_9856_dataout = ((de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_type_9932q | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_sending_go_and_enable_interrupt_9933q) | de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_vfr_controller_controller_state_waiting_end_frame_9934q),
		s_wire_gnd = 1'b0,
		s_wire_vcc = 1'b1,
		slave_irq = de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_interrupt_register_1_12430q,
		slave_readdata = {de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_31_10564q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_30_10565q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_29_10566q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_28_10567q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_27_10568q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_26_10569q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_25_10570q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_24_10571q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_23_10572q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_22_10573q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_21_10574q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_20_10575q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_19_10576q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_18_10577q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_17_10578q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_16_10579q
, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_15_10580q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_14_10581q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_13_10582q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_12_10583q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_11_10584q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_10_10585q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_9_10586q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_8_10587q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_7_10588q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_6_10589q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_5_10590q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_4_10591q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_3_10592q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_2_10593q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_1_10594q, de1_soc_qsys_vga_alt_vip_vfr_0_alt_vipvfr131_vfr_alt_vip_vfr_0_alt_vipvfr131_common_avalon_mm_slave_slave_av_readdata_0_10632q};
endmodule //DE1_SoC_QSYS_vga_alt_vip_vfr_0
//synopsys translate_on
//VALID FILE
