<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PORT8_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPORT8__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PORT8_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Port 8 (PORT8)  
 <a href="structPORT8__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4f7ed30827b7150d4c529afbf878e86f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a4f7ed30827b7150d4c529afbf878e86f">OUT</a></td></tr>
<tr class="separator:a4f7ed30827b7150d4c529afbf878e86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4c464ca91eef3945483b2d80d7592b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a4c4c464ca91eef3945483b2d80d7592b">OMR</a></td></tr>
<tr class="separator:a4c4c464ca91eef3945483b2d80d7592b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2676a1bd43aa6fa2723895e1095b284f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a2676a1bd43aa6fa2723895e1095b284f">RESERVED</a> [2]</td></tr>
<tr class="separator:a2676a1bd43aa6fa2723895e1095b284f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361d654ea14136494e914806d48ab60e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a361d654ea14136494e914806d48ab60e">IOCR0</a></td></tr>
<tr class="separator:a361d654ea14136494e914806d48ab60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95946a1eb4f7abfe9f7fe92daf85700"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#ab95946a1eb4f7abfe9f7fe92daf85700">IOCR4</a></td></tr>
<tr class="separator:ab95946a1eb4f7abfe9f7fe92daf85700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115575b698c8d683126e5bfa6eacc19e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a115575b698c8d683126e5bfa6eacc19e">IOCR8</a></td></tr>
<tr class="separator:a115575b698c8d683126e5bfa6eacc19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75fe0725bc6b0afba965b762c37c41ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a75fe0725bc6b0afba965b762c37c41ad">RESERVED1</a> [2]</td></tr>
<tr class="separator:a75fe0725bc6b0afba965b762c37c41ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3c044fa857ce34965a8f0897424948"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#afc3c044fa857ce34965a8f0897424948">IN</a></td></tr>
<tr class="separator:afc3c044fa857ce34965a8f0897424948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dff5251366f8164c68808307be277f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a1dff5251366f8164c68808307be277f0">RESERVED2</a> [6]</td></tr>
<tr class="separator:a1dff5251366f8164c68808307be277f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa891264beee0c711e57bd4ebd21a94d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#aa891264beee0c711e57bd4ebd21a94d8">PDR0</a></td></tr>
<tr class="separator:aa891264beee0c711e57bd4ebd21a94d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e46148434091d604eaf6a31ac5d40ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a3e46148434091d604eaf6a31ac5d40ac">PDR1</a></td></tr>
<tr class="separator:a3e46148434091d604eaf6a31ac5d40ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11789e091ea2b22018be0a722c2d41c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a11789e091ea2b22018be0a722c2d41c8">RESERVED3</a> [6]</td></tr>
<tr class="separator:a11789e091ea2b22018be0a722c2d41c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac870d80fb8339649ef837f1f4107ecf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#ac870d80fb8339649ef837f1f4107ecf6">PDISC</a></td></tr>
<tr class="separator:ac870d80fb8339649ef837f1f4107ecf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c2619ee26cda923b19716c09835bd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#ac2c2619ee26cda923b19716c09835bd9">RESERVED4</a> [3]</td></tr>
<tr class="separator:ac2c2619ee26cda923b19716c09835bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ae494cec67befc8d1ce634d36aa4d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a47ae494cec67befc8d1ce634d36aa4d0">PPS</a></td></tr>
<tr class="separator:a47ae494cec67befc8d1ce634d36aa4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d466d16faeb0cd41fe2d6a86d0006d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT8__Type.html#a75d466d16faeb0cd41fe2d6a86d0006d">HWSEL</a></td></tr>
<tr class="separator:a75d466d16faeb0cd41fe2d6a86d0006d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02639">2639</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a75d466d16faeb0cd41fe2d6a86d0006d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d466d16faeb0cd41fe2d6a86d0006d">&#9670;&nbsp;</a></span>HWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT8_Type::HWSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028874) Port 8 Pin Hardware Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02655">2655</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afc3c044fa857ce34965a8f0897424948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3c044fa857ce34965a8f0897424948">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT8_Type::IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028824) Port 8 Input Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02647">2647</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a361d654ea14136494e914806d48ab60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361d654ea14136494e914806d48ab60e">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT8_Type::IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028810) Port 8 Input/Output Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02643">2643</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab95946a1eb4f7abfe9f7fe92daf85700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95946a1eb4f7abfe9f7fe92daf85700">&#9670;&nbsp;</a></span>IOCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT8_Type::IOCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028814) Port 8 Input/Output Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02644">2644</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a115575b698c8d683126e5bfa6eacc19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115575b698c8d683126e5bfa6eacc19e">&#9670;&nbsp;</a></span>IOCR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT8_Type::IOCR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028818) Port 8 Input/Output Control Register 8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02645">2645</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4c4c464ca91eef3945483b2d80d7592b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4c464ca91eef3945483b2d80d7592b">&#9670;&nbsp;</a></span>OMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT8_Type::OMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028804) Port 8 Output Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02641">2641</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4f7ed30827b7150d4c529afbf878e86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f7ed30827b7150d4c529afbf878e86f">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT8_Type::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x48028800) PORT8 Structure <br  />
 (@ 0x48028800) Port 8 Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02640">2640</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac870d80fb8339649ef837f1f4107ecf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac870d80fb8339649ef837f1f4107ecf6">&#9670;&nbsp;</a></span>PDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT8_Type::PDISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028860) Port 8 Pin Function Decision Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02652">2652</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa891264beee0c711e57bd4ebd21a94d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa891264beee0c711e57bd4ebd21a94d8">&#9670;&nbsp;</a></span>PDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT8_Type::PDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028840) Port 8 Pad Driver Mode 0 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02649">2649</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3e46148434091d604eaf6a31ac5d40ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e46148434091d604eaf6a31ac5d40ac">&#9670;&nbsp;</a></span>PDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT8_Type::PDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028844) Port 8 Pad Driver Mode 1 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02650">2650</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a47ae494cec67befc8d1ce634d36aa4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ae494cec67befc8d1ce634d36aa4d0">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT8_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028870) Port 8 Pin Power Save Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02654">2654</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2676a1bd43aa6fa2723895e1095b284f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2676a1bd43aa6fa2723895e1095b284f">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT8_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02642">2642</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a75fe0725bc6b0afba965b762c37c41ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75fe0725bc6b0afba965b762c37c41ad">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT8_Type::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02646">2646</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a1dff5251366f8164c68808307be277f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dff5251366f8164c68808307be277f0">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT8_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02648">2648</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a11789e091ea2b22018be0a722c2d41c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11789e091ea2b22018be0a722c2d41c8">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT8_Type::RESERVED3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02651">2651</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac2c2619ee26cda923b19716c09835bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c2619ee26cda923b19716c09835bd9">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT8_Type::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02653">2653</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
