


ARM Macro Assembler    Page 1 


    1 00000000         ; MSP432p401r Peripheral Register Address list
    2 00000000         ; Ripped from the msp432p401r_classic.h file
    3 00000000         ; Created by Joe Leach
    4 00000000         ; Please report errors to jleach@uccs.edu
    5 00000000         ; --------------------------------------------
    6 00000000         ; This must be in the root of your Keil project
    7 00000000         ; You must add this to your assembly file with the prepr
                       ocessor directive "INCLUDE msp432p401r.s" statement
    8 00000000         
    9 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   10 00000000                 THUMB
   11 00000000         
   12 00000000 00000000 
                       _MAIN_MEMORY_START__
                               EQU              0x00000000  ; !< Main Flash mem
                                                            ory start address  
                                                            
   13 00000000 0003FFFF 
                       __MAIN_MEMORY_END__
                               EQU              0x0003FFFF  ; !< Main Flash mem
                                                            ory end address  
   14 00000000 00202000 
                       __BSL_MEMORY_START__
                               EQU              0x00202000  ; !< BSL memory sta
                                                            rt address  
   15 00000000 00203FFF 
                       __BSL_MEMORY_END__
                               EQU              0x00203FFF  ; !< BSL memory end
                                                             address  
   16 00000000 20000000 
                       __SRAM_START__
                               EQU              0x20000000  ; !< SRAM memory st
                                                            art address  
   17 00000000 2000FFFF 
                       __SRAM_END__
                               EQU              0x2000FFFF  ; !< SRAM memory en
                                                            d address 
   18 00000000         
   19 00000000 E000E400 
                       NVIC_IPR0
                               EQU              0xE000E400  ; Irq 0 to 3 Priori
                                                            ty Register */
   20 00000000 E000E404 
                       NVIC_IPR1
                               EQU              0xE000E404  ; Irq 4 to 7 Priori
                                                            ty Register */
   21 00000000 E000E408 
                       NVIC_IPR2
                               EQU              0xE000E408  ; Irq 8 to 11 Prior
                                                            ity Register */
   22 00000000 E000E40C 
                       NVIC_IPR3
                               EQU              0xE000E40C  ; Irq 12 to 15 Prio
                                                            rity Register */
   23 00000000 E000E410 
                       NVIC_IPR4
                               EQU              0xE000E410  ; Irq 16 to 19 Prio
                                                            rity Register */



ARM Macro Assembler    Page 2 


   24 00000000 E000E414 
                       NVIC_IPR5
                               EQU              0xE000E414  ; Irq 20 to 23 Prio
                                                            rity Register */
   25 00000000 E000E418 
                       NVIC_IPR6
                               EQU              0xE000E418  ; Irq 24 to 27 Prio
                                                            rity Register */
   26 00000000 E000E41C 
                       NVIC_IPR7
                               EQU              0xE000E41C  ; Irq 28 to 31 Prio
                                                            rity Register */
   27 00000000 E000E420 
                       NVIC_IPR8
                               EQU              0xE000E420  ; Irq 32 to 35 Prio
                                                            rity Register */
   28 00000000 E000E424 
                       NVIC_IPR9
                               EQU              0xE000E424  ; Irq 36 to 39 Prio
                                                            rity Register */
   29 00000000 E000E428 
                       NVIC_IPR10
                               EQU              0xE000E428  ; Irq 40 to 43 Prio
                                                            rity Register */
   30 00000000 E000E42C 
                       NVIC_IPR11
                               EQU              0xE000E42C  ; Irq 44 to 47 Prio
                                                            rity Register */
   31 00000000 E000E430 
                       NVIC_IPR12
                               EQU              0xE000E430  ; Irq 48 to 51 Prio
                                                            rity Register */
   32 00000000 E000E434 
                       NVIC_IPR13
                               EQU              0xE000E434  ; Irq 52 to 55 Prio
                                                            rity Register */
   33 00000000 E000E438 
                       NVIC_IPR14
                               EQU              0xE000E438  ; Irq 56 to 59 Prio
                                                            rity Register */
   34 00000000 E000E43C 
                       NVIC_IPR15
                               EQU              0xE000E43C  ; Irq 60 to 63 Prio
                                                            rity Register */
   35 00000000         
   36 00000000 E000E100 
                       NVIC_ISER0
                               EQU              0xE000E100  ; Enable IRQ 31-0
   37 00000000 E000E104 
                       NVIC_ISER1
                               EQU              0xE000E104  ; Enable IRQ 47-32
   38 00000000 E000E180 
                       NVIC_ICER0
                               EQU              0xE000E180  ; Disable IRQ 31-0
   39 00000000 E000E184 
                       NVIC_ICER1
                               EQU              0xE000E184  ; Disable IRQ 47-32
                                                            
   40 00000000         



ARM Macro Assembler    Page 3 


   41 00000000 40003C00 
                       AESACTL0
                               EQU              0x40003C00  ; !< AES Accelerato
                                                            r Control Register 
                                                            0  
   42 00000000 40003C02 
                       AESACTL1
                               EQU              0x40003C02  ; !< AES Accelerato
                                                            r Control Register 
                                                            1  
   43 00000000 40003C04 
                       AESASTAT
                               EQU              0x40003C04  ; !< AES Accelerato
                                                            r Status Register  
                                                            
   44 00000000 40003C06 
                       AESAKEY EQU              0x40003C06  ; !< AES Accelerato
                                                            r Key Register 
   45 00000000 40003C08 
                       AESADIN EQU              0x40003C08  ; !< AES Accelerato
                                                            r Data In Register 
                                                             
   46 00000000 40003C0A 
                       AESADOUT
                               EQU              0x40003C0A  ; !< AES Accelerato
                                                            r Data Out Register
                                                             
   47 00000000 40003C0C 
                       AESAXDIN
                               EQU              0x40003C0C  ; !< AES Accelerato
                                                            r XORed Data In Reg
                                                            ister 
   48 00000000 40003C0E 
                       AESAXIN EQU              0x40003C0E  ; !< AES Accelerato
                                                            r XORed Data In Reg
                                                            ister 
   49 00000000         
   50 00000000 4000540E 
                       CAPTIO0CTL
                               EQU              0x4000540E  ; !< Capacitive Tou
                                                            ch IO x Control Reg
                                                            ister 
   51 00000000 4000580E 
                       CAPTIO1CTL
                               EQU              0x4000580E  ; !< Capacitive Tou
                                                            ch IO x Control Reg
                                                            ister 
   52 00000000         
   53 00000000 40003400 
                       CE0CTL0 EQU              0x40003400  ; !< Comparator Con
                                                            trol Register 0  
   54 00000000 40003402 
                       CE0CTL1 EQU              0x40003402  ; !< Comparator Con
                                                            trol Register 1  
   55 00000000 40003404 
                       CE0CTL2 EQU              0x40003404  ; !< Comparator Con
                                                            trol Register 2  
   56 00000000 40003406 
                       CE0CTL3 EQU              0x40003406  ; !< Comparator Con



ARM Macro Assembler    Page 4 


                                                            trol Register 3  
   57 00000000 4000340C 
                       CE0INT  EQU              0x4000340C  ; !< Comparator Int
                                                            errupt Control Regi
                                                            ster  
   58 00000000 4000340E 
                       CE0IV   EQU              0x4000340E  ; !< Comparator Int
                                                            errupt Vector Word 
                                                            Register  
   59 00000000 40003800 
                       CE1CTL0 EQU              0x40003800  ; !< Comparator Con
                                                            trol Register 0  
   60 00000000 40003802 
                       CE1CTL1 EQU              0x40003802  ; !< Comparator Con
                                                            trol Register 1  
   61 00000000 40003804 
                       CE1CTL2 EQU              0x40003804  ; !< Comparator Con
                                                            trol Register 2  
   62 00000000 40003806 
                       CE1CTL3 EQU              0x40003806  ; !< Comparator Con
                                                            trol Register 3  
   63 00000000 4000380C 
                       CE1INT  EQU              0x4000380C  ; !< Comparator Int
                                                            errupt Control Regi
                                                            ster  
   64 00000000 4000380E 
                       CE1IV   EQU              0x4000380E  ; !< Comparator Int
                                                            errupt Vector Word 
                                                            Register  
   65 00000000         
   66 00000000 40004000 
                       CRC32DI EQU              0x40004000  ; !< Data Input for
                                                             CRC32 Signature Co
                                                            mputation  
   67 00000000 40004004 
                       CRC32DIRB
                               EQU              0x40004004  ; !< Data In Revers
                                                            e for CRC32 Computa
                                                            tion  
   68 00000000 40004008 
                       CRC32INIRES_LO
                               EQU              0x40004008  ; !< CRC32 Initiali
                                                            zation and Result, 
                                                            lower 16 bits  
   69 00000000 4000400A 
                       CRC32INIRES_HI
                               EQU              0x4000400A  ; !< CRC32 Initiali
                                                            zation and Result, 
                                                            upper 16 bits  
   70 00000000 4000400C 
                       CRC32RESR_LO
                               EQU              0x4000400C  ; !< CRC32 Result R
                                                            everse, lower 16 bi
                                                            ts  
   71 00000000 4000400E 
                       CRC32RESR_HI
                               EQU              0x4000400E  ; !< CRC32 Result R
                                                            everse, Upper 16 bi
                                                            ts  



ARM Macro Assembler    Page 5 


   72 00000000 40004010 
                       CRC16DI EQU              0x40004010  ; !< Data Input for
                                                             CRC16 computation 
                                                             
   73 00000000 40004014 
                       CRC16DIRB
                               EQU              0x40004014  ; !< CRC16 Data In 
                                                            Reverse  
   74 00000000 40004018 
                       CRC16INIRES
                               EQU              0x40004018  ; !< CRC16 Initiali
                                                            zation and Result r
                                                            egister  
   75 00000000 4000401E 
                       CRC16RESR
                               EQU              0x4000401E  ; !< CRC16 Result R
                                                            everse 
   76 00000000         
   77 00000000 40004C00 
                       PAIN    EQU              0x40004C00  ; !< Port A Input  
                                                            
   78 00000000 40004C02 
                       PAOUT   EQU              0x40004C02  ; !< Port A Output 
                                                            
   79 00000000 40004C04 
                       PADIR   EQU              0x40004C04  ; !< Port A Directi
                                                            on  
   80 00000000 40004C06 
                       PAREN   EQU              0x40004C06  ; !< Port A Resisto
                                                            r Enable  
   81 00000000 40004C08 
                       PADS    EQU              0x40004C08  ; !< Port A Drive S
                                                            trength  
   82 00000000 40004C0A 
                       PASEL0  EQU              0x40004C0A  ; !< Port A Select 
                                                            0  
   83 00000000 40004C0C 
                       PASEL1  EQU              0x40004C0C  ; !< Port A Select 
                                                            1  
   84 00000000 40004C0E 
                       P1IV    EQU              0x40004C0E  ; !< Port 1 Interru
                                                            pt Vector Register 
                                                             
   85 00000000 40004C16 
                       PASELC  EQU              0x40004C16  ; !< Port A Complem
                                                            ent Select  
   86 00000000 40004C18 
                       PAIES   EQU              0x40004C18  ; !< Port A Interru
                                                            pt Edge Select 
   87 00000000 40004C1A 
                       PAIE    EQU              0x40004C1A  ; !< Port A Interru
                                                            pt Enable 
   88 00000000 40004C1C 
                       PAIFG   EQU              0x40004C1C  ; !< Port A Interru
                                                            pt Flag  
   89 00000000 40004C1E 
                       P2IV    EQU              0x40004C1E  ; !< Port 2 Interru
                                                            pt Vector Register 
                                                             



ARM Macro Assembler    Page 6 


   90 00000000 40004C20 
                       PBIN    EQU              0x40004C20  ; !< Port B Input  
                                                            
   91 00000000 40004C22 
                       PBOUT   EQU              0x40004C22  ; !< Port B Output 
                                                            
   92 00000000 40004C24 
                       PBDIR   EQU              0x40004C24  ; !< Port B Directi
                                                            on  
   93 00000000 40004C26 
                       PBREN   EQU              0x40004C26  ; !< Port B Resisto
                                                            r Enable  
   94 00000000 40004C28 
                       PBDS    EQU              0x40004C28  ; !< Port B Drive S
                                                            trength  
   95 00000000 40004C2A 
                       PBSEL0  EQU              0x40004C2A  ; !< Port B Select 
                                                            0  
   96 00000000 40004C2C 
                       PBSEL1  EQU              0x40004C2C  ; !< Port B Select 
                                                            1  
   97 00000000 40004C2E 
                       P3IV    EQU              0x40004C2E  ; !< Port 3 Interru
                                                            pt Vector Register 
                                                             
   98 00000000 40004C36 
                       PBSELC  EQU              0x40004C36  ; !< Port B Complem
                                                            ent Select  
   99 00000000 40004C38 
                       PBIES   EQU              0x40004C38  ; !< Port B Interru
                                                            pt Edge Select 
  100 00000000 40004C3A 
                       PBIE    EQU              0x40004C3A  ; !< Port B Interru
                                                            pt Enable 
  101 00000000 40004C3C 
                       PBIFG   EQU              0x40004C3C  ; !< Port B Interru
                                                            pt Flag  
  102 00000000         
  103 00000000 40004C3E 
                       P4IV    EQU              0x40004C3E  ; !< Port 4 Interru
                                                            pt Vector Register 
                                                             
  104 00000000 40004C40 
                       PCIN    EQU              0x40004C40  ; !< Port C Input  
                                                            
  105 00000000 40004C42 
                       PCOUT   EQU              0x40004C42  ; !< Port C Output 
                                                            
  106 00000000 40004C44 
                       PCDIR   EQU              0x40004C44  ; !< Port C Directi
                                                            on  
  107 00000000 40004C46 
                       PCREN   EQU              0x40004C46  ; !< Port C Resisto
                                                            r Enable  
  108 00000000 40004C48 
                       PCDS    EQU              0x40004C48  ; !< Port C Drive S
                                                            trength  
  109 00000000 40004C4A 
                       PCSEL0  EQU              0x40004C4A  ; !< Port C Select 



ARM Macro Assembler    Page 7 


                                                            0  
  110 00000000 40004C4C 
                       PCSEL1  EQU              0x40004C4C  ; !< Port C Select 
                                                            1  
  111 00000000 40004C4E 
                       P5IV    EQU              0x40004C4E  ; !< Port 5 Interru
                                                            pt Vector Register 
                                                             
  112 00000000 40004C56 
                       PCSELC  EQU              0x40004C56  ; !< Port C Complem
                                                            ent Select  
  113 00000000 40004C58 
                       PCIES   EQU              0x40004C58  ; !< Port C Interru
                                                            pt Edge Select 
  114 00000000 40004C5A 
                       PCIE    EQU              0x40004C5A  ; !< Port C Interru
                                                            pt Enable 
  115 00000000 40004C5C 
                       PCIFG   EQU              0x40004C5C  ; !< Port C Interru
                                                            pt Flag  
  116 00000000 40004C5E 
                       P6IV    EQU              0x40004C5E  ; !< Port 6 Interru
                                                            pt Vector Register 
                                                             
  117 00000000 40004C60 
                       PDIN    EQU              0x40004C60  ; !< Port D Input  
                                                            
  118 00000000 40004C62 
                       PDOUT   EQU              0x40004C62  ; !< Port D Output 
                                                            
  119 00000000 40004C64 
                       PDDIR   EQU              0x40004C64  ; !< Port D Directi
                                                            on  
  120 00000000 40004C66 
                       PDREN   EQU              0x40004C66  ; !< Port D Resisto
                                                            r Enable  
  121 00000000 40004C68 
                       PDDS    EQU              0x40004C68  ; !< Port D Drive S
                                                            trength  
  122 00000000 40004C6A 
                       PDSEL0  EQU              0x40004C6A  ; !< Port D Select 
                                                            0  
  123 00000000 40004C6C 
                       PDSEL1  EQU              0x40004C6C  ; !< Port D Select 
                                                            1  
  124 00000000 40004C6E 
                       P7IV    EQU              0x40004C6E  ; !< Port 7 Interru
                                                            pt Vector Register 
                                                             
  125 00000000 40004C76 
                       PDSELC  EQU              0x40004C76  ; !< Port D Complem
                                                            ent Select  
  126 00000000 40004C78 
                       PDIES   EQU              0x40004C78  ; !< Port D Interru
                                                            pt Edge Select 
  127 00000000 40004C7A 
                       PDIE    EQU              0x40004C7A  ; !< Port D Interru
                                                            pt Enable 
  128 00000000 40004C7C 



ARM Macro Assembler    Page 8 


                       PDIFG   EQU              0x40004C7C  ; !< Port D Interru
                                                            pt Flag  
  129 00000000 40004C7E 
                       P8IV    EQU              0x40004C7E  ; !< Port 8 Interru
                                                            pt Vector Register 
                                                             
  130 00000000 40004C80 
                       PEIN    EQU              0x40004C80  ; !< Port E Input  
                                                            
  131 00000000 40004C82 
                       PEOUT   EQU              0x40004C82  ; !< Port E Output 
                                                            
  132 00000000 40004C84 
                       PEDIR   EQU              0x40004C84  ; !< Port E Directi
                                                            on  
  133 00000000 40004C86 
                       PEREN   EQU              0x40004C86  ; !< Port E Resisto
                                                            r Enable  
  134 00000000 40004C88 
                       PEDS    EQU              0x40004C88  ; !< Port E Drive S
                                                            trength  
  135 00000000 40004C8A 
                       PESEL0  EQU              0x40004C8A  ; !< Port E Select 
                                                            0  
  136 00000000 40004C8C 
                       PESEL1  EQU              0x40004C8C  ; !< Port E Select 
                                                            1  
  137 00000000 40004C8E 
                       P9IV    EQU              0x40004C8E  ; !< Port 9 Interru
                                                            pt Vector Register 
                                                             
  138 00000000 40004C96 
                       PESELC  EQU              0x40004C96  ; !< Port E Complem
                                                            ent Select  
  139 00000000 40004C98 
                       PEIES   EQU              0x40004C98  ; !< Port E Interru
                                                            pt Edge Select 
  140 00000000 40004C9A 
                       PEIE    EQU              0x40004C9A  ; !< Port E Interru
                                                            pt Enable 
  141 00000000 40004C9C 
                       PEIFG   EQU              0x40004C9C  ; !< Port E Interru
                                                            pt Flag  
  142 00000000 40004C9E 
                       P10IV   EQU              0x40004C9E  ; !< Port 10 Interr
                                                            upt Vector Register
                                                             
  143 00000000 40004D20 
                       PJIN    EQU              0x40004D20  ; !< Port J Input  
                                                            
  144 00000000 40004D22 
                       PJOUT   EQU              0x40004D22  ; !< Port J Output 
                                                            
  145 00000000 40004D24 
                       PJDIR   EQU              0x40004D24  ; !< Port J Directi
                                                            on  
  146 00000000 40004D26 
                       PJREN   EQU              0x40004D26  ; !< Port J Resisto
                                                            r Enable  



ARM Macro Assembler    Page 9 


  147 00000000 40004D28 
                       PJDS    EQU              0x40004D28  ; !< Port J Drive S
                                                            trength  
  148 00000000 40004D2A 
                       PJSEL0  EQU              0x40004D2A  ; !< Port J Select 
                                                            0  
  149 00000000 40004D2C 
                       PJSEL1  EQU              0x40004D2C  ; !< Port J Select 
                                                            1  
  150 00000000 40004D36 
                       PJSELC  EQU              0x40004D36  ; !< Port J Complem
                                                            ent Select  
  151 00000000         
  152 00000000 40004C00 
                       P1IN    EQU              0x40004C00  ; !< Port 1 Input  
                                                            
  153 00000000 40004C01 
                       P2IN    EQU              0x40004C01  ; !< Port 2 Input  
                                                            
  154 00000000 40004C03 
                       P2OUT   EQU              0x40004C03  ; !< Port 2 Output 
                                                            
  155 00000000 40004C02 
                       P1OUT   EQU              0x40004C02  ; !< Port 1 Output 
                                                            
  156 00000000 40004C04 
                       P1DIR   EQU              0x40004C04  ; !< Port 1 Directi
                                                            on  
  157 00000000 40004C05 
                       P2DIR   EQU              0x40004C05  ; !< Port 2 Directi
                                                            on  
  158 00000000 40004C06 
                       P1REN   EQU              0x40004C06  ; !< Port 1 Resisto
                                                            r Enable  
  159 00000000 40004C07 
                       P2REN   EQU              0x40004C07  ; !< Port 2 Resisto
                                                            r Enable  
  160 00000000 40004C08 
                       P1DS    EQU              0x40004C08  ; !< Port 1 Drive S
                                                            trength  
  161 00000000 40004C09 
                       P2DS    EQU              0x40004C09  ; !< Port 2 Drive S
                                                            trength  
  162 00000000 40004C0A 
                       P1SEL0  EQU              0x40004C0A  ; !< Port 1 Select 
                                                            0  
  163 00000000 40004C0B 
                       P2SEL0  EQU              0x40004C0B  ; !< Port 2 Select 
                                                            0  
  164 00000000 40004C0C 
                       P1SEL1  EQU              0x40004C0C  ; !< Port 1 Select 
                                                            1  
  165 00000000 40004C0D 
                       P2SEL1  EQU              0x40004C0D  ; !< Port 2 Select 
                                                            1  
  166 00000000 40004C16 
                       P1SELC  EQU              0x40004C16  ; !< Port 1 Complem
                                                            ent Select  
  167 00000000 40004C17 



ARM Macro Assembler    Page 10 


                       P2SELC  EQU              0x40004C17  ; !< Port 2 Complem
                                                            ent Select  
  168 00000000 40004C18 
                       P1IES   EQU              0x40004C18  ; !< Port 1 Interru
                                                            pt Edge Select 
  169 00000000 40004C19 
                       P2IES   EQU              0x40004C19  ; !< Port 2 Interru
                                                            pt Edge Select 
  170 00000000 40004C1A 
                       P1IE    EQU              0x40004C1A  ; !< Port 1 Interru
                                                            pt Enable 
  171 00000000 40004C1B 
                       P2IE    EQU              0x40004C1B  ; !< Port 2 Interru
                                                            pt Enable 
  172 00000000 40004C1C 
                       P1IFG   EQU              0x40004C1C  ; !< Port 1 Interru
                                                            pt Flag  
  173 00000000 40004C1D 
                       P2IFG   EQU              0x40004C1D  ; !< Port 2 Interru
                                                            pt Flag  
  174 00000000 40004C20 
                       P3IN    EQU              0x40004C20  ; !< Port 3 Input  
                                                            
  175 00000000 40004C21 
                       P4IN    EQU              0x40004C21  ; !< Port 4 Input  
                                                            
  176 00000000 40004C22 
                       P3OUT   EQU              0x40004C22  ; !< Port 3 Output 
                                                            
  177 00000000 40004C23 
                       P4OUT   EQU              0x40004C23  ; !< Port 4 Output 
                                                            
  178 00000000 40004C24 
                       P3DIR   EQU              0x40004C24  ; !< Port 3 Directi
                                                            on  
  179 00000000 40004C25 
                       P4DIR   EQU              0x40004C25  ; !< Port 4 Directi
                                                            on  
  180 00000000 40004C26 
                       P3REN   EQU              0x40004C26  ; !< Port 3 Resisto
                                                            r Enable  
  181 00000000 40004C27 
                       P4REN   EQU              0x40004C27  ; !< Port 4 Resisto
                                                            r Enable  
  182 00000000 40004C28 
                       P3DS    EQU              0x40004C28  ; !< Port 3 Drive S
                                                            trength  
  183 00000000 40004C29 
                       P4DS    EQU              0x40004C29  ; !< Port 4 Drive S
                                                            trength  
  184 00000000 40004C2B 
                       P4SEL0  EQU              0x40004C2B  ; !< Port 4 Select 
                                                            0  
  185 00000000 40004C2A 
                       P3SEL0  EQU              0x40004C2A  ; !< Port 3 Select 
                                                            0  
  186 00000000 40004C2C 
                       P3SEL1  EQU              0x40004C2C  ; !< Port 3 Select 
                                                            1  



ARM Macro Assembler    Page 11 


  187 00000000 40004C2D 
                       P4SEL1  EQU              0x40004C2D  ; !< Port 4 Select 
                                                            1  
  188 00000000 40004C36 
                       P3SELC  EQU              0x40004C36  ; !< Port 3 Complem
                                                            ent Select  
  189 00000000 40004C37 
                       P4SELC  EQU              0x40004C37  ; !< Port 4 Complem
                                                            ent Select  
  190 00000000 40004C38 
                       P3IES   EQU              0x40004C38  ; !< Port 3 Interru
                                                            pt Edge Select 
  191 00000000 40004C39 
                       P4IES   EQU              0x40004C39  ; !< Port 4 Interru
                                                            pt Edge Select 
  192 00000000 40004C3A 
                       P3IE    EQU              0x40004C3A  ; !< Port 3 Interru
                                                            pt Enable 
  193 00000000 40004C3B 
                       P4IE    EQU              0x40004C3B  ; !< Port 4 Interru
                                                            pt Enable 
  194 00000000 40004C3C 
                       P3IFG   EQU              0x40004C3C  ; !< Port 3 Interru
                                                            pt Flag  
  195 00000000 40004C3D 
                       P4IFG   EQU              0x40004C3D  ; !< Port 4 Interru
                                                            pt Flag  
  196 00000000 40004C40 
                       P5IN    EQU              0x40004C40  ; !< Port 5 Input  
                                                            
  197 00000000 40004C41 
                       P6IN    EQU              0x40004C41  ; !< Port 6 Input  
                                                            
  198 00000000 40004C42 
                       P5OUT   EQU              0x40004C42  ; !< Port 5 Output 
                                                            
  199 00000000 40004C43 
                       P6OUT   EQU              0x40004C43  ; !< Port 6 Output 
                                                            
  200 00000000 40004C44 
                       P5DIR   EQU              0x40004C44  ; !< Port 5 Directi
                                                            on  
  201 00000000 40004C45 
                       P6DIR   EQU              0x40004C45  ; !< Port 6 Directi
                                                            on  
  202 00000000 40004C46 
                       P5REN   EQU              0x40004C46  ; !< Port 5 Resisto
                                                            r Enable  
  203 00000000 40004C47 
                       P6REN   EQU              0x40004C47  ; !< Port 6 Resisto
                                                            r Enable  
  204 00000000 40004C48 
                       P5DS    EQU              0x40004C48  ; !< Port 5 Drive S
                                                            trength  
  205 00000000 40004C49 
                       P6DS    EQU              0x40004C49  ; !< Port 6 Drive S
                                                            trength  
  206 00000000 40004C4A 
                       P5SEL0  EQU              0x40004C4A  ; !< Port 5 Select 



ARM Macro Assembler    Page 12 


                                                            0  
  207 00000000 40004C4B 
                       P6SEL0  EQU              0x40004C4B  ; !< Port 6 Select 
                                                            0  
  208 00000000 40004C4C 
                       P5SEL1  EQU              0x40004C4C  ; !< Port 5 Select 
                                                            1  
  209 00000000 40004C4D 
                       P6SEL1  EQU              0x40004C4D  ; !< Port 6 Select 
                                                            1  
  210 00000000 40004C56 
                       P5SELC  EQU              0x40004C56  ; !< Port 5 Complem
                                                            ent Select  
  211 00000000 40004C57 
                       P6SELC  EQU              0x40004C57  ; !< Port 6 Complem
                                                            ent Select  
  212 00000000 40004C58 
                       P5IES   EQU              0x40004C58  ; !< Port 5 Interru
                                                            pt Edge Select 
  213 00000000 40004C59 
                       P6IES   EQU              0x40004C59  ; !< Port 6 Interru
                                                            pt Edge Select 
  214 00000000 40004C5A 
                       P5IE    EQU              0x40004C5A  ; !< Port 5 Interru
                                                            pt Enable 
  215 00000000 40004C5B 
                       P6IE    EQU              0x40004C5B  ; !< Port 6 Interru
                                                            pt Enable 
  216 00000000 40004C5C 
                       P5IFG   EQU              0x40004C5C  ; !< Port 5 Interru
                                                            pt Flag  
  217 00000000 40004C5D 
                       P6IFG   EQU              0x40004C5D  ; !< Port 6 Interru
                                                            pt Flag  
  218 00000000 40004C60 
                       P7IN    EQU              0x40004C60  ; !< Port 7 Input  
                                                            
  219 00000000 40004C61 
                       P8IN    EQU              0x40004C61  ; !< Port 8 Input  
                                                            
  220 00000000 40004C62 
                       P7OUT   EQU              0x40004C62  ; !< Port 7 Output 
                                                            
  221 00000000 40004C63 
                       P8OUT   EQU              0x40004C63  ; !< Port 8 Output 
                                                            
  222 00000000 40004C64 
                       P7DIR   EQU              0x40004C64  ; !< Port 7 Directi
                                                            on  
  223 00000000 40004C65 
                       P8DIR   EQU              0x40004C65  ; !< Port 8 Directi
                                                            on  
  224 00000000 40004C66 
                       P7REN   EQU              0x40004C66  ; !< Port 7 Resisto
                                                            r Enable  
  225 00000000 40004C67 
                       P8REN   EQU              0x40004C67  ; !< Port 8 Resisto
                                                            r Enable  
  226 00000000 40004C68 



ARM Macro Assembler    Page 13 


                       P7DS    EQU              0x40004C68  ; !< Port 7 Drive S
                                                            trength  
  227 00000000 40004C69 
                       P8DS    EQU              0x40004C69  ; !< Port 8 Drive S
                                                            trength  
  228 00000000 40004C6A 
                       P7SEL0  EQU              0x40004C6A  ; !< Port 7 Select 
                                                            0  
  229 00000000 40004C6B 
                       P8SEL0  EQU              0x40004C6B  ; !< Port 8 Select 
                                                            0  
  230 00000000 40004C6C 
                       P7SEL1  EQU              0x40004C6C  ; !< Port 7 Select 
                                                            1  
  231 00000000 40004C6D 
                       P8SEL1  EQU              0x40004C6D  ; !< Port 8 Select 
                                                            1  
  232 00000000 40004C76 
                       P7SELC  EQU              0x40004C76  ; !< Port 7 Complem
                                                            ent Select  
  233 00000000 40004C77 
                       P8SELC  EQU              0x40004C77  ; !< Port 8 Complem
                                                            ent Select  
  234 00000000 40004C78 
                       P7IES   EQU              0x40004C78  ; !< Port 7 Interru
                                                            pt Edge Select 
  235 00000000 40004C79 
                       P8IES   EQU              0x40004C79  ; !< Port 8 Interru
                                                            pt Edge Select 
  236 00000000 40004C7A 
                       P7IE    EQU              0x40004C7A  ; !< Port 7 Interru
                                                            pt Enable 
  237 00000000 40004C7B 
                       P8IE    EQU              0x40004C7B  ; !< Port 8 Interru
                                                            pt Enable 
  238 00000000 40004C7C 
                       P7IFG   EQU              0x40004C7C  ; !< Port 7 Interru
                                                            pt Flag  
  239 00000000 40004C7D 
                       P8IFG   EQU              0x40004C7D  ; !< Port 8 Interru
                                                            pt Flag  
  240 00000000 40004C80 
                       P9IN    EQU              0x40004C80  ; !< Port 9 Input  
                                                            
  241 00000000 40004C81 
                       P10IN   EQU              0x40004C81  ; !< Port 10 Input 
                                                            
  242 00000000 40004C82 
                       P9OUT   EQU              0x40004C82  ; !< Port 9 Output 
                                                            
  243 00000000 40004C83 
                       P10OUT  EQU              0x40004C83  ; !< Port 10 Output
                                                              
  244 00000000 40004C84 
                       P9DIR   EQU              0x40004C84  ; !< Port 9 Directi
                                                            on  
  245 00000000 40004C85 
                       P10DIR  EQU              0x40004C85  ; !< Port 10 Direct
                                                            ion  



ARM Macro Assembler    Page 14 


  246 00000000 40004C86 
                       P9REN   EQU              0x40004C86  ; !< Port 9 Resisto
                                                            r Enable  
  247 00000000 40004C87 
                       P10REN  EQU              0x40004C87  ; !< Port 10 Resist
                                                            or Enable 
  248 00000000 40004C88 
                       P9DS    EQU              0x40004C88  ; !< Port 9 Drive S
                                                            trength  
  249 00000000 40004C89 
                       P10DS   EQU              0x40004C89  ; !< Port 10 Drive 
                                                            Strength  
  250 00000000 40004C8A 
                       P9SEL0  EQU              0x40004C8A  ; !< Port 9 Select 
                                                            0  
  251 00000000 40004C8B 
                       P10SEL0 EQU              0x40004C8B  ; !< Port 10 Select
                                                             0  
  252 00000000 40004C8C 
                       P9SEL1  EQU              0x40004C8C  ; !< Port 9 Select 
                                                            1  
  253 00000000 40004C8D 
                       P10SEL1 EQU              0x40004C8D  ; !< Port 10 Select
                                                             1  
  254 00000000 40004C96 
                       P9SELC  EQU              0x40004C96  ; !< Port 9 Complem
                                                            ent Select  
  255 00000000 40004C97 
                       P10SELC EQU              0x40004C97  ; !< Port 10 Comple
                                                            ment Select  
  256 00000000 40004C98 
                       P9IES   EQU              0x40004C98  ; !< Port 9 Interru
                                                            pt Edge Select 
  257 00000000 40004C99 
                       P10IES  EQU              0x40004C99  ; !< Port 10 Interr
                                                            upt Edge Select  
  258 00000000 40004C9A 
                       P9IE    EQU              0x40004C9A  ; !< Port 9 Interru
                                                            pt Enable 
  259 00000000 40004C9B 
                       P10IE   EQU              0x40004C9B  ; !< Port 10 Interr
                                                            upt Enable  
  260 00000000 40004C9C 
                       P9IFG   EQU              0x40004C9C  ; !< Port 9 Interru
                                                            pt Flag  
  261 00000000 40004C9D 
                       P10IFG  EQU              0x40004C9D  ; !< Port 10 Interr
                                                            upt Flag  
  262 00000000         
  263 00000000 40001000 
                       UCA0CTLW0
                               EQU              0x40001000  ; !< eUSCI_Ax Contr
                                                            ol Word Register 0 
                                                             
  264 00000000 40001000 
                       UCA0CTLW0_SPI
                               EQU              0x40001000  ; !< eUSCI_Ax Contr
                                                            ol Word Register 0 
                                                             



ARM Macro Assembler    Page 15 


  265 00000000 40001002 
                       UCA0CTLW1
                               EQU              0x40001002  ; !< eUSCI_Ax Contr
                                                            ol Word Register 1 
                                                             
  266 00000000 40001006 
                       UCA0BRW EQU              0x40001006  ; !< eUSCI_Ax Baud 
                                                            Rate Control Word R
                                                            egister  
  267 00000000 40001006 
                       UCA0BRW_SPI
                               EQU              0x40001006  ; !< eUSCI_Ax Bit R
                                                            ate Control Registe
                                                            r 1  
  268 00000000 40001008 
                       UCA0MCTLW
                               EQU              0x40001008  ; !< eUSCI_Ax Modul
                                                            ation Control Word 
                                                            Register  
  269 00000000 4000100A 
                       UCA0STATW
                               EQU              0x4000100A  ; !< eUSCI_Ax Statu
                                                            s Register  
  270 00000000 4000100C 
                       UCA0RXBUF
                               EQU              0x4000100C  ; !< eUSCI_Ax Recei
                                                            ve Buffer Register 
                                                             
  271 00000000 4000100C 
                       UCA0RXBUF_SPI
                               EQU              0x4000100C  ; !< eUSCI_Ax Recei
                                                            ve Buffer Register 
                                                             
  272 00000000 4000100E 
                       UCA0TXBUF
                               EQU              0x4000100E  ; !< eUSCI_Ax Trans
                                                            mit Buffer Register
                                                             
  273 00000000 4000100E 
                       UCA0TXBUF_SPI
                               EQU              0x4000100E  ; !< eUSCI_Ax Trans
                                                            mit Buffer Register
                                                             
  274 00000000 40001010 
                       UCA0ABCTL
                               EQU              0x40001010  ; !< eUSCI_Ax Auto 
                                                            Baud Rate Control R
                                                            egister  
  275 00000000 40001012 
                       UCA0IRCTL
                               EQU              0x40001012  ; !< eUSCI_Ax IrDA 
                                                            Control Word Regist
                                                            er  
  276 00000000 4000101A 
                       UCA0IE  EQU              0x4000101A  ; !< eUSCI_Ax Inter
                                                            rupt Enable Registe
                                                            r  
  277 00000000 4000101A 
                       UCA0IE_SPI



ARM Macro Assembler    Page 16 


                               EQU              0x4000101A  ; !< eUSCI_Ax Inter
                                                            rupt Enable Registe
                                                            r  
  278 00000000 4000101C 
                       UCA0IFG EQU              0x4000101C  ; !< eUSCI_Ax Inter
                                                            rupt Flag Register 
                                                             
  279 00000000 4000101C 
                       UCA0IFG_SPI
                               EQU              0x4000101C  ; !< eUSCI_Ax Inter
                                                            rupt Flag Register 
                                                             
  280 00000000 4000101E 
                       UCA0IV  EQU              0x4000101E  ; !< eUSCI_Ax Inter
                                                            rupt Vector Registe
                                                            r  
  281 00000000 4000101E 
                       UCA0IV_SPI
                               EQU              0x4000101E  ; !< eUSCI_Ax Inter
                                                            rupt Vector Registe
                                                            r  
  282 00000000 40001400 
                       UCA1CTLW0
                               EQU              0x40001400  ; !< eUSCI_Ax Contr
                                                            ol Word Register 0 
                                                             
  283 00000000 40001400 
                       UCA1CTLW0_SPI
                               EQU              0x40001400  ; !< eUSCI_Ax Contr
                                                            ol Word Register 0 
                                                             
  284 00000000 40001402 
                       UCA1CTLW1
                               EQU              0x40001402  ; !< eUSCI_Ax Contr
                                                            ol Word Register 1 
                                                             
  285 00000000 40001406 
                       UCA1BRW EQU              0x40001406  ; !< eUSCI_Ax Baud 
                                                            Rate Control Word R
                                                            egister  
  286 00000000 40001406 
                       UCA1BRW_SPI
                               EQU              0x40001406  ; !< eUSCI_Ax Bit R
                                                            ate Control Registe
                                                            r 1  
  287 00000000 40001408 
                       UCA1MCTLW
                               EQU              0x40001408  ; !< eUSCI_Ax Modul
                                                            ation Control Word 
                                                            Register  
  288 00000000 4000140A 
                       UCA1STATW
                               EQU              0x4000140A  ; !< eUSCI_Ax Statu
                                                            s Register  
  289 00000000 4000140C 
                       UCA1RXBUF
                               EQU              0x4000140C  ; !< eUSCI_Ax Recei
                                                            ve Buffer Register 
                                                             



ARM Macro Assembler    Page 17 


  290 00000000 4000140C 
                       UCA1RXBUF_SPI
                               EQU              0x4000140C  ; !< eUSCI_Ax Recei
                                                            ve Buffer Register 
                                                             
  291 00000000 4000140E 
                       UCA1TXBUF
                               EQU              0x4000140E  ; !< eUSCI_Ax Trans
                                                            mit Buffer Register
                                                             
  292 00000000 4000140E 
                       UCA1TXBUF_SPI
                               EQU              0x4000140E  ; !< eUSCI_Ax Trans
                                                            mit Buffer Register
                                                             
  293 00000000 40001410 
                       UCA1ABCTL
                               EQU              0x40001410  ; !< eUSCI_Ax Auto 
                                                            Baud Rate Control R
                                                            egister  
  294 00000000 40001412 
                       UCA1IRCTL
                               EQU              0x40001412  ; !< eUSCI_Ax IrDA 
                                                            Control Word Regist
                                                            er  
  295 00000000 4000141A 
                       UCA1IE  EQU              0x4000141A  ; !< eUSCI_Ax Inter
                                                            rupt Enable Registe
                                                            r  
  296 00000000 4000141A 
                       UCA1IE_SPI
                               EQU              0x4000141A  ; !< eUSCI_Ax Inter
                                                            rupt Enable Registe
                                                            r  
  297 00000000 4000141C 
                       UCA1IFG EQU              0x4000141C  ; !< eUSCI_Ax Inter
                                                            rupt Flag Register 
                                                             
  298 00000000 4000141C 
                       UCA1IFG_SPI
                               EQU              0x4000141C  ; !< eUSCI_Ax Inter
                                                            rupt Flag Register 
                                                             
  299 00000000 4000141E 
                       UCA1IV  EQU              0x4000141E  ; !< eUSCI_Ax Inter
                                                            rupt Vector Registe
                                                            r  
  300 00000000 4000141E 
                       UCA1IV_SPI
                               EQU              0x4000141E  ; !< eUSCI_Ax Inter
                                                            rupt Vector Registe
                                                            r  
  301 00000000 40001800 
                       UCA2CTLW0
                               EQU              0x40001800  ; !< eUSCI_Ax Contr
                                                            ol Word Register 0 
                                                             
  302 00000000 40001800 
                       UCA2CTLW0_SPI



ARM Macro Assembler    Page 18 


                               EQU              0x40001800  ; !< eUSCI_Ax Contr
                                                            ol Word Register 0 
                                                             
  303 00000000 40001802 
                       UCA2CTLW1
                               EQU              0x40001802  ; !< eUSCI_Ax Contr
                                                            ol Word Register 1 
                                                             
  304 00000000 40001806 
                       UCA2BRW EQU              0x40001806  ; !< eUSCI_Ax Baud 
                                                            Rate Control Word R
                                                            egister  
  305 00000000 40001806 
                       UCA2BRW_SPI
                               EQU              0x40001806  ; !< eUSCI_Ax Bit R
                                                            ate Control Registe
                                                            r 1  
  306 00000000 40001808 
                       UCA2MCTLW
                               EQU              0x40001808  ; !< eUSCI_Ax Modul
                                                            ation Control Word 
                                                            Register  
  307 00000000 4000180A 
                       UCA2STATW
                               EQU              0x4000180A  ; !< eUSCI_Ax Statu
                                                            s Register  
  308 00000000 4000180C 
                       UCA2RXBUF
                               EQU              0x4000180C  ; !< eUSCI_Ax Recei
                                                            ve Buffer Register 
                                                             
  309 00000000 4000180C 
                       UCA2RXBUF_SPI
                               EQU              0x4000180C  ; !< eUSCI_Ax Recei
                                                            ve Buffer Register 
                                                             
  310 00000000 4000180E 
                       UCA2TXBUF
                               EQU              0x4000180E  ; !< eUSCI_Ax Trans
                                                            mit Buffer Register
                                                             
  311 00000000 4000180E 
                       UCA2TXBUF_SPI
                               EQU              0x4000180E  ; !< eUSCI_Ax Trans
                                                            mit Buffer Register
                                                             
  312 00000000 40001810 
                       UCA2ABCTL
                               EQU              0x40001810  ; !< eUSCI_Ax Auto 
                                                            Baud Rate Control R
                                                            egister  
  313 00000000 40001812 
                       UCA2IRCTL
                               EQU              0x40001812  ; !< eUSCI_Ax IrDA 
                                                            Control Word Regist
                                                            er  
  314 00000000 4000181A 
                       UCA2IE  EQU              0x4000181A  ; !< eUSCI_Ax Inter
                                                            rupt Enable Registe



ARM Macro Assembler    Page 19 


                                                            r  
  315 00000000 4000181A 
                       UCA2IE_SPI
                               EQU              0x4000181A  ; !< eUSCI_Ax Inter
                                                            rupt Enable Registe
                                                            r  
  316 00000000 4000181C 
                       UCA2IFG EQU              0x4000181C  ; !< eUSCI_Ax Inter
                                                            rupt Flag Register 
                                                             
  317 00000000 4000181C 
                       UCA2IFG_SPI
                               EQU              0x4000181C  ; !< eUSCI_Ax Inter
                                                            rupt Flag Register 
                                                             
  318 00000000 4000181E 
                       UCA2IV  EQU              0x4000181E  ; !< eUSCI_Ax Inter
                                                            rupt Vector Registe
                                                            r  
  319 00000000 4000181E 
                       UCA2IV_SPI
                               EQU              0x4000181E  ; !< eUSCI_Ax Inter
                                                            rupt Vector Registe
                                                            r  
  320 00000000 40001C00 
                       UCA3CTLW0
                               EQU              0x40001C00  ; !< eUSCI_Ax Contr
                                                            ol Word Register 0 
                                                             
  321 00000000 40001C00 
                       UCA3CTLW0_SPI
                               EQU              0x40001C00  ; !< eUSCI_Ax Contr
                                                            ol Word Register 0 
                                                             
  322 00000000 40001C02 
                       UCA3CTLW1
                               EQU              0x40001C02  ; !< eUSCI_Ax Contr
                                                            ol Word Register 1 
                                                             
  323 00000000 40001C06 
                       UCA3BRW EQU              0x40001C06  ; !< eUSCI_Ax Baud 
                                                            Rate Control Word R
                                                            egister  
  324 00000000 40001C06 
                       UCA3BRW_SPI
                               EQU              0x40001C06  ; !< eUSCI_Ax Bit R
                                                            ate Control Registe
                                                            r 1  
  325 00000000 40001C08 
                       UCA3MCTLW
                               EQU              0x40001C08  ; !< eUSCI_Ax Modul
                                                            ation Control Word 
                                                            Register  
  326 00000000 40001C0A 
                       UCA3STATW
                               EQU              0x40001C0A  ; !< eUSCI_Ax Statu
                                                            s Register  
  327 00000000 40001C0C 
                       UCA3RXBUF



ARM Macro Assembler    Page 20 


                               EQU              0x40001C0C  ; !< eUSCI_Ax Recei
                                                            ve Buffer Register 
                                                             
  328 00000000 40001C0C 
                       UCA3RXBUF_SPI
                               EQU              0x40001C0C  ; !< eUSCI_Ax Recei
                                                            ve Buffer Register 
                                                             
  329 00000000 40001C0E 
                       UCA3TXBUF
                               EQU              0x40001C0E  ; !< eUSCI_Ax Trans
                                                            mit Buffer Register
                                                             
  330 00000000 40001C0E 
                       UCA3TXBUF_SPI
                               EQU              0x40001C0E  ; !< eUSCI_Ax Trans
                                                            mit Buffer Register
                                                             
  331 00000000 40001C10 
                       UCA3ABCTL
                               EQU              0x40001C10  ; !< eUSCI_Ax Auto 
                                                            Baud Rate Control R
                                                            egister  
  332 00000000 40001C12 
                       UCA3IRCTL
                               EQU              0x40001C12  ; !< eUSCI_Ax IrDA 
                                                            Control Word Regist
                                                            er  
  333 00000000 40001C1A 
                       UCA3IE  EQU              0x40001C1A  ; !< eUSCI_Ax Inter
                                                            rupt Enable Registe
                                                            r  
  334 00000000 40001C1A 
                       UCA3IE_SPI
                               EQU              0x40001C1A  ; !< eUSCI_Ax Inter
                                                            rupt Enable Registe
                                                            r  
  335 00000000 40001C1C 
                       UCA3IFG EQU              0x40001C1C  ; !< eUSCI_Ax Inter
                                                            rupt Flag Register 
                                                             
  336 00000000 40001C1C 
                       UCA3IFG_SPI
                               EQU              0x40001C1C  ; !< eUSCI_Ax Inter
                                                            rupt Flag Register 
                                                             
  337 00000000 40001C1E 
                       UCA3IV  EQU              0x40001C1E  ; !< eUSCI_Ax Inter
                                                            rupt Vector Registe
                                                            r  
  338 00000000 40001C1E 
                       UCA3IV_SPI
                               EQU              0x40001C1E  ; !< eUSCI_Ax Inter
                                                            rupt Vector Registe
                                                            r  
  339 00000000 40002000 
                       UCB0CTLW0
                               EQU              0x40002000  ; !< eUSCI_Bx Contr
                                                            ol Word Register 0 



ARM Macro Assembler    Page 21 


                                                             
  340 00000000 40002000 
                       UCB0CTLW0_SPI
                               EQU              0x40002000  ; !< eUSCI_Bx Contr
                                                            ol Word Register 0 
                                                             
  341 00000000 40002002 
                       UCB0CTLW1
                               EQU              0x40002002  ; !< eUSCI_Bx Contr
                                                            ol Word Register 1 
                                                             
  342 00000000 40002006 
                       UCB0BRW EQU              0x40002006  ; !< eUSCI_Bx Baud 
                                                            Rate Control Word R
                                                            egister  
  343 00000000 40002006 
                       UCB0BRW_SPI
                               EQU              0x40002006  ; !< eUSCI_Bx Bit R
                                                            ate Control Registe
                                                            r 1  
  344 00000000 40002008 
                       UCB0STATW
                               EQU              0x40002008  ; !< eUSCI_Bx Statu
                                                            s Register  
  345 00000000 4000200A 
                       UCB0TBCNT
                               EQU              0x4000200A  ; !< eUSCI_Bx Byte 
                                                            Counter Threshold R
                                                            egister  
  346 00000000 4000200C 
                       UCB0RXBUF
                               EQU              0x4000200C  ; !< eUSCI_Bx Recei
                                                            ve Buffer Register 
                                                             
  347 00000000 4000200C 
                       UCB0RXBUF_SPI
                               EQU              0x4000200C  ; !< eUSCI_Bx Recei
                                                            ve Buffer Register 
                                                             
  348 00000000 4000200E 
                       UCB0TXBUF
                               EQU              0x4000200E  ; !< eUSCI_Bx Trans
                                                            mit Buffer Register
                                                             
  349 00000000 4000200E 
                       UCB0TXBUF_SPI
                               EQU              0x4000200E  ; !< eUSCI_Bx Trans
                                                            mit Buffer Register
                                                             
  350 00000000 40002014 
                       UCB0I2COA0
                               EQU              0x40002014  ; !< eUSCI_Bx I2C O
                                                            wn Address 0 Regist
                                                            er  
  351 00000000 40002016 
                       UCB0I2COA1
                               EQU              0x40002016  ; !< eUSCI_Bx I2C O
                                                            wn Address 1 Regist
                                                            er  



ARM Macro Assembler    Page 22 


  352 00000000 40002018 
                       UCB0I2COA2
                               EQU              0x40002018  ; !< eUSCI_Bx I2C O
                                                            wn Address 2 Regist
                                                            er  
  353 00000000 4000201A 
                       UCB0I2COA3
                               EQU              0x4000201A  ; !< eUSCI_Bx I2C O
                                                            wn Address 3 Regist
                                                            er  
  354 00000000 4000201C 
                       UCB0ADDRX
                               EQU              0x4000201C  ; !< eUSCI_Bx I2C R
                                                            eceived Address Reg
                                                            ister 
  355 00000000 4000201E 
                       UCB0ADDMASK
                               EQU              0x4000201E  ; !< eUSCI_Bx I2C A
                                                            ddress Mask Registe
                                                            r  
  356 00000000 40002020 
                       UCB0I2CSA
                               EQU              0x40002020  ; !< eUSCI_Bx I2C S
                                                            lave Address Regist
                                                            er  
  357 00000000 4000202A 
                       UCB0IE  EQU              0x4000202A  ; !< eUSCI_Bx Inter
                                                            rupt Enable Registe
                                                            r  
  358 00000000 4000202A 
                       UCB0IE_SPI
                               EQU              0x4000202A  ; !< eUSCI_Bx Inter
                                                            rupt Enable Registe
                                                            r  
  359 00000000 4000202C 
                       UCB0IFG EQU              0x4000202C  ; !< eUSCI_Bx Inter
                                                            rupt Flag Register 
                                                             
  360 00000000 4000202C 
                       UCB0IFG_SPI
                               EQU              0x4000202C  ; !< eUSCI_Bx Inter
                                                            rupt Flag Register 
                                                             
  361 00000000 4000202E 
                       UCB0IV  EQU              0x4000202E  ; !< eUSCI_Bx Inter
                                                            rupt Vector Registe
                                                            r  
  362 00000000 4000202E 
                       UCB0IV_SPI
                               EQU              0x4000202E  ; !< eUSCI_Bx Inter
                                                            rupt Vector Registe
                                                            r  
  363 00000000 40002400 
                       UCB1CTLW0
                               EQU              0x40002400  ; !< eUSCI_Bx Contr
                                                            ol Word Register 0 
                                                             
  364 00000000 40002400 
                       UCB1CTLW0_SPI



ARM Macro Assembler    Page 23 


                               EQU              0x40002400  ; !< eUSCI_Bx Contr
                                                            ol Word Register 0 
                                                             
  365 00000000 40002402 
                       UCB1CTLW1
                               EQU              0x40002402  ; !< eUSCI_Bx Contr
                                                            ol Word Register 1 
                                                             
  366 00000000 40002406 
                       UCB1BRW EQU              0x40002406  ; !< eUSCI_Bx Baud 
                                                            Rate Control Word R
                                                            egister  
  367 00000000 40002406 
                       UCB1BRW_SPI
                               EQU              0x40002406  ; !< eUSCI_Bx Bit R
                                                            ate Control Registe
                                                            r 1  
  368 00000000 40002408 
                       UCB1STATW
                               EQU              0x40002408  ; !< eUSCI_Bx Statu
                                                            s Register  
  369 00000000 4000240A 
                       UCB1TBCNT
                               EQU              0x4000240A  ; !< eUSCI_Bx Byte 
                                                            Counter Threshold R
                                                            egister  
  370 00000000 4000240C 
                       UCB1RXBUF
                               EQU              0x4000240C  ; !< eUSCI_Bx Recei
                                                            ve Buffer Register 
                                                             
  371 00000000 4000240C 
                       UCB1RXBUF_SPI
                               EQU              0x4000240C  ; !< eUSCI_Bx Recei
                                                            ve Buffer Register 
                                                             
  372 00000000 4000240E 
                       UCB1TXBUF
                               EQU              0x4000240E  ; !< eUSCI_Bx Trans
                                                            mit Buffer Register
                                                             
  373 00000000 4000240E 
                       UCB1TXBUF_SPI
                               EQU              0x4000240E  ; !< eUSCI_Bx Trans
                                                            mit Buffer Register
                                                             
  374 00000000 40002414 
                       UCB1I2COA0
                               EQU              0x40002414  ; !< eUSCI_Bx I2C O
                                                            wn Address 0 Regist
                                                            er  
  375 00000000 40002416 
                       UCB1I2COA1
                               EQU              0x40002416  ; !< eUSCI_Bx I2C O
                                                            wn Address 1 Regist
                                                            er  
  376 00000000 40002418 
                       UCB1I2COA2
                               EQU              0x40002418  ; !< eUSCI_Bx I2C O



ARM Macro Assembler    Page 24 


                                                            wn Address 2 Regist
                                                            er  
  377 00000000 4000241A 
                       UCB1I2COA3
                               EQU              0x4000241A  ; !< eUSCI_Bx I2C O
                                                            wn Address 3 Regist
                                                            er  
  378 00000000 4000241C 
                       UCB1ADDRX
                               EQU              0x4000241C  ; !< eUSCI_Bx I2C R
                                                            eceived Address Reg
                                                            ister 
  379 00000000 4000241E 
                       UCB1ADDMASK
                               EQU              0x4000241E  ; !< eUSCI_Bx I2C A
                                                            ddress Mask Registe
                                                            r  
  380 00000000 40002420 
                       UCB1I2CSA
                               EQU              0x40002420  ; !< eUSCI_Bx I2C S
                                                            lave Address Regist
                                                            er  
  381 00000000 4000242A 
                       UCB1IE  EQU              0x4000242A  ; !< eUSCI_Bx Inter
                                                            rupt Enable Registe
                                                            r  
  382 00000000 4000242A 
                       UCB1IE_SPI
                               EQU              0x4000242A  ; !< eUSCI_Bx Inter
                                                            rupt Enable Registe
                                                            r  
  383 00000000 4000242C 
                       UCB1IFG EQU              0x4000242C  ; !< eUSCI_Bx Inter
                                                            rupt Flag Register 
                                                             
  384 00000000 4000242C 
                       UCB1IFG_SPI
                               EQU              0x4000242C  ; !< eUSCI_Bx Inter
                                                            rupt Flag Register 
                                                             
  385 00000000 4000242E 
                       UCB1IV  EQU              0x4000242E  ; !< eUSCI_Bx Inter
                                                            rupt Vector Registe
                                                            r  
  386 00000000 4000242E 
                       UCB1IV_SPI
                               EQU              0x4000242E  ; !< eUSCI_Bx Inter
                                                            rupt Vector Registe
                                                            r  
  387 00000000 40002800 
                       UCB2CTLW0
                               EQU              0x40002800  ; !< eUSCI_Bx Contr
                                                            ol Word Register 0 
                                                             
  388 00000000 40002800 
                       UCB2CTLW0_SPI
                               EQU              0x40002800  ; !< eUSCI_Bx Contr
                                                            ol Word Register 0 
                                                             



ARM Macro Assembler    Page 25 


  389 00000000 40002802 
                       UCB2CTLW1
                               EQU              0x40002802  ; !< eUSCI_Bx Contr
                                                            ol Word Register 1 
                                                             
  390 00000000 40002806 
                       UCB2BRW EQU              0x40002806  ; !< eUSCI_Bx Baud 
                                                            Rate Control Word R
                                                            egister  
  391 00000000 40002806 
                       UCB2BRW_SPI
                               EQU              0x40002806  ; !< eUSCI_Bx Bit R
                                                            ate Control Registe
                                                            r 1  
  392 00000000 40002808 
                       UCB2STATW
                               EQU              0x40002808  ; !< eUSCI_Bx Statu
                                                            s Register  
  393 00000000 4000280A 
                       UCB2TBCNT
                               EQU              0x4000280A  ; !< eUSCI_Bx Byte 
                                                            Counter Threshold R
                                                            egister  
  394 00000000 4000280C 
                       UCB2RXBUF
                               EQU              0x4000280C  ; !< eUSCI_Bx Recei
                                                            ve Buffer Register 
                                                             
  395 00000000 4000280C 
                       UCB2RXBUF_SPI
                               EQU              0x4000280C  ; !< eUSCI_Bx Recei
                                                            ve Buffer Register 
                                                             
  396 00000000 4000280E 
                       UCB2TXBUF
                               EQU              0x4000280E  ; !< eUSCI_Bx Trans
                                                            mit Buffer Register
                                                             
  397 00000000 4000280E 
                       UCB2TXBUF_SPI
                               EQU              0x4000280E  ; !< eUSCI_Bx Trans
                                                            mit Buffer Register
                                                             
  398 00000000 40002814 
                       UCB2I2COA0
                               EQU              0x40002814  ; !< eUSCI_Bx I2C O
                                                            wn Address 0 Regist
                                                            er  
  399 00000000 40002816 
                       UCB2I2COA1
                               EQU              0x40002816  ; !< eUSCI_Bx I2C O
                                                            wn Address 1 Regist
                                                            er  
  400 00000000 40002818 
                       UCB2I2COA2
                               EQU              0x40002818  ; !< eUSCI_Bx I2C O
                                                            wn Address 2 Regist
                                                            er  
  401 00000000 4000281A 



ARM Macro Assembler    Page 26 


                       UCB2I2COA3
                               EQU              0x4000281A  ; !< eUSCI_Bx I2C O
                                                            wn Address 3 Regist
                                                            er  
  402 00000000 4000281C 
                       UCB2ADDRX
                               EQU              0x4000281C  ; !< eUSCI_Bx I2C R
                                                            eceived Address Reg
                                                            ister 
  403 00000000 4000281E 
                       UCB2ADDMASK
                               EQU              0x4000281E  ; !< eUSCI_Bx I2C A
                                                            ddress Mask Registe
                                                            r  
  404 00000000 40002820 
                       UCB2I2CSA
                               EQU              0x40002820  ; !< eUSCI_Bx I2C S
                                                            lave Address Regist
                                                            er  
  405 00000000 4000282A 
                       UCB2IE  EQU              0x4000282A  ; !< eUSCI_Bx Inter
                                                            rupt Enable Registe
                                                            r  
  406 00000000 4000282A 
                       UCB2IE_SPI
                               EQU              0x4000282A  ; !< eUSCI_Bx Inter
                                                            rupt Enable Registe
                                                            r  
  407 00000000 4000282C 
                       UCB2IFG EQU              0x4000282C  ; !< eUSCI_Bx Inter
                                                            rupt Flag Register 
                                                             
  408 00000000 4000282C 
                       UCB2IFG_SPI
                               EQU              0x4000282C  ; !< eUSCI_Bx Inter
                                                            rupt Flag Register 
                                                             
  409 00000000 4000282E 
                       UCB2IV  EQU              0x4000282E  ; !< eUSCI_Bx Inter
                                                            rupt Vector Registe
                                                            r  
  410 00000000 4000282E 
                       UCB2IV_SPI
                               EQU              0x4000282E  ; !< eUSCI_Bx Inter
                                                            rupt Vector Registe
                                                            r  
  411 00000000 40002C00 
                       UCB3CTLW0
                               EQU              0x40002C00  ; !< eUSCI_Bx Contr
                                                            ol Word Register 0 
                                                             
  412 00000000 40002C00 
                       UCB3CTLW0_SPI
                               EQU              0x40002C00  ; !< eUSCI_Bx Contr
                                                            ol Word Register 0 
                                                             
  413 00000000 40002C02 
                       UCB3CTLW1
                               EQU              0x40002C02  ; !< eUSCI_Bx Contr



ARM Macro Assembler    Page 27 


                                                            ol Word Register 1 
                                                             
  414 00000000 40002C06 
                       UCB3BRW EQU              0x40002C06  ; !< eUSCI_Bx Baud 
                                                            Rate Control Word R
                                                            egister  
  415 00000000 40002C06 
                       UCB3BRW_SPI
                               EQU              0x40002C06  ; !< eUSCI_Bx Bit R
                                                            ate Control Registe
                                                            r 1  
  416 00000000 40002C08 
                       UCB3STATW
                               EQU              0x40002C08  ; !< eUSCI_Bx Statu
                                                            s Register  
  417 00000000 40002C0A 
                       UCB3TBCNT
                               EQU              0x40002C0A  ; !< eUSCI_Bx Byte 
                                                            Counter Threshold R
                                                            egister  
  418 00000000 40002C0C 
                       UCB3RXBUF
                               EQU              0x40002C0C  ; !< eUSCI_Bx Recei
                                                            ve Buffer Register 
                                                             
  419 00000000 40002C0C 
                       UCB3RXBUF_SPI
                               EQU              0x40002C0C  ; !< eUSCI_Bx Recei
                                                            ve Buffer Register 
                                                             
  420 00000000 40002C0E 
                       UCB3TXBUF
                               EQU              0x40002C0E  ; !< eUSCI_Bx Trans
                                                            mit Buffer Register
                                                             
  421 00000000 40002C0E 
                       UCB3TXBUF_SPI
                               EQU              0x40002C0E  ; !< eUSCI_Bx Trans
                                                            mit Buffer Register
                                                             
  422 00000000 40002C14 
                       UCB3I2COA0
                               EQU              0x40002C14  ; !< eUSCI_Bx I2C O
                                                            wn Address 0 Regist
                                                            er  
  423 00000000 40002C16 
                       UCB3I2COA1
                               EQU              0x40002C16  ; !< eUSCI_Bx I2C O
                                                            wn Address 1 Regist
                                                            er  
  424 00000000 40002C18 
                       UCB3I2COA2
                               EQU              0x40002C18  ; !< eUSCI_Bx I2C O
                                                            wn Address 2 Regist
                                                            er  
  425 00000000 40002C1A 
                       UCB3I2COA3
                               EQU              0x40002C1A  ; !< eUSCI_Bx I2C O
                                                            wn Address 3 Regist



ARM Macro Assembler    Page 28 


                                                            er  
  426 00000000 40002C1C 
                       UCB3ADDRX
                               EQU              0x40002C1C  ; !< eUSCI_Bx I2C R
                                                            eceived Address Reg
                                                            ister 
  427 00000000 40002C1E 
                       UCB3ADDMASK
                               EQU              0x40002C1E  ; !< eUSCI_Bx I2C A
                                                            ddress Mask Registe
                                                            r  
  428 00000000 40002C20 
                       UCB3I2CSA
                               EQU              0x40002C20  ; !< eUSCI_Bx I2C S
                                                            lave Address Regist
                                                            er  
  429 00000000 40002C2A 
                       UCB3IE  EQU              0x40002C2A  ; !< eUSCI_Bx Inter
                                                            rupt Enable Registe
                                                            r  
  430 00000000 40002C2A 
                       UCB3IE_SPI
                               EQU              0x40002C2A  ; !< eUSCI_Bx Inter
                                                            rupt Enable Registe
                                                            r  
  431 00000000 40002C2C 
                       UCB3IFG EQU              0x40002C2C  ; !< eUSCI_Bx Inter
                                                            rupt Flag Register 
                                                             
  432 00000000 40002C2C 
                       UCB3IFG_SPI
                               EQU              0x40002C2C  ; !< eUSCI_Bx Inter
                                                            rupt Flag Register 
                                                             
  433 00000000 40002C2E 
                       UCB3IV  EQU              0x40002C2E  ; !< eUSCI_Bx Inter
                                                            rupt Vector Registe
                                                            r  
  434 00000000 40002C2E 
                       UCB3IV_SPI
                               EQU              0x40002C2E  ; !< eUSCI_Bx Inter
                                                            rupt Vector Registe
                                                            r 
  435 00000000         
  436 00000000 40005000 
                       PMAPKEYID
                               EQU              0x40005000  ; !< Port Mapping K
                                                            ey Register  
  437 00000000 40005002 
                       PMAPCTL EQU              0x40005002  ; !< Port Mapping C
                                                            ontrol Register  
  438 00000000 40005008 
                       P1MAP01 EQU              0x40005008  ; !< Port mapping r
                                                            egister, P1.0 and P
                                                            1.1  
  439 00000000 4000500A 
                       P1MAP23 EQU              0x4000500A  ; !< Port mapping r
                                                            egister, P1.2 and P
                                                            1.3  



ARM Macro Assembler    Page 29 


  440 00000000 4000500C 
                       P1MAP45 EQU              0x4000500C  ; !< Port mapping r
                                                            egister, P1.4 and P
                                                            1.5  
  441 00000000 4000500E 
                       P1MAP67 EQU              0x4000500E  ; !< Port mapping r
                                                            egister, P1.6 and P
                                                            1.7  
  442 00000000 40005010 
                       P2MAP01 EQU              0x40005010  ; !< Port mapping r
                                                            egister, P2.0 and P
                                                            2.1  
  443 00000000 40005012 
                       P2MAP23 EQU              0x40005012  ; !< Port mapping r
                                                            egister, P2.2 and P
                                                            2.3  
  444 00000000 40005014 
                       P2MAP45 EQU              0x40005014  ; !< Port mapping r
                                                            egister, P2.4 and P
                                                            2.5  
  445 00000000 40005016 
                       P2MAP67 EQU              0x40005016  ; !< Port mapping r
                                                            egister, P2.6 and P
                                                            2.7  
  446 00000000 40005018 
                       P3MAP01 EQU              0x40005018  ; !< Port mapping r
                                                            egister, P3.0 and P
                                                            3.1  
  447 00000000 4000501A 
                       P3MAP23 EQU              0x4000501A  ; !< Port mapping r
                                                            egister, P3.2 and P
                                                            3.3  
  448 00000000 4000501C 
                       P3MAP45 EQU              0x4000501C  ; !< Port mapping r
                                                            egister, P3.4 and P
                                                            3.5  
  449 00000000 4000501E 
                       P3MAP67 EQU              0x4000501E  ; !< Port mapping r
                                                            egister, P3.6 and P
                                                            3.7  
  450 00000000 40005020 
                       P4MAP01 EQU              0x40005020  ; !< Port mapping r
                                                            egister, P4.0 and P
                                                            4.1  
  451 00000000 40005022 
                       P4MAP23 EQU              0x40005022  ; !< Port mapping r
                                                            egister, P4.2 and P
                                                            4.3  
  452 00000000 40005024 
                       P4MAP45 EQU              0x40005024  ; !< Port mapping r
                                                            egister, P4.4 and P
                                                            4.5  
  453 00000000 40005026 
                       P4MAP67 EQU              0x40005026  ; !< Port mapping r
                                                            egister, P4.6 and P
                                                            4.7  
  454 00000000 40005028 
                       P5MAP01 EQU              0x40005028  ; !< Port mapping r
                                                            egister, P5.0 and P



ARM Macro Assembler    Page 30 


                                                            5.1  
  455 00000000 4000502A 
                       P5MAP23 EQU              0x4000502A  ; !< Port mapping r
                                                            egister, P5.2 and P
                                                            5.3  
  456 00000000 4000502C 
                       P5MAP45 EQU              0x4000502C  ; !< Port mapping r
                                                            egister, P5.4 and P
                                                            5.5  
  457 00000000 4000502E 
                       P5MAP67 EQU              0x4000502E  ; !< Port mapping r
                                                            egister, P5.6 and P
                                                            5.7  
  458 00000000 40005030 
                       P6MAP01 EQU              0x40005030  ; !< Port mapping r
                                                            egister, P6.0 and P
                                                            6.1  
  459 00000000 40005032 
                       P6MAP23 EQU              0x40005032  ; !< Port mapping r
                                                            egister, P6.2 and P
                                                            6.3  
  460 00000000 40005034 
                       P6MAP45 EQU              0x40005034  ; !< Port mapping r
                                                            egister, P6.4 and P
                                                            6.5  
  461 00000000 40005036 
                       P6MAP67 EQU              0x40005036  ; !< Port mapping r
                                                            egister, P6.6 and P
                                                            6.7  
  462 00000000 40005038 
                       P7MAP01 EQU              0x40005038  ; !< Port mapping r
                                                            egister, P7.0 and P
                                                            7.1  
  463 00000000 4000503A 
                       P7MAP23 EQU              0x4000503A  ; !< Port mapping r
                                                            egister, P7.2 and P
                                                            7.3  
  464 00000000 4000503C 
                       P7MAP45 EQU              0x4000503C  ; !< Port mapping r
                                                            egister, P7.4 and P
                                                            7.5  
  465 00000000 4000503E 
                       P7MAP67 EQU              0x4000503E  ; !< Port mapping r
                                                            egister, P7.6 and P
                                                            7.7  
  466 00000000         
  467 00000000 40003000 
                       REFCTL0 EQU              0x40003000  ; !< REF Control Re
                                                            gister 0  
  468 00000000         
  469 00000000 40004400 
                       RTCCTL0 EQU              0x40004400  ; !< RTCCTL0 Regist
                                                            er  
  470 00000000 40004402 
                       RTCCTL13
                               EQU              0x40004402  ; !< RTCCTL13 Regis
                                                            ter  
  471 00000000 40004404 
                       RTCOCAL EQU              0x40004404  ; !< RTCOCAL Regist



ARM Macro Assembler    Page 31 


                                                            er  
  472 00000000 40004406 
                       RTCTCMP EQU              0x40004406  ; !< RTCTCMP Regist
                                                            er  
  473 00000000 40004408 
                       RTCPS0CTL
                               EQU              0x40004408  ; !< Real-Time Cloc
                                                            k Prescale Timer 0 
                                                            Control Register  
  474 00000000 4000440A 
                       RTCPS1CTL
                               EQU              0x4000440A  ; !< Real-Time Cloc
                                                            k Prescale Timer 1 
                                                            Control Register  
  475 00000000 4000440C 
                       RTCPS   EQU              0x4000440C  ; !< Real-Time Cloc
                                                            k Prescale Timer Co
                                                            unter Register  
  476 00000000 4000440E 
                       RTCIV   EQU              0x4000440E  ; !< Real-Time Cloc
                                                            k Interrupt Vector 
                                                            Register  
  477 00000000 40004410 
                       RTCTIM0 EQU              0x40004410  ; !< RTCTIM0 Regist
                                                            er ? Hexadecimal Fo
                                                            rmat  
  478 00000000 40004410 
                       RTCTIM0_BCD
                               EQU              0x40004410  ; !< RTCTIM0 Regist
                                                            er ? BCD Format  
  479 00000000 40004412 
                       RTCTIM1 EQU              0x40004412  ; !< Real-Time Cloc
                                                            k Hour, Day of Week
                                                             
  480 00000000 40004412 
                       RTCTIM1_BCD
                               EQU              0x40004412  ; !< RTCTIM1 Regist
                                                            er ? BCD Format  
  481 00000000 40004414 
                       RTCDATE EQU              0x40004414  ; !< RTCDATE - Hexa
                                                            decimal Format 
  482 00000000 40004414 
                       RTCDATE_BCD
                               EQU              0x40004414  ; !< Real-Time Cloc
                                                            k Date - BCD Format
                                                             
  483 00000000 40004416 
                       RTCYEAR EQU              0x40004416  ; !< RTCYEAR Regist
                                                            er ? Hexadecimal Fo
                                                            rmat  
  484 00000000 40004416 
                       RTCYEAR_BCD
                               EQU              0x40004416  ; !< RTCYEAR Regist
                                                            er ? BCD Format  
  485 00000000 40004418 
                       RTCAMINHR
                               EQU              0x40004418  ; !< RTCMINHR - Hex
                                                            adecimal Format  
  486 00000000 40004418 



ARM Macro Assembler    Page 32 


                       RTCAMINHR_BCD
                               EQU              0x40004418  ; !< RTCMINHR - BCD
                                                             Format  
  487 00000000 4000441A 
                       RTCADOWDAY
                               EQU              0x4000441A  ; !< RTCADOWDAY - H
                                                            exadecimal Format  
                                                            
  488 00000000 4000441A 
                       RTCADOWDAY_BCD
                               EQU              0x4000441A  ; !< RTCADOWDAY - B
                                                            CD Format 
  489 00000000 4000441C 
                       RTCBIN2BCD
                               EQU              0x4000441C  ; !< Binary-to-BCD 
                                                            Conversion Register
                                                             
  490 00000000 4000441E 
                       RTCBCD2BIN
                               EQU              0x4000441E  ; !< BCD-to-Binary 
                                                            Conversion Register
                                                             
  491 00000000         
  492 00000000 40000000 
                       TA0CTL  EQU              0x40000000  ; !< TimerAx Contro
                                                            l Register  
  493 00000000 40000002 
                       TA0CCTL0
                               EQU              0x40000002  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  494 00000000 40000004 
                       TA0CCTL1
                               EQU              0x40000004  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  495 00000000 40000006 
                       TA0CCTL2
                               EQU              0x40000006  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  496 00000000 40000008 
                       TA0CCTL3
                               EQU              0x40000008  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  497 00000000 4000000A 
                       TA0CCTL4
                               EQU              0x4000000A  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  498 00000000 4000000C 
                       TA0CCTL5
                               EQU              0x4000000C  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  499 00000000 4000000E 
                       TA0CCTL6
                               EQU              0x4000000E  ; !< Timer_A Captur



ARM Macro Assembler    Page 33 


                                                            e/Compare Control R
                                                            egister  
  500 00000000 40000010 
                       TA0R    EQU              0x40000010  ; !< TimerA registe
                                                            r  
  501 00000000 40000012 
                       TA0CCR0 EQU              0x40000012  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  502 00000000 40000014 
                       TA0CCR1 EQU              0x40000014  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  503 00000000 40000016 
                       TA0CCR2 EQU              0x40000016  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  504 00000000 40000018 
                       TA0CCR3 EQU              0x40000018  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  505 00000000 4000001A 
                       TA0CCR4 EQU              0x4000001A  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  506 00000000 4000001C 
                       TA0CCR5 EQU              0x4000001C  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  507 00000000 4000001E 
                       TA0CCR6 EQU              0x4000001E  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  508 00000000 40000020 
                       TA0EX0  EQU              0x40000020  ; !< TimerAx Expans
                                                            ion 0 Register 
  509 00000000 4000002E 
                       TA0IV   EQU              0x4000002E  ; !< TimerAx Interr
                                                            upt Vector Register
                                                             
  510 00000000 40000400 
                       TA1CTL  EQU              0x40000400  ; !< TimerAx Contro
                                                            l Register  
  511 00000000 40000402 
                       TA1CCTL0
                               EQU              0x40000402  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  512 00000000 40000404 
                       TA1CCTL1
                               EQU              0x40000404  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  513 00000000 40000406 
                       TA1CCTL2
                               EQU              0x40000406  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  514 00000000 40000408 



ARM Macro Assembler    Page 34 


                       TA1CCTL3
                               EQU              0x40000408  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  515 00000000 4000040A 
                       TA1CCTL4
                               EQU              0x4000040A  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  516 00000000 4000040C 
                       TA1CCTL5
                               EQU              0x4000040C  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  517 00000000 4000040E 
                       TA1CCTL6
                               EQU              0x4000040E  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  518 00000000 40000410 
                       TA1R    EQU              0x40000410  ; !< TimerA registe
                                                            r  
  519 00000000 40000412 
                       TA1CCR0 EQU              0x40000412  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  520 00000000 40000414 
                       TA1CCR1 EQU              0x40000414  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  521 00000000 40000416 
                       TA1CCR2 EQU              0x40000416  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  522 00000000 40000418 
                       TA1CCR3 EQU              0x40000418  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  523 00000000 4000041A 
                       TA1CCR4 EQU              0x4000041A  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  524 00000000 4000041C 
                       TA1CCR5 EQU              0x4000041C  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  525 00000000 4000041E 
                       TA1CCR6 EQU              0x4000041E  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  526 00000000 40000420 
                       TA1EX0  EQU              0x40000420  ; !< TimerAx Expans
                                                            ion 0 Register 
  527 00000000 4000042E 
                       TA1IV   EQU              0x4000042E  ; !< TimerAx Interr
                                                            upt Vector Register
                                                             
  528 00000000 40000800 
                       TA2CTL  EQU              0x40000800  ; !< TimerAx Contro



ARM Macro Assembler    Page 35 


                                                            l Register  
  529 00000000 40000802 
                       TA2CCTL0
                               EQU              0x40000802  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  530 00000000 40000804 
                       TA2CCTL1
                               EQU              0x40000804  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  531 00000000 40000806 
                       TA2CCTL2
                               EQU              0x40000806  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  532 00000000 40000808 
                       TA2CCTL3
                               EQU              0x40000808  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  533 00000000 4000080A 
                       TA2CCTL4
                               EQU              0x4000080A  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  534 00000000 4000080C 
                       TA2CCTL5
                               EQU              0x4000080C  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  535 00000000 4000080E 
                       TA2CCTL6
                               EQU              0x4000080E  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  536 00000000 40000810 
                       TA2R    EQU              0x40000810  ; !< TimerA registe
                                                            r  
  537 00000000 40000812 
                       TA2CCR0 EQU              0x40000812  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  538 00000000 40000814 
                       TA2CCR1 EQU              0x40000814  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  539 00000000 40000816 
                       TA2CCR2 EQU              0x40000816  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  540 00000000 40000818 
                       TA2CCR3 EQU              0x40000818  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  541 00000000 4000081A 
                       TA2CCR4 EQU              0x4000081A  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            



ARM Macro Assembler    Page 36 


  542 00000000 4000081C 
                       TA2CCR5 EQU              0x4000081C  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  543 00000000 4000081E 
                       TA2CCR6 EQU              0x4000081E  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  544 00000000 40000820 
                       TA2EX0  EQU              0x40000820  ; !< TimerAx Expans
                                                            ion 0 Register 
  545 00000000 4000082E 
                       TA2IV   EQU              0x4000082E  ; !< TimerAx Interr
                                                            upt Vector Register
                                                             
  546 00000000 40000C00 
                       TA3CTL  EQU              0x40000C00  ; !< TimerAx Contro
                                                            l Register  
  547 00000000 40000C02 
                       TA3CCTL0
                               EQU              0x40000C02  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  548 00000000 40000C04 
                       TA3CCTL1
                               EQU              0x40000C04  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  549 00000000 40000C06 
                       TA3CCTL2
                               EQU              0x40000C06  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  550 00000000 40000C08 
                       TA3CCTL3
                               EQU              0x40000C08  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  551 00000000 40000C0A 
                       TA3CCTL4
                               EQU              0x40000C0A  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  552 00000000 40000C0C 
                       TA3CCTL5
                               EQU              0x40000C0C  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  553 00000000 40000C0E 
                       TA3CCTL6
                               EQU              0x40000C0E  ; !< Timer_A Captur
                                                            e/Compare Control R
                                                            egister  
  554 00000000 40000C10 
                       TA3R    EQU              0x40000C10  ; !< TimerA registe
                                                            r  
  555 00000000 40000C12 
                       TA3CCR0 EQU              0x40000C12  ; !< Timer_A Captur
                                                            e/Compare Register 



ARM Macro Assembler    Page 37 


                                                            
  556 00000000 40000C14 
                       TA3CCR1 EQU              0x40000C14  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  557 00000000 40000C16 
                       TA3CCR2 EQU              0x40000C16  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  558 00000000 40000C18 
                       TA3CCR3 EQU              0x40000C18  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  559 00000000 40000C1A 
                       TA3CCR4 EQU              0x40000C1A  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  560 00000000 40000C1C 
                       TA3CCR5 EQU              0x40000C1C  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  561 00000000 40000C1E 
                       TA3CCR6 EQU              0x40000C1E  ; !< Timer_A Captur
                                                            e/Compare Register 
                                                            
  562 00000000 40000C20 
                       TA3EX0  EQU              0x40000C20  ; !< TimerAx Expans
                                                            ion 0 Register 
  563 00000000 40000C2E 
                       TA3IV   EQU              0x40000C2E  ; !< TimerAx Interr
                                                            upt Vector Register
                                                             
  564 00000000         
  565 00000000 4000480C 
                       WDTCTL  EQU              0x4000480C  ; !< Watchdog Timer
                                                             Control Register  
                                                            
  566 00000000         
  567 00000000                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\msp432p401r.d -o.\objects\msp432p401r.o -I"Z:\Desktop
\College\MCS Lab\InputOutput_MSP432\InputOutput_MSP432\RTE" -IC:\Keil_v5\ARM\PA
CK\ARM\CMSIS\5.0.0-Beta4\CMSIS\Include -IC:\Keil_v5\ARM\PACK\TexasInstruments\M
SP432P4xx_DFP\2.2.0\Device\Include --predefine="__EVAL SETA 1" --predefine="__U
VISION_VERSION SETA 520" --predefine="_RTE_ SETA 1" --predefine="__MSP432P401R_
_ SETA 1" --list=.\listings\msp432p401r.lst msp432p401r.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 9 in file msp432p401r.s
   Uses
      None
Comment: .text unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

AESACTL0 40003C00

Symbol: AESACTL0
   Definitions
      At line 41 in file msp432p401r.s
   Uses
      None
Comment: AESACTL0 unused
AESACTL1 40003C02

Symbol: AESACTL1
   Definitions
      At line 42 in file msp432p401r.s
   Uses
      None
Comment: AESACTL1 unused
AESADIN 40003C08

Symbol: AESADIN
   Definitions
      At line 45 in file msp432p401r.s
   Uses
      None
Comment: AESADIN unused
AESADOUT 40003C0A

Symbol: AESADOUT
   Definitions
      At line 46 in file msp432p401r.s
   Uses
      None
Comment: AESADOUT unused
AESAKEY 40003C06

Symbol: AESAKEY
   Definitions
      At line 44 in file msp432p401r.s
   Uses
      None
Comment: AESAKEY unused
AESASTAT 40003C04

Symbol: AESASTAT
   Definitions
      At line 43 in file msp432p401r.s
   Uses
      None
Comment: AESASTAT unused
AESAXDIN 40003C0C

Symbol: AESAXDIN
   Definitions
      At line 47 in file msp432p401r.s
   Uses
      None
Comment: AESAXDIN unused
AESAXIN 40003C0E

Symbol: AESAXIN



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 48 in file msp432p401r.s
   Uses
      None
Comment: AESAXIN unused
CAPTIO0CTL 4000540E

Symbol: CAPTIO0CTL
   Definitions
      At line 50 in file msp432p401r.s
   Uses
      None
Comment: CAPTIO0CTL unused
CAPTIO1CTL 4000580E

Symbol: CAPTIO1CTL
   Definitions
      At line 51 in file msp432p401r.s
   Uses
      None
Comment: CAPTIO1CTL unused
CE0CTL0 40003400

Symbol: CE0CTL0
   Definitions
      At line 53 in file msp432p401r.s
   Uses
      None
Comment: CE0CTL0 unused
CE0CTL1 40003402

Symbol: CE0CTL1
   Definitions
      At line 54 in file msp432p401r.s
   Uses
      None
Comment: CE0CTL1 unused
CE0CTL2 40003404

Symbol: CE0CTL2
   Definitions
      At line 55 in file msp432p401r.s
   Uses
      None
Comment: CE0CTL2 unused
CE0CTL3 40003406

Symbol: CE0CTL3
   Definitions
      At line 56 in file msp432p401r.s
   Uses
      None
Comment: CE0CTL3 unused
CE0INT 4000340C

Symbol: CE0INT
   Definitions
      At line 57 in file msp432p401r.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: CE0INT unused
CE0IV 4000340E

Symbol: CE0IV
   Definitions
      At line 58 in file msp432p401r.s
   Uses
      None
Comment: CE0IV unused
CE1CTL0 40003800

Symbol: CE1CTL0
   Definitions
      At line 59 in file msp432p401r.s
   Uses
      None
Comment: CE1CTL0 unused
CE1CTL1 40003802

Symbol: CE1CTL1
   Definitions
      At line 60 in file msp432p401r.s
   Uses
      None
Comment: CE1CTL1 unused
CE1CTL2 40003804

Symbol: CE1CTL2
   Definitions
      At line 61 in file msp432p401r.s
   Uses
      None
Comment: CE1CTL2 unused
CE1CTL3 40003806

Symbol: CE1CTL3
   Definitions
      At line 62 in file msp432p401r.s
   Uses
      None
Comment: CE1CTL3 unused
CE1INT 4000380C

Symbol: CE1INT
   Definitions
      At line 63 in file msp432p401r.s
   Uses
      None
Comment: CE1INT unused
CE1IV 4000380E

Symbol: CE1IV
   Definitions
      At line 64 in file msp432p401r.s
   Uses
      None
Comment: CE1IV unused
CRC16DI 40004010



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: CRC16DI
   Definitions
      At line 72 in file msp432p401r.s
   Uses
      None
Comment: CRC16DI unused
CRC16DIRB 40004014

Symbol: CRC16DIRB
   Definitions
      At line 73 in file msp432p401r.s
   Uses
      None
Comment: CRC16DIRB unused
CRC16INIRES 40004018

Symbol: CRC16INIRES
   Definitions
      At line 74 in file msp432p401r.s
   Uses
      None
Comment: CRC16INIRES unused
CRC16RESR 4000401E

Symbol: CRC16RESR
   Definitions
      At line 75 in file msp432p401r.s
   Uses
      None
Comment: CRC16RESR unused
CRC32DI 40004000

Symbol: CRC32DI
   Definitions
      At line 66 in file msp432p401r.s
   Uses
      None
Comment: CRC32DI unused
CRC32DIRB 40004004

Symbol: CRC32DIRB
   Definitions
      At line 67 in file msp432p401r.s
   Uses
      None
Comment: CRC32DIRB unused
CRC32INIRES_HI 4000400A

Symbol: CRC32INIRES_HI
   Definitions
      At line 69 in file msp432p401r.s
   Uses
      None
Comment: CRC32INIRES_HI unused
CRC32INIRES_LO 40004008

Symbol: CRC32INIRES_LO
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 68 in file msp432p401r.s
   Uses
      None
Comment: CRC32INIRES_LO unused
CRC32RESR_HI 4000400E

Symbol: CRC32RESR_HI
   Definitions
      At line 71 in file msp432p401r.s
   Uses
      None
Comment: CRC32RESR_HI unused
CRC32RESR_LO 4000400C

Symbol: CRC32RESR_LO
   Definitions
      At line 70 in file msp432p401r.s
   Uses
      None
Comment: CRC32RESR_LO unused
NVIC_ICER0 E000E180

Symbol: NVIC_ICER0
   Definitions
      At line 38 in file msp432p401r.s
   Uses
      None
Comment: NVIC_ICER0 unused
NVIC_ICER1 E000E184

Symbol: NVIC_ICER1
   Definitions
      At line 39 in file msp432p401r.s
   Uses
      None
Comment: NVIC_ICER1 unused
NVIC_IPR0 E000E400

Symbol: NVIC_IPR0
   Definitions
      At line 19 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR0 unused
NVIC_IPR1 E000E404

Symbol: NVIC_IPR1
   Definitions
      At line 20 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR1 unused
NVIC_IPR10 E000E428

Symbol: NVIC_IPR10
   Definitions
      At line 29 in file msp432p401r.s
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: NVIC_IPR10 unused
NVIC_IPR11 E000E42C

Symbol: NVIC_IPR11
   Definitions
      At line 30 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR11 unused
NVIC_IPR12 E000E430

Symbol: NVIC_IPR12
   Definitions
      At line 31 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR12 unused
NVIC_IPR13 E000E434

Symbol: NVIC_IPR13
   Definitions
      At line 32 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR13 unused
NVIC_IPR14 E000E438

Symbol: NVIC_IPR14
   Definitions
      At line 33 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR14 unused
NVIC_IPR15 E000E43C

Symbol: NVIC_IPR15
   Definitions
      At line 34 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR15 unused
NVIC_IPR2 E000E408

Symbol: NVIC_IPR2
   Definitions
      At line 21 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR2 unused
NVIC_IPR3 E000E40C

Symbol: NVIC_IPR3
   Definitions
      At line 22 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR3 unused
NVIC_IPR4 E000E410




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: NVIC_IPR4
   Definitions
      At line 23 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR4 unused
NVIC_IPR5 E000E414

Symbol: NVIC_IPR5
   Definitions
      At line 24 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR5 unused
NVIC_IPR6 E000E418

Symbol: NVIC_IPR6
   Definitions
      At line 25 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR6 unused
NVIC_IPR7 E000E41C

Symbol: NVIC_IPR7
   Definitions
      At line 26 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR7 unused
NVIC_IPR8 E000E420

Symbol: NVIC_IPR8
   Definitions
      At line 27 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR8 unused
NVIC_IPR9 E000E424

Symbol: NVIC_IPR9
   Definitions
      At line 28 in file msp432p401r.s
   Uses
      None
Comment: NVIC_IPR9 unused
NVIC_ISER0 E000E100

Symbol: NVIC_ISER0
   Definitions
      At line 36 in file msp432p401r.s
   Uses
      None
Comment: NVIC_ISER0 unused
NVIC_ISER1 E000E104

Symbol: NVIC_ISER1
   Definitions
      At line 37 in file msp432p401r.s



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: NVIC_ISER1 unused
P10DIR 40004C85

Symbol: P10DIR
   Definitions
      At line 245 in file msp432p401r.s
   Uses
      None
Comment: P10DIR unused
P10DS 40004C89

Symbol: P10DS
   Definitions
      At line 249 in file msp432p401r.s
   Uses
      None
Comment: P10DS unused
P10IE 40004C9B

Symbol: P10IE
   Definitions
      At line 259 in file msp432p401r.s
   Uses
      None
Comment: P10IE unused
P10IES 40004C99

Symbol: P10IES
   Definitions
      At line 257 in file msp432p401r.s
   Uses
      None
Comment: P10IES unused
P10IFG 40004C9D

Symbol: P10IFG
   Definitions
      At line 261 in file msp432p401r.s
   Uses
      None
Comment: P10IFG unused
P10IN 40004C81

Symbol: P10IN
   Definitions
      At line 241 in file msp432p401r.s
   Uses
      None
Comment: P10IN unused
P10IV 40004C9E

Symbol: P10IV
   Definitions
      At line 142 in file msp432p401r.s
   Uses
      None
Comment: P10IV unused



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

P10OUT 40004C83

Symbol: P10OUT
   Definitions
      At line 243 in file msp432p401r.s
   Uses
      None
Comment: P10OUT unused
P10REN 40004C87

Symbol: P10REN
   Definitions
      At line 247 in file msp432p401r.s
   Uses
      None
Comment: P10REN unused
P10SEL0 40004C8B

Symbol: P10SEL0
   Definitions
      At line 251 in file msp432p401r.s
   Uses
      None
Comment: P10SEL0 unused
P10SEL1 40004C8D

Symbol: P10SEL1
   Definitions
      At line 253 in file msp432p401r.s
   Uses
      None
Comment: P10SEL1 unused
P10SELC 40004C97

Symbol: P10SELC
   Definitions
      At line 255 in file msp432p401r.s
   Uses
      None
Comment: P10SELC unused
P1DIR 40004C04

Symbol: P1DIR
   Definitions
      At line 156 in file msp432p401r.s
   Uses
      None
Comment: P1DIR unused
P1DS 40004C08

Symbol: P1DS
   Definitions
      At line 160 in file msp432p401r.s
   Uses
      None
Comment: P1DS unused
P1IE 40004C1A

Symbol: P1IE



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 170 in file msp432p401r.s
   Uses
      None
Comment: P1IE unused
P1IES 40004C18

Symbol: P1IES
   Definitions
      At line 168 in file msp432p401r.s
   Uses
      None
Comment: P1IES unused
P1IFG 40004C1C

Symbol: P1IFG
   Definitions
      At line 172 in file msp432p401r.s
   Uses
      None
Comment: P1IFG unused
P1IN 40004C00

Symbol: P1IN
   Definitions
      At line 152 in file msp432p401r.s
   Uses
      None
Comment: P1IN unused
P1IV 40004C0E

Symbol: P1IV
   Definitions
      At line 84 in file msp432p401r.s
   Uses
      None
Comment: P1IV unused
P1MAP01 40005008

Symbol: P1MAP01
   Definitions
      At line 438 in file msp432p401r.s
   Uses
      None
Comment: P1MAP01 unused
P1MAP23 4000500A

Symbol: P1MAP23
   Definitions
      At line 439 in file msp432p401r.s
   Uses
      None
Comment: P1MAP23 unused
P1MAP45 4000500C

Symbol: P1MAP45
   Definitions
      At line 440 in file msp432p401r.s
   Uses



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

      None
Comment: P1MAP45 unused
P1MAP67 4000500E

Symbol: P1MAP67
   Definitions
      At line 441 in file msp432p401r.s
   Uses
      None
Comment: P1MAP67 unused
P1OUT 40004C02

Symbol: P1OUT
   Definitions
      At line 155 in file msp432p401r.s
   Uses
      None
Comment: P1OUT unused
P1REN 40004C06

Symbol: P1REN
   Definitions
      At line 158 in file msp432p401r.s
   Uses
      None
Comment: P1REN unused
P1SEL0 40004C0A

Symbol: P1SEL0
   Definitions
      At line 162 in file msp432p401r.s
   Uses
      None
Comment: P1SEL0 unused
P1SEL1 40004C0C

Symbol: P1SEL1
   Definitions
      At line 164 in file msp432p401r.s
   Uses
      None
Comment: P1SEL1 unused
P1SELC 40004C16

Symbol: P1SELC
   Definitions
      At line 166 in file msp432p401r.s
   Uses
      None
Comment: P1SELC unused
P2DIR 40004C05

Symbol: P2DIR
   Definitions
      At line 157 in file msp432p401r.s
   Uses
      None
Comment: P2DIR unused
P2DS 40004C09



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols


Symbol: P2DS
   Definitions
      At line 161 in file msp432p401r.s
   Uses
      None
Comment: P2DS unused
P2IE 40004C1B

Symbol: P2IE
   Definitions
      At line 171 in file msp432p401r.s
   Uses
      None
Comment: P2IE unused
P2IES 40004C19

Symbol: P2IES
   Definitions
      At line 169 in file msp432p401r.s
   Uses
      None
Comment: P2IES unused
P2IFG 40004C1D

Symbol: P2IFG
   Definitions
      At line 173 in file msp432p401r.s
   Uses
      None
Comment: P2IFG unused
P2IN 40004C01

Symbol: P2IN
   Definitions
      At line 153 in file msp432p401r.s
   Uses
      None
Comment: P2IN unused
P2IV 40004C1E

Symbol: P2IV
   Definitions
      At line 89 in file msp432p401r.s
   Uses
      None
Comment: P2IV unused
P2MAP01 40005010

Symbol: P2MAP01
   Definitions
      At line 442 in file msp432p401r.s
   Uses
      None
Comment: P2MAP01 unused
P2MAP23 40005012

Symbol: P2MAP23
   Definitions



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

      At line 443 in file msp432p401r.s
   Uses
      None
Comment: P2MAP23 unused
P2MAP45 40005014

Symbol: P2MAP45
   Definitions
      At line 444 in file msp432p401r.s
   Uses
      None
Comment: P2MAP45 unused
P2MAP67 40005016

Symbol: P2MAP67
   Definitions
      At line 445 in file msp432p401r.s
   Uses
      None
Comment: P2MAP67 unused
P2OUT 40004C03

Symbol: P2OUT
   Definitions
      At line 154 in file msp432p401r.s
   Uses
      None
Comment: P2OUT unused
P2REN 40004C07

Symbol: P2REN
   Definitions
      At line 159 in file msp432p401r.s
   Uses
      None
Comment: P2REN unused
P2SEL0 40004C0B

Symbol: P2SEL0
   Definitions
      At line 163 in file msp432p401r.s
   Uses
      None
Comment: P2SEL0 unused
P2SEL1 40004C0D

Symbol: P2SEL1
   Definitions
      At line 165 in file msp432p401r.s
   Uses
      None
Comment: P2SEL1 unused
P2SELC 40004C17

Symbol: P2SELC
   Definitions
      At line 167 in file msp432p401r.s
   Uses
      None



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

Comment: P2SELC unused
P3DIR 40004C24

Symbol: P3DIR
   Definitions
      At line 178 in file msp432p401r.s
   Uses
      None
Comment: P3DIR unused
P3DS 40004C28

Symbol: P3DS
   Definitions
      At line 182 in file msp432p401r.s
   Uses
      None
Comment: P3DS unused
P3IE 40004C3A

Symbol: P3IE
   Definitions
      At line 192 in file msp432p401r.s
   Uses
      None
Comment: P3IE unused
P3IES 40004C38

Symbol: P3IES
   Definitions
      At line 190 in file msp432p401r.s
   Uses
      None
Comment: P3IES unused
P3IFG 40004C3C

Symbol: P3IFG
   Definitions
      At line 194 in file msp432p401r.s
   Uses
      None
Comment: P3IFG unused
P3IN 40004C20

Symbol: P3IN
   Definitions
      At line 174 in file msp432p401r.s
   Uses
      None
Comment: P3IN unused
P3IV 40004C2E

Symbol: P3IV
   Definitions
      At line 97 in file msp432p401r.s
   Uses
      None
Comment: P3IV unused
P3MAP01 40005018




ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

Symbol: P3MAP01
   Definitions
      At line 446 in file msp432p401r.s
   Uses
      None
Comment: P3MAP01 unused
P3MAP23 4000501A

Symbol: P3MAP23
   Definitions
      At line 447 in file msp432p401r.s
   Uses
      None
Comment: P3MAP23 unused
P3MAP45 4000501C

Symbol: P3MAP45
   Definitions
      At line 448 in file msp432p401r.s
   Uses
      None
Comment: P3MAP45 unused
P3MAP67 4000501E

Symbol: P3MAP67
   Definitions
      At line 449 in file msp432p401r.s
   Uses
      None
Comment: P3MAP67 unused
P3OUT 40004C22

Symbol: P3OUT
   Definitions
      At line 176 in file msp432p401r.s
   Uses
      None
Comment: P3OUT unused
P3REN 40004C26

Symbol: P3REN
   Definitions
      At line 180 in file msp432p401r.s
   Uses
      None
Comment: P3REN unused
P3SEL0 40004C2A

Symbol: P3SEL0
   Definitions
      At line 185 in file msp432p401r.s
   Uses
      None
Comment: P3SEL0 unused
P3SEL1 40004C2C

Symbol: P3SEL1
   Definitions
      At line 186 in file msp432p401r.s



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: P3SEL1 unused
P3SELC 40004C36

Symbol: P3SELC
   Definitions
      At line 188 in file msp432p401r.s
   Uses
      None
Comment: P3SELC unused
P4DIR 40004C25

Symbol: P4DIR
   Definitions
      At line 179 in file msp432p401r.s
   Uses
      None
Comment: P4DIR unused
P4DS 40004C29

Symbol: P4DS
   Definitions
      At line 183 in file msp432p401r.s
   Uses
      None
Comment: P4DS unused
P4IE 40004C3B

Symbol: P4IE
   Definitions
      At line 193 in file msp432p401r.s
   Uses
      None
Comment: P4IE unused
P4IES 40004C39

Symbol: P4IES
   Definitions
      At line 191 in file msp432p401r.s
   Uses
      None
Comment: P4IES unused
P4IFG 40004C3D

Symbol: P4IFG
   Definitions
      At line 195 in file msp432p401r.s
   Uses
      None
Comment: P4IFG unused
P4IN 40004C21

Symbol: P4IN
   Definitions
      At line 175 in file msp432p401r.s
   Uses
      None
Comment: P4IN unused



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

P4IV 40004C3E

Symbol: P4IV
   Definitions
      At line 103 in file msp432p401r.s
   Uses
      None
Comment: P4IV unused
P4MAP01 40005020

Symbol: P4MAP01
   Definitions
      At line 450 in file msp432p401r.s
   Uses
      None
Comment: P4MAP01 unused
P4MAP23 40005022

Symbol: P4MAP23
   Definitions
      At line 451 in file msp432p401r.s
   Uses
      None
Comment: P4MAP23 unused
P4MAP45 40005024

Symbol: P4MAP45
   Definitions
      At line 452 in file msp432p401r.s
   Uses
      None
Comment: P4MAP45 unused
P4MAP67 40005026

Symbol: P4MAP67
   Definitions
      At line 453 in file msp432p401r.s
   Uses
      None
Comment: P4MAP67 unused
P4OUT 40004C23

Symbol: P4OUT
   Definitions
      At line 177 in file msp432p401r.s
   Uses
      None
Comment: P4OUT unused
P4REN 40004C27

Symbol: P4REN
   Definitions
      At line 181 in file msp432p401r.s
   Uses
      None
Comment: P4REN unused
P4SEL0 40004C2B

Symbol: P4SEL0



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 184 in file msp432p401r.s
   Uses
      None
Comment: P4SEL0 unused
P4SEL1 40004C2D

Symbol: P4SEL1
   Definitions
      At line 187 in file msp432p401r.s
   Uses
      None
Comment: P4SEL1 unused
P4SELC 40004C37

Symbol: P4SELC
   Definitions
      At line 189 in file msp432p401r.s
   Uses
      None
Comment: P4SELC unused
P5DIR 40004C44

Symbol: P5DIR
   Definitions
      At line 200 in file msp432p401r.s
   Uses
      None
Comment: P5DIR unused
P5DS 40004C48

Symbol: P5DS
   Definitions
      At line 204 in file msp432p401r.s
   Uses
      None
Comment: P5DS unused
P5IE 40004C5A

Symbol: P5IE
   Definitions
      At line 214 in file msp432p401r.s
   Uses
      None
Comment: P5IE unused
P5IES 40004C58

Symbol: P5IES
   Definitions
      At line 212 in file msp432p401r.s
   Uses
      None
Comment: P5IES unused
P5IFG 40004C5C

Symbol: P5IFG
   Definitions
      At line 216 in file msp432p401r.s
   Uses



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

      None
Comment: P5IFG unused
P5IN 40004C40

Symbol: P5IN
   Definitions
      At line 196 in file msp432p401r.s
   Uses
      None
Comment: P5IN unused
P5IV 40004C4E

Symbol: P5IV
   Definitions
      At line 111 in file msp432p401r.s
   Uses
      None
Comment: P5IV unused
P5MAP01 40005028

Symbol: P5MAP01
   Definitions
      At line 454 in file msp432p401r.s
   Uses
      None
Comment: P5MAP01 unused
P5MAP23 4000502A

Symbol: P5MAP23
   Definitions
      At line 455 in file msp432p401r.s
   Uses
      None
Comment: P5MAP23 unused
P5MAP45 4000502C

Symbol: P5MAP45
   Definitions
      At line 456 in file msp432p401r.s
   Uses
      None
Comment: P5MAP45 unused
P5MAP67 4000502E

Symbol: P5MAP67
   Definitions
      At line 457 in file msp432p401r.s
   Uses
      None
Comment: P5MAP67 unused
P5OUT 40004C42

Symbol: P5OUT
   Definitions
      At line 198 in file msp432p401r.s
   Uses
      None
Comment: P5OUT unused
P5REN 40004C46



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols


Symbol: P5REN
   Definitions
      At line 202 in file msp432p401r.s
   Uses
      None
Comment: P5REN unused
P5SEL0 40004C4A

Symbol: P5SEL0
   Definitions
      At line 206 in file msp432p401r.s
   Uses
      None
Comment: P5SEL0 unused
P5SEL1 40004C4C

Symbol: P5SEL1
   Definitions
      At line 208 in file msp432p401r.s
   Uses
      None
Comment: P5SEL1 unused
P5SELC 40004C56

Symbol: P5SELC
   Definitions
      At line 210 in file msp432p401r.s
   Uses
      None
Comment: P5SELC unused
P6DIR 40004C45

Symbol: P6DIR
   Definitions
      At line 201 in file msp432p401r.s
   Uses
      None
Comment: P6DIR unused
P6DS 40004C49

Symbol: P6DS
   Definitions
      At line 205 in file msp432p401r.s
   Uses
      None
Comment: P6DS unused
P6IE 40004C5B

Symbol: P6IE
   Definitions
      At line 215 in file msp432p401r.s
   Uses
      None
Comment: P6IE unused
P6IES 40004C59

Symbol: P6IES
   Definitions



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

      At line 213 in file msp432p401r.s
   Uses
      None
Comment: P6IES unused
P6IFG 40004C5D

Symbol: P6IFG
   Definitions
      At line 217 in file msp432p401r.s
   Uses
      None
Comment: P6IFG unused
P6IN 40004C41

Symbol: P6IN
   Definitions
      At line 197 in file msp432p401r.s
   Uses
      None
Comment: P6IN unused
P6IV 40004C5E

Symbol: P6IV
   Definitions
      At line 116 in file msp432p401r.s
   Uses
      None
Comment: P6IV unused
P6MAP01 40005030

Symbol: P6MAP01
   Definitions
      At line 458 in file msp432p401r.s
   Uses
      None
Comment: P6MAP01 unused
P6MAP23 40005032

Symbol: P6MAP23
   Definitions
      At line 459 in file msp432p401r.s
   Uses
      None
Comment: P6MAP23 unused
P6MAP45 40005034

Symbol: P6MAP45
   Definitions
      At line 460 in file msp432p401r.s
   Uses
      None
Comment: P6MAP45 unused
P6MAP67 40005036

Symbol: P6MAP67
   Definitions
      At line 461 in file msp432p401r.s
   Uses
      None



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

Comment: P6MAP67 unused
P6OUT 40004C43

Symbol: P6OUT
   Definitions
      At line 199 in file msp432p401r.s
   Uses
      None
Comment: P6OUT unused
P6REN 40004C47

Symbol: P6REN
   Definitions
      At line 203 in file msp432p401r.s
   Uses
      None
Comment: P6REN unused
P6SEL0 40004C4B

Symbol: P6SEL0
   Definitions
      At line 207 in file msp432p401r.s
   Uses
      None
Comment: P6SEL0 unused
P6SEL1 40004C4D

Symbol: P6SEL1
   Definitions
      At line 209 in file msp432p401r.s
   Uses
      None
Comment: P6SEL1 unused
P6SELC 40004C57

Symbol: P6SELC
   Definitions
      At line 211 in file msp432p401r.s
   Uses
      None
Comment: P6SELC unused
P7DIR 40004C64

Symbol: P7DIR
   Definitions
      At line 222 in file msp432p401r.s
   Uses
      None
Comment: P7DIR unused
P7DS 40004C68

Symbol: P7DS
   Definitions
      At line 226 in file msp432p401r.s
   Uses
      None
Comment: P7DS unused
P7IE 40004C7A




ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

Symbol: P7IE
   Definitions
      At line 236 in file msp432p401r.s
   Uses
      None
Comment: P7IE unused
P7IES 40004C78

Symbol: P7IES
   Definitions
      At line 234 in file msp432p401r.s
   Uses
      None
Comment: P7IES unused
P7IFG 40004C7C

Symbol: P7IFG
   Definitions
      At line 238 in file msp432p401r.s
   Uses
      None
Comment: P7IFG unused
P7IN 40004C60

Symbol: P7IN
   Definitions
      At line 218 in file msp432p401r.s
   Uses
      None
Comment: P7IN unused
P7IV 40004C6E

Symbol: P7IV
   Definitions
      At line 124 in file msp432p401r.s
   Uses
      None
Comment: P7IV unused
P7MAP01 40005038

Symbol: P7MAP01
   Definitions
      At line 462 in file msp432p401r.s
   Uses
      None
Comment: P7MAP01 unused
P7MAP23 4000503A

Symbol: P7MAP23
   Definitions
      At line 463 in file msp432p401r.s
   Uses
      None
Comment: P7MAP23 unused
P7MAP45 4000503C

Symbol: P7MAP45
   Definitions
      At line 464 in file msp432p401r.s



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: P7MAP45 unused
P7MAP67 4000503E

Symbol: P7MAP67
   Definitions
      At line 465 in file msp432p401r.s
   Uses
      None
Comment: P7MAP67 unused
P7OUT 40004C62

Symbol: P7OUT
   Definitions
      At line 220 in file msp432p401r.s
   Uses
      None
Comment: P7OUT unused
P7REN 40004C66

Symbol: P7REN
   Definitions
      At line 224 in file msp432p401r.s
   Uses
      None
Comment: P7REN unused
P7SEL0 40004C6A

Symbol: P7SEL0
   Definitions
      At line 228 in file msp432p401r.s
   Uses
      None
Comment: P7SEL0 unused
P7SEL1 40004C6C

Symbol: P7SEL1
   Definitions
      At line 230 in file msp432p401r.s
   Uses
      None
Comment: P7SEL1 unused
P7SELC 40004C76

Symbol: P7SELC
   Definitions
      At line 232 in file msp432p401r.s
   Uses
      None
Comment: P7SELC unused
P8DIR 40004C65

Symbol: P8DIR
   Definitions
      At line 223 in file msp432p401r.s
   Uses
      None
Comment: P8DIR unused



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

P8DS 40004C69

Symbol: P8DS
   Definitions
      At line 227 in file msp432p401r.s
   Uses
      None
Comment: P8DS unused
P8IE 40004C7B

Symbol: P8IE
   Definitions
      At line 237 in file msp432p401r.s
   Uses
      None
Comment: P8IE unused
P8IES 40004C79

Symbol: P8IES
   Definitions
      At line 235 in file msp432p401r.s
   Uses
      None
Comment: P8IES unused
P8IFG 40004C7D

Symbol: P8IFG
   Definitions
      At line 239 in file msp432p401r.s
   Uses
      None
Comment: P8IFG unused
P8IN 40004C61

Symbol: P8IN
   Definitions
      At line 219 in file msp432p401r.s
   Uses
      None
Comment: P8IN unused
P8IV 40004C7E

Symbol: P8IV
   Definitions
      At line 129 in file msp432p401r.s
   Uses
      None
Comment: P8IV unused
P8OUT 40004C63

Symbol: P8OUT
   Definitions
      At line 221 in file msp432p401r.s
   Uses
      None
Comment: P8OUT unused
P8REN 40004C67

Symbol: P8REN



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 225 in file msp432p401r.s
   Uses
      None
Comment: P8REN unused
P8SEL0 40004C6B

Symbol: P8SEL0
   Definitions
      At line 229 in file msp432p401r.s
   Uses
      None
Comment: P8SEL0 unused
P8SEL1 40004C6D

Symbol: P8SEL1
   Definitions
      At line 231 in file msp432p401r.s
   Uses
      None
Comment: P8SEL1 unused
P8SELC 40004C77

Symbol: P8SELC
   Definitions
      At line 233 in file msp432p401r.s
   Uses
      None
Comment: P8SELC unused
P9DIR 40004C84

Symbol: P9DIR
   Definitions
      At line 244 in file msp432p401r.s
   Uses
      None
Comment: P9DIR unused
P9DS 40004C88

Symbol: P9DS
   Definitions
      At line 248 in file msp432p401r.s
   Uses
      None
Comment: P9DS unused
P9IE 40004C9A

Symbol: P9IE
   Definitions
      At line 258 in file msp432p401r.s
   Uses
      None
Comment: P9IE unused
P9IES 40004C98

Symbol: P9IES
   Definitions
      At line 256 in file msp432p401r.s
   Uses



ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

      None
Comment: P9IES unused
P9IFG 40004C9C

Symbol: P9IFG
   Definitions
      At line 260 in file msp432p401r.s
   Uses
      None
Comment: P9IFG unused
P9IN 40004C80

Symbol: P9IN
   Definitions
      At line 240 in file msp432p401r.s
   Uses
      None
Comment: P9IN unused
P9IV 40004C8E

Symbol: P9IV
   Definitions
      At line 137 in file msp432p401r.s
   Uses
      None
Comment: P9IV unused
P9OUT 40004C82

Symbol: P9OUT
   Definitions
      At line 242 in file msp432p401r.s
   Uses
      None
Comment: P9OUT unused
P9REN 40004C86

Symbol: P9REN
   Definitions
      At line 246 in file msp432p401r.s
   Uses
      None
Comment: P9REN unused
P9SEL0 40004C8A

Symbol: P9SEL0
   Definitions
      At line 250 in file msp432p401r.s
   Uses
      None
Comment: P9SEL0 unused
P9SEL1 40004C8C

Symbol: P9SEL1
   Definitions
      At line 252 in file msp432p401r.s
   Uses
      None
Comment: P9SEL1 unused
P9SELC 40004C96



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols


Symbol: P9SELC
   Definitions
      At line 254 in file msp432p401r.s
   Uses
      None
Comment: P9SELC unused
PADIR 40004C04

Symbol: PADIR
   Definitions
      At line 79 in file msp432p401r.s
   Uses
      None
Comment: PADIR unused
PADS 40004C08

Symbol: PADS
   Definitions
      At line 81 in file msp432p401r.s
   Uses
      None
Comment: PADS unused
PAIE 40004C1A

Symbol: PAIE
   Definitions
      At line 87 in file msp432p401r.s
   Uses
      None
Comment: PAIE unused
PAIES 40004C18

Symbol: PAIES
   Definitions
      At line 86 in file msp432p401r.s
   Uses
      None
Comment: PAIES unused
PAIFG 40004C1C

Symbol: PAIFG
   Definitions
      At line 88 in file msp432p401r.s
   Uses
      None
Comment: PAIFG unused
PAIN 40004C00

Symbol: PAIN
   Definitions
      At line 77 in file msp432p401r.s
   Uses
      None
Comment: PAIN unused
PAOUT 40004C02

Symbol: PAOUT
   Definitions



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

      At line 78 in file msp432p401r.s
   Uses
      None
Comment: PAOUT unused
PAREN 40004C06

Symbol: PAREN
   Definitions
      At line 80 in file msp432p401r.s
   Uses
      None
Comment: PAREN unused
PASEL0 40004C0A

Symbol: PASEL0
   Definitions
      At line 82 in file msp432p401r.s
   Uses
      None
Comment: PASEL0 unused
PASEL1 40004C0C

Symbol: PASEL1
   Definitions
      At line 83 in file msp432p401r.s
   Uses
      None
Comment: PASEL1 unused
PASELC 40004C16

Symbol: PASELC
   Definitions
      At line 85 in file msp432p401r.s
   Uses
      None
Comment: PASELC unused
PBDIR 40004C24

Symbol: PBDIR
   Definitions
      At line 92 in file msp432p401r.s
   Uses
      None
Comment: PBDIR unused
PBDS 40004C28

Symbol: PBDS
   Definitions
      At line 94 in file msp432p401r.s
   Uses
      None
Comment: PBDS unused
PBIE 40004C3A

Symbol: PBIE
   Definitions
      At line 100 in file msp432p401r.s
   Uses
      None



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

Comment: PBIE unused
PBIES 40004C38

Symbol: PBIES
   Definitions
      At line 99 in file msp432p401r.s
   Uses
      None
Comment: PBIES unused
PBIFG 40004C3C

Symbol: PBIFG
   Definitions
      At line 101 in file msp432p401r.s
   Uses
      None
Comment: PBIFG unused
PBIN 40004C20

Symbol: PBIN
   Definitions
      At line 90 in file msp432p401r.s
   Uses
      None
Comment: PBIN unused
PBOUT 40004C22

Symbol: PBOUT
   Definitions
      At line 91 in file msp432p401r.s
   Uses
      None
Comment: PBOUT unused
PBREN 40004C26

Symbol: PBREN
   Definitions
      At line 93 in file msp432p401r.s
   Uses
      None
Comment: PBREN unused
PBSEL0 40004C2A

Symbol: PBSEL0
   Definitions
      At line 95 in file msp432p401r.s
   Uses
      None
Comment: PBSEL0 unused
PBSEL1 40004C2C

Symbol: PBSEL1
   Definitions
      At line 96 in file msp432p401r.s
   Uses
      None
Comment: PBSEL1 unused
PBSELC 40004C36




ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols

Symbol: PBSELC
   Definitions
      At line 98 in file msp432p401r.s
   Uses
      None
Comment: PBSELC unused
PCDIR 40004C44

Symbol: PCDIR
   Definitions
      At line 106 in file msp432p401r.s
   Uses
      None
Comment: PCDIR unused
PCDS 40004C48

Symbol: PCDS
   Definitions
      At line 108 in file msp432p401r.s
   Uses
      None
Comment: PCDS unused
PCIE 40004C5A

Symbol: PCIE
   Definitions
      At line 114 in file msp432p401r.s
   Uses
      None
Comment: PCIE unused
PCIES 40004C58

Symbol: PCIES
   Definitions
      At line 113 in file msp432p401r.s
   Uses
      None
Comment: PCIES unused
PCIFG 40004C5C

Symbol: PCIFG
   Definitions
      At line 115 in file msp432p401r.s
   Uses
      None
Comment: PCIFG unused
PCIN 40004C40

Symbol: PCIN
   Definitions
      At line 104 in file msp432p401r.s
   Uses
      None
Comment: PCIN unused
PCOUT 40004C42

Symbol: PCOUT
   Definitions
      At line 105 in file msp432p401r.s



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PCOUT unused
PCREN 40004C46

Symbol: PCREN
   Definitions
      At line 107 in file msp432p401r.s
   Uses
      None
Comment: PCREN unused
PCSEL0 40004C4A

Symbol: PCSEL0
   Definitions
      At line 109 in file msp432p401r.s
   Uses
      None
Comment: PCSEL0 unused
PCSEL1 40004C4C

Symbol: PCSEL1
   Definitions
      At line 110 in file msp432p401r.s
   Uses
      None
Comment: PCSEL1 unused
PCSELC 40004C56

Symbol: PCSELC
   Definitions
      At line 112 in file msp432p401r.s
   Uses
      None
Comment: PCSELC unused
PDDIR 40004C64

Symbol: PDDIR
   Definitions
      At line 119 in file msp432p401r.s
   Uses
      None
Comment: PDDIR unused
PDDS 40004C68

Symbol: PDDS
   Definitions
      At line 121 in file msp432p401r.s
   Uses
      None
Comment: PDDS unused
PDIE 40004C7A

Symbol: PDIE
   Definitions
      At line 127 in file msp432p401r.s
   Uses
      None
Comment: PDIE unused



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

PDIES 40004C78

Symbol: PDIES
   Definitions
      At line 126 in file msp432p401r.s
   Uses
      None
Comment: PDIES unused
PDIFG 40004C7C

Symbol: PDIFG
   Definitions
      At line 128 in file msp432p401r.s
   Uses
      None
Comment: PDIFG unused
PDIN 40004C60

Symbol: PDIN
   Definitions
      At line 117 in file msp432p401r.s
   Uses
      None
Comment: PDIN unused
PDOUT 40004C62

Symbol: PDOUT
   Definitions
      At line 118 in file msp432p401r.s
   Uses
      None
Comment: PDOUT unused
PDREN 40004C66

Symbol: PDREN
   Definitions
      At line 120 in file msp432p401r.s
   Uses
      None
Comment: PDREN unused
PDSEL0 40004C6A

Symbol: PDSEL0
   Definitions
      At line 122 in file msp432p401r.s
   Uses
      None
Comment: PDSEL0 unused
PDSEL1 40004C6C

Symbol: PDSEL1
   Definitions
      At line 123 in file msp432p401r.s
   Uses
      None
Comment: PDSEL1 unused
PDSELC 40004C76

Symbol: PDSELC



ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 125 in file msp432p401r.s
   Uses
      None
Comment: PDSELC unused
PEDIR 40004C84

Symbol: PEDIR
   Definitions
      At line 132 in file msp432p401r.s
   Uses
      None
Comment: PEDIR unused
PEDS 40004C88

Symbol: PEDS
   Definitions
      At line 134 in file msp432p401r.s
   Uses
      None
Comment: PEDS unused
PEIE 40004C9A

Symbol: PEIE
   Definitions
      At line 140 in file msp432p401r.s
   Uses
      None
Comment: PEIE unused
PEIES 40004C98

Symbol: PEIES
   Definitions
      At line 139 in file msp432p401r.s
   Uses
      None
Comment: PEIES unused
PEIFG 40004C9C

Symbol: PEIFG
   Definitions
      At line 141 in file msp432p401r.s
   Uses
      None
Comment: PEIFG unused
PEIN 40004C80

Symbol: PEIN
   Definitions
      At line 130 in file msp432p401r.s
   Uses
      None
Comment: PEIN unused
PEOUT 40004C82

Symbol: PEOUT
   Definitions
      At line 131 in file msp432p401r.s
   Uses



ARM Macro Assembler    Page 35 Alphabetic symbol ordering
Absolute symbols

      None
Comment: PEOUT unused
PEREN 40004C86

Symbol: PEREN
   Definitions
      At line 133 in file msp432p401r.s
   Uses
      None
Comment: PEREN unused
PESEL0 40004C8A

Symbol: PESEL0
   Definitions
      At line 135 in file msp432p401r.s
   Uses
      None
Comment: PESEL0 unused
PESEL1 40004C8C

Symbol: PESEL1
   Definitions
      At line 136 in file msp432p401r.s
   Uses
      None
Comment: PESEL1 unused
PESELC 40004C96

Symbol: PESELC
   Definitions
      At line 138 in file msp432p401r.s
   Uses
      None
Comment: PESELC unused
PJDIR 40004D24

Symbol: PJDIR
   Definitions
      At line 145 in file msp432p401r.s
   Uses
      None
Comment: PJDIR unused
PJDS 40004D28

Symbol: PJDS
   Definitions
      At line 147 in file msp432p401r.s
   Uses
      None
Comment: PJDS unused
PJIN 40004D20

Symbol: PJIN
   Definitions
      At line 143 in file msp432p401r.s
   Uses
      None
Comment: PJIN unused
PJOUT 40004D22



ARM Macro Assembler    Page 36 Alphabetic symbol ordering
Absolute symbols


Symbol: PJOUT
   Definitions
      At line 144 in file msp432p401r.s
   Uses
      None
Comment: PJOUT unused
PJREN 40004D26

Symbol: PJREN
   Definitions
      At line 146 in file msp432p401r.s
   Uses
      None
Comment: PJREN unused
PJSEL0 40004D2A

Symbol: PJSEL0
   Definitions
      At line 148 in file msp432p401r.s
   Uses
      None
Comment: PJSEL0 unused
PJSEL1 40004D2C

Symbol: PJSEL1
   Definitions
      At line 149 in file msp432p401r.s
   Uses
      None
Comment: PJSEL1 unused
PJSELC 40004D36

Symbol: PJSELC
   Definitions
      At line 150 in file msp432p401r.s
   Uses
      None
Comment: PJSELC unused
PMAPCTL 40005002

Symbol: PMAPCTL
   Definitions
      At line 437 in file msp432p401r.s
   Uses
      None
Comment: PMAPCTL unused
PMAPKEYID 40005000

Symbol: PMAPKEYID
   Definitions
      At line 436 in file msp432p401r.s
   Uses
      None
Comment: PMAPKEYID unused
REFCTL0 40003000

Symbol: REFCTL0
   Definitions



ARM Macro Assembler    Page 37 Alphabetic symbol ordering
Absolute symbols

      At line 467 in file msp432p401r.s
   Uses
      None
Comment: REFCTL0 unused
RTCADOWDAY 4000441A

Symbol: RTCADOWDAY
   Definitions
      At line 487 in file msp432p401r.s
   Uses
      None
Comment: RTCADOWDAY unused
RTCADOWDAY_BCD 4000441A

Symbol: RTCADOWDAY_BCD
   Definitions
      At line 488 in file msp432p401r.s
   Uses
      None
Comment: RTCADOWDAY_BCD unused
RTCAMINHR 40004418

Symbol: RTCAMINHR
   Definitions
      At line 485 in file msp432p401r.s
   Uses
      None
Comment: RTCAMINHR unused
RTCAMINHR_BCD 40004418

Symbol: RTCAMINHR_BCD
   Definitions
      At line 486 in file msp432p401r.s
   Uses
      None
Comment: RTCAMINHR_BCD unused
RTCBCD2BIN 4000441E

Symbol: RTCBCD2BIN
   Definitions
      At line 490 in file msp432p401r.s
   Uses
      None
Comment: RTCBCD2BIN unused
RTCBIN2BCD 4000441C

Symbol: RTCBIN2BCD
   Definitions
      At line 489 in file msp432p401r.s
   Uses
      None
Comment: RTCBIN2BCD unused
RTCCTL0 40004400

Symbol: RTCCTL0
   Definitions
      At line 469 in file msp432p401r.s
   Uses
      None



ARM Macro Assembler    Page 38 Alphabetic symbol ordering
Absolute symbols

Comment: RTCCTL0 unused
RTCCTL13 40004402

Symbol: RTCCTL13
   Definitions
      At line 470 in file msp432p401r.s
   Uses
      None
Comment: RTCCTL13 unused
RTCDATE 40004414

Symbol: RTCDATE
   Definitions
      At line 481 in file msp432p401r.s
   Uses
      None
Comment: RTCDATE unused
RTCDATE_BCD 40004414

Symbol: RTCDATE_BCD
   Definitions
      At line 482 in file msp432p401r.s
   Uses
      None
Comment: RTCDATE_BCD unused
RTCIV 4000440E

Symbol: RTCIV
   Definitions
      At line 476 in file msp432p401r.s
   Uses
      None
Comment: RTCIV unused
RTCOCAL 40004404

Symbol: RTCOCAL
   Definitions
      At line 471 in file msp432p401r.s
   Uses
      None
Comment: RTCOCAL unused
RTCPS 4000440C

Symbol: RTCPS
   Definitions
      At line 475 in file msp432p401r.s
   Uses
      None
Comment: RTCPS unused
RTCPS0CTL 40004408

Symbol: RTCPS0CTL
   Definitions
      At line 473 in file msp432p401r.s
   Uses
      None
Comment: RTCPS0CTL unused
RTCPS1CTL 4000440A




ARM Macro Assembler    Page 39 Alphabetic symbol ordering
Absolute symbols

Symbol: RTCPS1CTL
   Definitions
      At line 474 in file msp432p401r.s
   Uses
      None
Comment: RTCPS1CTL unused
RTCTCMP 40004406

Symbol: RTCTCMP
   Definitions
      At line 472 in file msp432p401r.s
   Uses
      None
Comment: RTCTCMP unused
RTCTIM0 40004410

Symbol: RTCTIM0
   Definitions
      At line 477 in file msp432p401r.s
   Uses
      None
Comment: RTCTIM0 unused
RTCTIM0_BCD 40004410

Symbol: RTCTIM0_BCD
   Definitions
      At line 478 in file msp432p401r.s
   Uses
      None
Comment: RTCTIM0_BCD unused
RTCTIM1 40004412

Symbol: RTCTIM1
   Definitions
      At line 479 in file msp432p401r.s
   Uses
      None
Comment: RTCTIM1 unused
RTCTIM1_BCD 40004412

Symbol: RTCTIM1_BCD
   Definitions
      At line 480 in file msp432p401r.s
   Uses
      None
Comment: RTCTIM1_BCD unused
RTCYEAR 40004416

Symbol: RTCYEAR
   Definitions
      At line 483 in file msp432p401r.s
   Uses
      None
Comment: RTCYEAR unused
RTCYEAR_BCD 40004416

Symbol: RTCYEAR_BCD
   Definitions
      At line 484 in file msp432p401r.s



ARM Macro Assembler    Page 40 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: RTCYEAR_BCD unused
TA0CCR0 40000012

Symbol: TA0CCR0
   Definitions
      At line 501 in file msp432p401r.s
   Uses
      None
Comment: TA0CCR0 unused
TA0CCR1 40000014

Symbol: TA0CCR1
   Definitions
      At line 502 in file msp432p401r.s
   Uses
      None
Comment: TA0CCR1 unused
TA0CCR2 40000016

Symbol: TA0CCR2
   Definitions
      At line 503 in file msp432p401r.s
   Uses
      None
Comment: TA0CCR2 unused
TA0CCR3 40000018

Symbol: TA0CCR3
   Definitions
      At line 504 in file msp432p401r.s
   Uses
      None
Comment: TA0CCR3 unused
TA0CCR4 4000001A

Symbol: TA0CCR4
   Definitions
      At line 505 in file msp432p401r.s
   Uses
      None
Comment: TA0CCR4 unused
TA0CCR5 4000001C

Symbol: TA0CCR5
   Definitions
      At line 506 in file msp432p401r.s
   Uses
      None
Comment: TA0CCR5 unused
TA0CCR6 4000001E

Symbol: TA0CCR6
   Definitions
      At line 507 in file msp432p401r.s
   Uses
      None
Comment: TA0CCR6 unused



ARM Macro Assembler    Page 41 Alphabetic symbol ordering
Absolute symbols

TA0CCTL0 40000002

Symbol: TA0CCTL0
   Definitions
      At line 493 in file msp432p401r.s
   Uses
      None
Comment: TA0CCTL0 unused
TA0CCTL1 40000004

Symbol: TA0CCTL1
   Definitions
      At line 494 in file msp432p401r.s
   Uses
      None
Comment: TA0CCTL1 unused
TA0CCTL2 40000006

Symbol: TA0CCTL2
   Definitions
      At line 495 in file msp432p401r.s
   Uses
      None
Comment: TA0CCTL2 unused
TA0CCTL3 40000008

Symbol: TA0CCTL3
   Definitions
      At line 496 in file msp432p401r.s
   Uses
      None
Comment: TA0CCTL3 unused
TA0CCTL4 4000000A

Symbol: TA0CCTL4
   Definitions
      At line 497 in file msp432p401r.s
   Uses
      None
Comment: TA0CCTL4 unused
TA0CCTL5 4000000C

Symbol: TA0CCTL5
   Definitions
      At line 498 in file msp432p401r.s
   Uses
      None
Comment: TA0CCTL5 unused
TA0CCTL6 4000000E

Symbol: TA0CCTL6
   Definitions
      At line 499 in file msp432p401r.s
   Uses
      None
Comment: TA0CCTL6 unused
TA0CTL 40000000

Symbol: TA0CTL



ARM Macro Assembler    Page 42 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 492 in file msp432p401r.s
   Uses
      None
Comment: TA0CTL unused
TA0EX0 40000020

Symbol: TA0EX0
   Definitions
      At line 508 in file msp432p401r.s
   Uses
      None
Comment: TA0EX0 unused
TA0IV 4000002E

Symbol: TA0IV
   Definitions
      At line 509 in file msp432p401r.s
   Uses
      None
Comment: TA0IV unused
TA0R 40000010

Symbol: TA0R
   Definitions
      At line 500 in file msp432p401r.s
   Uses
      None
Comment: TA0R unused
TA1CCR0 40000412

Symbol: TA1CCR0
   Definitions
      At line 519 in file msp432p401r.s
   Uses
      None
Comment: TA1CCR0 unused
TA1CCR1 40000414

Symbol: TA1CCR1
   Definitions
      At line 520 in file msp432p401r.s
   Uses
      None
Comment: TA1CCR1 unused
TA1CCR2 40000416

Symbol: TA1CCR2
   Definitions
      At line 521 in file msp432p401r.s
   Uses
      None
Comment: TA1CCR2 unused
TA1CCR3 40000418

Symbol: TA1CCR3
   Definitions
      At line 522 in file msp432p401r.s
   Uses



ARM Macro Assembler    Page 43 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TA1CCR3 unused
TA1CCR4 4000041A

Symbol: TA1CCR4
   Definitions
      At line 523 in file msp432p401r.s
   Uses
      None
Comment: TA1CCR4 unused
TA1CCR5 4000041C

Symbol: TA1CCR5
   Definitions
      At line 524 in file msp432p401r.s
   Uses
      None
Comment: TA1CCR5 unused
TA1CCR6 4000041E

Symbol: TA1CCR6
   Definitions
      At line 525 in file msp432p401r.s
   Uses
      None
Comment: TA1CCR6 unused
TA1CCTL0 40000402

Symbol: TA1CCTL0
   Definitions
      At line 511 in file msp432p401r.s
   Uses
      None
Comment: TA1CCTL0 unused
TA1CCTL1 40000404

Symbol: TA1CCTL1
   Definitions
      At line 512 in file msp432p401r.s
   Uses
      None
Comment: TA1CCTL1 unused
TA1CCTL2 40000406

Symbol: TA1CCTL2
   Definitions
      At line 513 in file msp432p401r.s
   Uses
      None
Comment: TA1CCTL2 unused
TA1CCTL3 40000408

Symbol: TA1CCTL3
   Definitions
      At line 514 in file msp432p401r.s
   Uses
      None
Comment: TA1CCTL3 unused
TA1CCTL4 4000040A



ARM Macro Assembler    Page 44 Alphabetic symbol ordering
Absolute symbols


Symbol: TA1CCTL4
   Definitions
      At line 515 in file msp432p401r.s
   Uses
      None
Comment: TA1CCTL4 unused
TA1CCTL5 4000040C

Symbol: TA1CCTL5
   Definitions
      At line 516 in file msp432p401r.s
   Uses
      None
Comment: TA1CCTL5 unused
TA1CCTL6 4000040E

Symbol: TA1CCTL6
   Definitions
      At line 517 in file msp432p401r.s
   Uses
      None
Comment: TA1CCTL6 unused
TA1CTL 40000400

Symbol: TA1CTL
   Definitions
      At line 510 in file msp432p401r.s
   Uses
      None
Comment: TA1CTL unused
TA1EX0 40000420

Symbol: TA1EX0
   Definitions
      At line 526 in file msp432p401r.s
   Uses
      None
Comment: TA1EX0 unused
TA1IV 4000042E

Symbol: TA1IV
   Definitions
      At line 527 in file msp432p401r.s
   Uses
      None
Comment: TA1IV unused
TA1R 40000410

Symbol: TA1R
   Definitions
      At line 518 in file msp432p401r.s
   Uses
      None
Comment: TA1R unused
TA2CCR0 40000812

Symbol: TA2CCR0
   Definitions



ARM Macro Assembler    Page 45 Alphabetic symbol ordering
Absolute symbols

      At line 537 in file msp432p401r.s
   Uses
      None
Comment: TA2CCR0 unused
TA2CCR1 40000814

Symbol: TA2CCR1
   Definitions
      At line 538 in file msp432p401r.s
   Uses
      None
Comment: TA2CCR1 unused
TA2CCR2 40000816

Symbol: TA2CCR2
   Definitions
      At line 539 in file msp432p401r.s
   Uses
      None
Comment: TA2CCR2 unused
TA2CCR3 40000818

Symbol: TA2CCR3
   Definitions
      At line 540 in file msp432p401r.s
   Uses
      None
Comment: TA2CCR3 unused
TA2CCR4 4000081A

Symbol: TA2CCR4
   Definitions
      At line 541 in file msp432p401r.s
   Uses
      None
Comment: TA2CCR4 unused
TA2CCR5 4000081C

Symbol: TA2CCR5
   Definitions
      At line 542 in file msp432p401r.s
   Uses
      None
Comment: TA2CCR5 unused
TA2CCR6 4000081E

Symbol: TA2CCR6
   Definitions
      At line 543 in file msp432p401r.s
   Uses
      None
Comment: TA2CCR6 unused
TA2CCTL0 40000802

Symbol: TA2CCTL0
   Definitions
      At line 529 in file msp432p401r.s
   Uses
      None



ARM Macro Assembler    Page 46 Alphabetic symbol ordering
Absolute symbols

Comment: TA2CCTL0 unused
TA2CCTL1 40000804

Symbol: TA2CCTL1
   Definitions
      At line 530 in file msp432p401r.s
   Uses
      None
Comment: TA2CCTL1 unused
TA2CCTL2 40000806

Symbol: TA2CCTL2
   Definitions
      At line 531 in file msp432p401r.s
   Uses
      None
Comment: TA2CCTL2 unused
TA2CCTL3 40000808

Symbol: TA2CCTL3
   Definitions
      At line 532 in file msp432p401r.s
   Uses
      None
Comment: TA2CCTL3 unused
TA2CCTL4 4000080A

Symbol: TA2CCTL4
   Definitions
      At line 533 in file msp432p401r.s
   Uses
      None
Comment: TA2CCTL4 unused
TA2CCTL5 4000080C

Symbol: TA2CCTL5
   Definitions
      At line 534 in file msp432p401r.s
   Uses
      None
Comment: TA2CCTL5 unused
TA2CCTL6 4000080E

Symbol: TA2CCTL6
   Definitions
      At line 535 in file msp432p401r.s
   Uses
      None
Comment: TA2CCTL6 unused
TA2CTL 40000800

Symbol: TA2CTL
   Definitions
      At line 528 in file msp432p401r.s
   Uses
      None
Comment: TA2CTL unused
TA2EX0 40000820




ARM Macro Assembler    Page 47 Alphabetic symbol ordering
Absolute symbols

Symbol: TA2EX0
   Definitions
      At line 544 in file msp432p401r.s
   Uses
      None
Comment: TA2EX0 unused
TA2IV 4000082E

Symbol: TA2IV
   Definitions
      At line 545 in file msp432p401r.s
   Uses
      None
Comment: TA2IV unused
TA2R 40000810

Symbol: TA2R
   Definitions
      At line 536 in file msp432p401r.s
   Uses
      None
Comment: TA2R unused
TA3CCR0 40000C12

Symbol: TA3CCR0
   Definitions
      At line 555 in file msp432p401r.s
   Uses
      None
Comment: TA3CCR0 unused
TA3CCR1 40000C14

Symbol: TA3CCR1
   Definitions
      At line 556 in file msp432p401r.s
   Uses
      None
Comment: TA3CCR1 unused
TA3CCR2 40000C16

Symbol: TA3CCR2
   Definitions
      At line 557 in file msp432p401r.s
   Uses
      None
Comment: TA3CCR2 unused
TA3CCR3 40000C18

Symbol: TA3CCR3
   Definitions
      At line 558 in file msp432p401r.s
   Uses
      None
Comment: TA3CCR3 unused
TA3CCR4 40000C1A

Symbol: TA3CCR4
   Definitions
      At line 559 in file msp432p401r.s



ARM Macro Assembler    Page 48 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: TA3CCR4 unused
TA3CCR5 40000C1C

Symbol: TA3CCR5
   Definitions
      At line 560 in file msp432p401r.s
   Uses
      None
Comment: TA3CCR5 unused
TA3CCR6 40000C1E

Symbol: TA3CCR6
   Definitions
      At line 561 in file msp432p401r.s
   Uses
      None
Comment: TA3CCR6 unused
TA3CCTL0 40000C02

Symbol: TA3CCTL0
   Definitions
      At line 547 in file msp432p401r.s
   Uses
      None
Comment: TA3CCTL0 unused
TA3CCTL1 40000C04

Symbol: TA3CCTL1
   Definitions
      At line 548 in file msp432p401r.s
   Uses
      None
Comment: TA3CCTL1 unused
TA3CCTL2 40000C06

Symbol: TA3CCTL2
   Definitions
      At line 549 in file msp432p401r.s
   Uses
      None
Comment: TA3CCTL2 unused
TA3CCTL3 40000C08

Symbol: TA3CCTL3
   Definitions
      At line 550 in file msp432p401r.s
   Uses
      None
Comment: TA3CCTL3 unused
TA3CCTL4 40000C0A

Symbol: TA3CCTL4
   Definitions
      At line 551 in file msp432p401r.s
   Uses
      None
Comment: TA3CCTL4 unused



ARM Macro Assembler    Page 49 Alphabetic symbol ordering
Absolute symbols

TA3CCTL5 40000C0C

Symbol: TA3CCTL5
   Definitions
      At line 552 in file msp432p401r.s
   Uses
      None
Comment: TA3CCTL5 unused
TA3CCTL6 40000C0E

Symbol: TA3CCTL6
   Definitions
      At line 553 in file msp432p401r.s
   Uses
      None
Comment: TA3CCTL6 unused
TA3CTL 40000C00

Symbol: TA3CTL
   Definitions
      At line 546 in file msp432p401r.s
   Uses
      None
Comment: TA3CTL unused
TA3EX0 40000C20

Symbol: TA3EX0
   Definitions
      At line 562 in file msp432p401r.s
   Uses
      None
Comment: TA3EX0 unused
TA3IV 40000C2E

Symbol: TA3IV
   Definitions
      At line 563 in file msp432p401r.s
   Uses
      None
Comment: TA3IV unused
TA3R 40000C10

Symbol: TA3R
   Definitions
      At line 554 in file msp432p401r.s
   Uses
      None
Comment: TA3R unused
UCA0ABCTL 40001010

Symbol: UCA0ABCTL
   Definitions
      At line 274 in file msp432p401r.s
   Uses
      None
Comment: UCA0ABCTL unused
UCA0BRW 40001006

Symbol: UCA0BRW



ARM Macro Assembler    Page 50 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 266 in file msp432p401r.s
   Uses
      None
Comment: UCA0BRW unused
UCA0BRW_SPI 40001006

Symbol: UCA0BRW_SPI
   Definitions
      At line 267 in file msp432p401r.s
   Uses
      None
Comment: UCA0BRW_SPI unused
UCA0CTLW0 40001000

Symbol: UCA0CTLW0
   Definitions
      At line 263 in file msp432p401r.s
   Uses
      None
Comment: UCA0CTLW0 unused
UCA0CTLW0_SPI 40001000

Symbol: UCA0CTLW0_SPI
   Definitions
      At line 264 in file msp432p401r.s
   Uses
      None
Comment: UCA0CTLW0_SPI unused
UCA0CTLW1 40001002

Symbol: UCA0CTLW1
   Definitions
      At line 265 in file msp432p401r.s
   Uses
      None
Comment: UCA0CTLW1 unused
UCA0IE 4000101A

Symbol: UCA0IE
   Definitions
      At line 276 in file msp432p401r.s
   Uses
      None
Comment: UCA0IE unused
UCA0IE_SPI 4000101A

Symbol: UCA0IE_SPI
   Definitions
      At line 277 in file msp432p401r.s
   Uses
      None
Comment: UCA0IE_SPI unused
UCA0IFG 4000101C

Symbol: UCA0IFG
   Definitions
      At line 278 in file msp432p401r.s
   Uses



ARM Macro Assembler    Page 51 Alphabetic symbol ordering
Absolute symbols

      None
Comment: UCA0IFG unused
UCA0IFG_SPI 4000101C

Symbol: UCA0IFG_SPI
   Definitions
      At line 279 in file msp432p401r.s
   Uses
      None
Comment: UCA0IFG_SPI unused
UCA0IRCTL 40001012

Symbol: UCA0IRCTL
   Definitions
      At line 275 in file msp432p401r.s
   Uses
      None
Comment: UCA0IRCTL unused
UCA0IV 4000101E

Symbol: UCA0IV
   Definitions
      At line 280 in file msp432p401r.s
   Uses
      None
Comment: UCA0IV unused
UCA0IV_SPI 4000101E

Symbol: UCA0IV_SPI
   Definitions
      At line 281 in file msp432p401r.s
   Uses
      None
Comment: UCA0IV_SPI unused
UCA0MCTLW 40001008

Symbol: UCA0MCTLW
   Definitions
      At line 268 in file msp432p401r.s
   Uses
      None
Comment: UCA0MCTLW unused
UCA0RXBUF 4000100C

Symbol: UCA0RXBUF
   Definitions
      At line 270 in file msp432p401r.s
   Uses
      None
Comment: UCA0RXBUF unused
UCA0RXBUF_SPI 4000100C

Symbol: UCA0RXBUF_SPI
   Definitions
      At line 271 in file msp432p401r.s
   Uses
      None
Comment: UCA0RXBUF_SPI unused
UCA0STATW 4000100A



ARM Macro Assembler    Page 52 Alphabetic symbol ordering
Absolute symbols


Symbol: UCA0STATW
   Definitions
      At line 269 in file msp432p401r.s
   Uses
      None
Comment: UCA0STATW unused
UCA0TXBUF 4000100E

Symbol: UCA0TXBUF
   Definitions
      At line 272 in file msp432p401r.s
   Uses
      None
Comment: UCA0TXBUF unused
UCA0TXBUF_SPI 4000100E

Symbol: UCA0TXBUF_SPI
   Definitions
      At line 273 in file msp432p401r.s
   Uses
      None
Comment: UCA0TXBUF_SPI unused
UCA1ABCTL 40001410

Symbol: UCA1ABCTL
   Definitions
      At line 293 in file msp432p401r.s
   Uses
      None
Comment: UCA1ABCTL unused
UCA1BRW 40001406

Symbol: UCA1BRW
   Definitions
      At line 285 in file msp432p401r.s
   Uses
      None
Comment: UCA1BRW unused
UCA1BRW_SPI 40001406

Symbol: UCA1BRW_SPI
   Definitions
      At line 286 in file msp432p401r.s
   Uses
      None
Comment: UCA1BRW_SPI unused
UCA1CTLW0 40001400

Symbol: UCA1CTLW0
   Definitions
      At line 282 in file msp432p401r.s
   Uses
      None
Comment: UCA1CTLW0 unused
UCA1CTLW0_SPI 40001400

Symbol: UCA1CTLW0_SPI
   Definitions



ARM Macro Assembler    Page 53 Alphabetic symbol ordering
Absolute symbols

      At line 283 in file msp432p401r.s
   Uses
      None
Comment: UCA1CTLW0_SPI unused
UCA1CTLW1 40001402

Symbol: UCA1CTLW1
   Definitions
      At line 284 in file msp432p401r.s
   Uses
      None
Comment: UCA1CTLW1 unused
UCA1IE 4000141A

Symbol: UCA1IE
   Definitions
      At line 295 in file msp432p401r.s
   Uses
      None
Comment: UCA1IE unused
UCA1IE_SPI 4000141A

Symbol: UCA1IE_SPI
   Definitions
      At line 296 in file msp432p401r.s
   Uses
      None
Comment: UCA1IE_SPI unused
UCA1IFG 4000141C

Symbol: UCA1IFG
   Definitions
      At line 297 in file msp432p401r.s
   Uses
      None
Comment: UCA1IFG unused
UCA1IFG_SPI 4000141C

Symbol: UCA1IFG_SPI
   Definitions
      At line 298 in file msp432p401r.s
   Uses
      None
Comment: UCA1IFG_SPI unused
UCA1IRCTL 40001412

Symbol: UCA1IRCTL
   Definitions
      At line 294 in file msp432p401r.s
   Uses
      None
Comment: UCA1IRCTL unused
UCA1IV 4000141E

Symbol: UCA1IV
   Definitions
      At line 299 in file msp432p401r.s
   Uses
      None



ARM Macro Assembler    Page 54 Alphabetic symbol ordering
Absolute symbols

Comment: UCA1IV unused
UCA1IV_SPI 4000141E

Symbol: UCA1IV_SPI
   Definitions
      At line 300 in file msp432p401r.s
   Uses
      None
Comment: UCA1IV_SPI unused
UCA1MCTLW 40001408

Symbol: UCA1MCTLW
   Definitions
      At line 287 in file msp432p401r.s
   Uses
      None
Comment: UCA1MCTLW unused
UCA1RXBUF 4000140C

Symbol: UCA1RXBUF
   Definitions
      At line 289 in file msp432p401r.s
   Uses
      None
Comment: UCA1RXBUF unused
UCA1RXBUF_SPI 4000140C

Symbol: UCA1RXBUF_SPI
   Definitions
      At line 290 in file msp432p401r.s
   Uses
      None
Comment: UCA1RXBUF_SPI unused
UCA1STATW 4000140A

Symbol: UCA1STATW
   Definitions
      At line 288 in file msp432p401r.s
   Uses
      None
Comment: UCA1STATW unused
UCA1TXBUF 4000140E

Symbol: UCA1TXBUF
   Definitions
      At line 291 in file msp432p401r.s
   Uses
      None
Comment: UCA1TXBUF unused
UCA1TXBUF_SPI 4000140E

Symbol: UCA1TXBUF_SPI
   Definitions
      At line 292 in file msp432p401r.s
   Uses
      None
Comment: UCA1TXBUF_SPI unused
UCA2ABCTL 40001810




ARM Macro Assembler    Page 55 Alphabetic symbol ordering
Absolute symbols

Symbol: UCA2ABCTL
   Definitions
      At line 312 in file msp432p401r.s
   Uses
      None
Comment: UCA2ABCTL unused
UCA2BRW 40001806

Symbol: UCA2BRW
   Definitions
      At line 304 in file msp432p401r.s
   Uses
      None
Comment: UCA2BRW unused
UCA2BRW_SPI 40001806

Symbol: UCA2BRW_SPI
   Definitions
      At line 305 in file msp432p401r.s
   Uses
      None
Comment: UCA2BRW_SPI unused
UCA2CTLW0 40001800

Symbol: UCA2CTLW0
   Definitions
      At line 301 in file msp432p401r.s
   Uses
      None
Comment: UCA2CTLW0 unused
UCA2CTLW0_SPI 40001800

Symbol: UCA2CTLW0_SPI
   Definitions
      At line 302 in file msp432p401r.s
   Uses
      None
Comment: UCA2CTLW0_SPI unused
UCA2CTLW1 40001802

Symbol: UCA2CTLW1
   Definitions
      At line 303 in file msp432p401r.s
   Uses
      None
Comment: UCA2CTLW1 unused
UCA2IE 4000181A

Symbol: UCA2IE
   Definitions
      At line 314 in file msp432p401r.s
   Uses
      None
Comment: UCA2IE unused
UCA2IE_SPI 4000181A

Symbol: UCA2IE_SPI
   Definitions
      At line 315 in file msp432p401r.s



ARM Macro Assembler    Page 56 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: UCA2IE_SPI unused
UCA2IFG 4000181C

Symbol: UCA2IFG
   Definitions
      At line 316 in file msp432p401r.s
   Uses
      None
Comment: UCA2IFG unused
UCA2IFG_SPI 4000181C

Symbol: UCA2IFG_SPI
   Definitions
      At line 317 in file msp432p401r.s
   Uses
      None
Comment: UCA2IFG_SPI unused
UCA2IRCTL 40001812

Symbol: UCA2IRCTL
   Definitions
      At line 313 in file msp432p401r.s
   Uses
      None
Comment: UCA2IRCTL unused
UCA2IV 4000181E

Symbol: UCA2IV
   Definitions
      At line 318 in file msp432p401r.s
   Uses
      None
Comment: UCA2IV unused
UCA2IV_SPI 4000181E

Symbol: UCA2IV_SPI
   Definitions
      At line 319 in file msp432p401r.s
   Uses
      None
Comment: UCA2IV_SPI unused
UCA2MCTLW 40001808

Symbol: UCA2MCTLW
   Definitions
      At line 306 in file msp432p401r.s
   Uses
      None
Comment: UCA2MCTLW unused
UCA2RXBUF 4000180C

Symbol: UCA2RXBUF
   Definitions
      At line 308 in file msp432p401r.s
   Uses
      None
Comment: UCA2RXBUF unused



ARM Macro Assembler    Page 57 Alphabetic symbol ordering
Absolute symbols

UCA2RXBUF_SPI 4000180C

Symbol: UCA2RXBUF_SPI
   Definitions
      At line 309 in file msp432p401r.s
   Uses
      None
Comment: UCA2RXBUF_SPI unused
UCA2STATW 4000180A

Symbol: UCA2STATW
   Definitions
      At line 307 in file msp432p401r.s
   Uses
      None
Comment: UCA2STATW unused
UCA2TXBUF 4000180E

Symbol: UCA2TXBUF
   Definitions
      At line 310 in file msp432p401r.s
   Uses
      None
Comment: UCA2TXBUF unused
UCA2TXBUF_SPI 4000180E

Symbol: UCA2TXBUF_SPI
   Definitions
      At line 311 in file msp432p401r.s
   Uses
      None
Comment: UCA2TXBUF_SPI unused
UCA3ABCTL 40001C10

Symbol: UCA3ABCTL
   Definitions
      At line 331 in file msp432p401r.s
   Uses
      None
Comment: UCA3ABCTL unused
UCA3BRW 40001C06

Symbol: UCA3BRW
   Definitions
      At line 323 in file msp432p401r.s
   Uses
      None
Comment: UCA3BRW unused
UCA3BRW_SPI 40001C06

Symbol: UCA3BRW_SPI
   Definitions
      At line 324 in file msp432p401r.s
   Uses
      None
Comment: UCA3BRW_SPI unused
UCA3CTLW0 40001C00

Symbol: UCA3CTLW0



ARM Macro Assembler    Page 58 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 320 in file msp432p401r.s
   Uses
      None
Comment: UCA3CTLW0 unused
UCA3CTLW0_SPI 40001C00

Symbol: UCA3CTLW0_SPI
   Definitions
      At line 321 in file msp432p401r.s
   Uses
      None
Comment: UCA3CTLW0_SPI unused
UCA3CTLW1 40001C02

Symbol: UCA3CTLW1
   Definitions
      At line 322 in file msp432p401r.s
   Uses
      None
Comment: UCA3CTLW1 unused
UCA3IE 40001C1A

Symbol: UCA3IE
   Definitions
      At line 333 in file msp432p401r.s
   Uses
      None
Comment: UCA3IE unused
UCA3IE_SPI 40001C1A

Symbol: UCA3IE_SPI
   Definitions
      At line 334 in file msp432p401r.s
   Uses
      None
Comment: UCA3IE_SPI unused
UCA3IFG 40001C1C

Symbol: UCA3IFG
   Definitions
      At line 335 in file msp432p401r.s
   Uses
      None
Comment: UCA3IFG unused
UCA3IFG_SPI 40001C1C

Symbol: UCA3IFG_SPI
   Definitions
      At line 336 in file msp432p401r.s
   Uses
      None
Comment: UCA3IFG_SPI unused
UCA3IRCTL 40001C12

Symbol: UCA3IRCTL
   Definitions
      At line 332 in file msp432p401r.s
   Uses



ARM Macro Assembler    Page 59 Alphabetic symbol ordering
Absolute symbols

      None
Comment: UCA3IRCTL unused
UCA3IV 40001C1E

Symbol: UCA3IV
   Definitions
      At line 337 in file msp432p401r.s
   Uses
      None
Comment: UCA3IV unused
UCA3IV_SPI 40001C1E

Symbol: UCA3IV_SPI
   Definitions
      At line 338 in file msp432p401r.s
   Uses
      None
Comment: UCA3IV_SPI unused
UCA3MCTLW 40001C08

Symbol: UCA3MCTLW
   Definitions
      At line 325 in file msp432p401r.s
   Uses
      None
Comment: UCA3MCTLW unused
UCA3RXBUF 40001C0C

Symbol: UCA3RXBUF
   Definitions
      At line 327 in file msp432p401r.s
   Uses
      None
Comment: UCA3RXBUF unused
UCA3RXBUF_SPI 40001C0C

Symbol: UCA3RXBUF_SPI
   Definitions
      At line 328 in file msp432p401r.s
   Uses
      None
Comment: UCA3RXBUF_SPI unused
UCA3STATW 40001C0A

Symbol: UCA3STATW
   Definitions
      At line 326 in file msp432p401r.s
   Uses
      None
Comment: UCA3STATW unused
UCA3TXBUF 40001C0E

Symbol: UCA3TXBUF
   Definitions
      At line 329 in file msp432p401r.s
   Uses
      None
Comment: UCA3TXBUF unused
UCA3TXBUF_SPI 40001C0E



ARM Macro Assembler    Page 60 Alphabetic symbol ordering
Absolute symbols


Symbol: UCA3TXBUF_SPI
   Definitions
      At line 330 in file msp432p401r.s
   Uses
      None
Comment: UCA3TXBUF_SPI unused
UCB0ADDMASK 4000201E

Symbol: UCB0ADDMASK
   Definitions
      At line 355 in file msp432p401r.s
   Uses
      None
Comment: UCB0ADDMASK unused
UCB0ADDRX 4000201C

Symbol: UCB0ADDRX
   Definitions
      At line 354 in file msp432p401r.s
   Uses
      None
Comment: UCB0ADDRX unused
UCB0BRW 40002006

Symbol: UCB0BRW
   Definitions
      At line 342 in file msp432p401r.s
   Uses
      None
Comment: UCB0BRW unused
UCB0BRW_SPI 40002006

Symbol: UCB0BRW_SPI
   Definitions
      At line 343 in file msp432p401r.s
   Uses
      None
Comment: UCB0BRW_SPI unused
UCB0CTLW0 40002000

Symbol: UCB0CTLW0
   Definitions
      At line 339 in file msp432p401r.s
   Uses
      None
Comment: UCB0CTLW0 unused
UCB0CTLW0_SPI 40002000

Symbol: UCB0CTLW0_SPI
   Definitions
      At line 340 in file msp432p401r.s
   Uses
      None
Comment: UCB0CTLW0_SPI unused
UCB0CTLW1 40002002

Symbol: UCB0CTLW1
   Definitions



ARM Macro Assembler    Page 61 Alphabetic symbol ordering
Absolute symbols

      At line 341 in file msp432p401r.s
   Uses
      None
Comment: UCB0CTLW1 unused
UCB0I2COA0 40002014

Symbol: UCB0I2COA0
   Definitions
      At line 350 in file msp432p401r.s
   Uses
      None
Comment: UCB0I2COA0 unused
UCB0I2COA1 40002016

Symbol: UCB0I2COA1
   Definitions
      At line 351 in file msp432p401r.s
   Uses
      None
Comment: UCB0I2COA1 unused
UCB0I2COA2 40002018

Symbol: UCB0I2COA2
   Definitions
      At line 352 in file msp432p401r.s
   Uses
      None
Comment: UCB0I2COA2 unused
UCB0I2COA3 4000201A

Symbol: UCB0I2COA3
   Definitions
      At line 353 in file msp432p401r.s
   Uses
      None
Comment: UCB0I2COA3 unused
UCB0I2CSA 40002020

Symbol: UCB0I2CSA
   Definitions
      At line 356 in file msp432p401r.s
   Uses
      None
Comment: UCB0I2CSA unused
UCB0IE 4000202A

Symbol: UCB0IE
   Definitions
      At line 357 in file msp432p401r.s
   Uses
      None
Comment: UCB0IE unused
UCB0IE_SPI 4000202A

Symbol: UCB0IE_SPI
   Definitions
      At line 358 in file msp432p401r.s
   Uses
      None



ARM Macro Assembler    Page 62 Alphabetic symbol ordering
Absolute symbols

Comment: UCB0IE_SPI unused
UCB0IFG 4000202C

Symbol: UCB0IFG
   Definitions
      At line 359 in file msp432p401r.s
   Uses
      None
Comment: UCB0IFG unused
UCB0IFG_SPI 4000202C

Symbol: UCB0IFG_SPI
   Definitions
      At line 360 in file msp432p401r.s
   Uses
      None
Comment: UCB0IFG_SPI unused
UCB0IV 4000202E

Symbol: UCB0IV
   Definitions
      At line 361 in file msp432p401r.s
   Uses
      None
Comment: UCB0IV unused
UCB0IV_SPI 4000202E

Symbol: UCB0IV_SPI
   Definitions
      At line 362 in file msp432p401r.s
   Uses
      None
Comment: UCB0IV_SPI unused
UCB0RXBUF 4000200C

Symbol: UCB0RXBUF
   Definitions
      At line 346 in file msp432p401r.s
   Uses
      None
Comment: UCB0RXBUF unused
UCB0RXBUF_SPI 4000200C

Symbol: UCB0RXBUF_SPI
   Definitions
      At line 347 in file msp432p401r.s
   Uses
      None
Comment: UCB0RXBUF_SPI unused
UCB0STATW 40002008

Symbol: UCB0STATW
   Definitions
      At line 344 in file msp432p401r.s
   Uses
      None
Comment: UCB0STATW unused
UCB0TBCNT 4000200A




ARM Macro Assembler    Page 63 Alphabetic symbol ordering
Absolute symbols

Symbol: UCB0TBCNT
   Definitions
      At line 345 in file msp432p401r.s
   Uses
      None
Comment: UCB0TBCNT unused
UCB0TXBUF 4000200E

Symbol: UCB0TXBUF
   Definitions
      At line 348 in file msp432p401r.s
   Uses
      None
Comment: UCB0TXBUF unused
UCB0TXBUF_SPI 4000200E

Symbol: UCB0TXBUF_SPI
   Definitions
      At line 349 in file msp432p401r.s
   Uses
      None
Comment: UCB0TXBUF_SPI unused
UCB1ADDMASK 4000241E

Symbol: UCB1ADDMASK
   Definitions
      At line 379 in file msp432p401r.s
   Uses
      None
Comment: UCB1ADDMASK unused
UCB1ADDRX 4000241C

Symbol: UCB1ADDRX
   Definitions
      At line 378 in file msp432p401r.s
   Uses
      None
Comment: UCB1ADDRX unused
UCB1BRW 40002406

Symbol: UCB1BRW
   Definitions
      At line 366 in file msp432p401r.s
   Uses
      None
Comment: UCB1BRW unused
UCB1BRW_SPI 40002406

Symbol: UCB1BRW_SPI
   Definitions
      At line 367 in file msp432p401r.s
   Uses
      None
Comment: UCB1BRW_SPI unused
UCB1CTLW0 40002400

Symbol: UCB1CTLW0
   Definitions
      At line 363 in file msp432p401r.s



ARM Macro Assembler    Page 64 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: UCB1CTLW0 unused
UCB1CTLW0_SPI 40002400

Symbol: UCB1CTLW0_SPI
   Definitions
      At line 364 in file msp432p401r.s
   Uses
      None
Comment: UCB1CTLW0_SPI unused
UCB1CTLW1 40002402

Symbol: UCB1CTLW1
   Definitions
      At line 365 in file msp432p401r.s
   Uses
      None
Comment: UCB1CTLW1 unused
UCB1I2COA0 40002414

Symbol: UCB1I2COA0
   Definitions
      At line 374 in file msp432p401r.s
   Uses
      None
Comment: UCB1I2COA0 unused
UCB1I2COA1 40002416

Symbol: UCB1I2COA1
   Definitions
      At line 375 in file msp432p401r.s
   Uses
      None
Comment: UCB1I2COA1 unused
UCB1I2COA2 40002418

Symbol: UCB1I2COA2
   Definitions
      At line 376 in file msp432p401r.s
   Uses
      None
Comment: UCB1I2COA2 unused
UCB1I2COA3 4000241A

Symbol: UCB1I2COA3
   Definitions
      At line 377 in file msp432p401r.s
   Uses
      None
Comment: UCB1I2COA3 unused
UCB1I2CSA 40002420

Symbol: UCB1I2CSA
   Definitions
      At line 380 in file msp432p401r.s
   Uses
      None
Comment: UCB1I2CSA unused



ARM Macro Assembler    Page 65 Alphabetic symbol ordering
Absolute symbols

UCB1IE 4000242A

Symbol: UCB1IE
   Definitions
      At line 381 in file msp432p401r.s
   Uses
      None
Comment: UCB1IE unused
UCB1IE_SPI 4000242A

Symbol: UCB1IE_SPI
   Definitions
      At line 382 in file msp432p401r.s
   Uses
      None
Comment: UCB1IE_SPI unused
UCB1IFG 4000242C

Symbol: UCB1IFG
   Definitions
      At line 383 in file msp432p401r.s
   Uses
      None
Comment: UCB1IFG unused
UCB1IFG_SPI 4000242C

Symbol: UCB1IFG_SPI
   Definitions
      At line 384 in file msp432p401r.s
   Uses
      None
Comment: UCB1IFG_SPI unused
UCB1IV 4000242E

Symbol: UCB1IV
   Definitions
      At line 385 in file msp432p401r.s
   Uses
      None
Comment: UCB1IV unused
UCB1IV_SPI 4000242E

Symbol: UCB1IV_SPI
   Definitions
      At line 386 in file msp432p401r.s
   Uses
      None
Comment: UCB1IV_SPI unused
UCB1RXBUF 4000240C

Symbol: UCB1RXBUF
   Definitions
      At line 370 in file msp432p401r.s
   Uses
      None
Comment: UCB1RXBUF unused
UCB1RXBUF_SPI 4000240C

Symbol: UCB1RXBUF_SPI



ARM Macro Assembler    Page 66 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 371 in file msp432p401r.s
   Uses
      None
Comment: UCB1RXBUF_SPI unused
UCB1STATW 40002408

Symbol: UCB1STATW
   Definitions
      At line 368 in file msp432p401r.s
   Uses
      None
Comment: UCB1STATW unused
UCB1TBCNT 4000240A

Symbol: UCB1TBCNT
   Definitions
      At line 369 in file msp432p401r.s
   Uses
      None
Comment: UCB1TBCNT unused
UCB1TXBUF 4000240E

Symbol: UCB1TXBUF
   Definitions
      At line 372 in file msp432p401r.s
   Uses
      None
Comment: UCB1TXBUF unused
UCB1TXBUF_SPI 4000240E

Symbol: UCB1TXBUF_SPI
   Definitions
      At line 373 in file msp432p401r.s
   Uses
      None
Comment: UCB1TXBUF_SPI unused
UCB2ADDMASK 4000281E

Symbol: UCB2ADDMASK
   Definitions
      At line 403 in file msp432p401r.s
   Uses
      None
Comment: UCB2ADDMASK unused
UCB2ADDRX 4000281C

Symbol: UCB2ADDRX
   Definitions
      At line 402 in file msp432p401r.s
   Uses
      None
Comment: UCB2ADDRX unused
UCB2BRW 40002806

Symbol: UCB2BRW
   Definitions
      At line 390 in file msp432p401r.s
   Uses



ARM Macro Assembler    Page 67 Alphabetic symbol ordering
Absolute symbols

      None
Comment: UCB2BRW unused
UCB2BRW_SPI 40002806

Symbol: UCB2BRW_SPI
   Definitions
      At line 391 in file msp432p401r.s
   Uses
      None
Comment: UCB2BRW_SPI unused
UCB2CTLW0 40002800

Symbol: UCB2CTLW0
   Definitions
      At line 387 in file msp432p401r.s
   Uses
      None
Comment: UCB2CTLW0 unused
UCB2CTLW0_SPI 40002800

Symbol: UCB2CTLW0_SPI
   Definitions
      At line 388 in file msp432p401r.s
   Uses
      None
Comment: UCB2CTLW0_SPI unused
UCB2CTLW1 40002802

Symbol: UCB2CTLW1
   Definitions
      At line 389 in file msp432p401r.s
   Uses
      None
Comment: UCB2CTLW1 unused
UCB2I2COA0 40002814

Symbol: UCB2I2COA0
   Definitions
      At line 398 in file msp432p401r.s
   Uses
      None
Comment: UCB2I2COA0 unused
UCB2I2COA1 40002816

Symbol: UCB2I2COA1
   Definitions
      At line 399 in file msp432p401r.s
   Uses
      None
Comment: UCB2I2COA1 unused
UCB2I2COA2 40002818

Symbol: UCB2I2COA2
   Definitions
      At line 400 in file msp432p401r.s
   Uses
      None
Comment: UCB2I2COA2 unused
UCB2I2COA3 4000281A



ARM Macro Assembler    Page 68 Alphabetic symbol ordering
Absolute symbols


Symbol: UCB2I2COA3
   Definitions
      At line 401 in file msp432p401r.s
   Uses
      None
Comment: UCB2I2COA3 unused
UCB2I2CSA 40002820

Symbol: UCB2I2CSA
   Definitions
      At line 404 in file msp432p401r.s
   Uses
      None
Comment: UCB2I2CSA unused
UCB2IE 4000282A

Symbol: UCB2IE
   Definitions
      At line 405 in file msp432p401r.s
   Uses
      None
Comment: UCB2IE unused
UCB2IE_SPI 4000282A

Symbol: UCB2IE_SPI
   Definitions
      At line 406 in file msp432p401r.s
   Uses
      None
Comment: UCB2IE_SPI unused
UCB2IFG 4000282C

Symbol: UCB2IFG
   Definitions
      At line 407 in file msp432p401r.s
   Uses
      None
Comment: UCB2IFG unused
UCB2IFG_SPI 4000282C

Symbol: UCB2IFG_SPI
   Definitions
      At line 408 in file msp432p401r.s
   Uses
      None
Comment: UCB2IFG_SPI unused
UCB2IV 4000282E

Symbol: UCB2IV
   Definitions
      At line 409 in file msp432p401r.s
   Uses
      None
Comment: UCB2IV unused
UCB2IV_SPI 4000282E

Symbol: UCB2IV_SPI
   Definitions



ARM Macro Assembler    Page 69 Alphabetic symbol ordering
Absolute symbols

      At line 410 in file msp432p401r.s
   Uses
      None
Comment: UCB2IV_SPI unused
UCB2RXBUF 4000280C

Symbol: UCB2RXBUF
   Definitions
      At line 394 in file msp432p401r.s
   Uses
      None
Comment: UCB2RXBUF unused
UCB2RXBUF_SPI 4000280C

Symbol: UCB2RXBUF_SPI
   Definitions
      At line 395 in file msp432p401r.s
   Uses
      None
Comment: UCB2RXBUF_SPI unused
UCB2STATW 40002808

Symbol: UCB2STATW
   Definitions
      At line 392 in file msp432p401r.s
   Uses
      None
Comment: UCB2STATW unused
UCB2TBCNT 4000280A

Symbol: UCB2TBCNT
   Definitions
      At line 393 in file msp432p401r.s
   Uses
      None
Comment: UCB2TBCNT unused
UCB2TXBUF 4000280E

Symbol: UCB2TXBUF
   Definitions
      At line 396 in file msp432p401r.s
   Uses
      None
Comment: UCB2TXBUF unused
UCB2TXBUF_SPI 4000280E

Symbol: UCB2TXBUF_SPI
   Definitions
      At line 397 in file msp432p401r.s
   Uses
      None
Comment: UCB2TXBUF_SPI unused
UCB3ADDMASK 40002C1E

Symbol: UCB3ADDMASK
   Definitions
      At line 427 in file msp432p401r.s
   Uses
      None



ARM Macro Assembler    Page 70 Alphabetic symbol ordering
Absolute symbols

Comment: UCB3ADDMASK unused
UCB3ADDRX 40002C1C

Symbol: UCB3ADDRX
   Definitions
      At line 426 in file msp432p401r.s
   Uses
      None
Comment: UCB3ADDRX unused
UCB3BRW 40002C06

Symbol: UCB3BRW
   Definitions
      At line 414 in file msp432p401r.s
   Uses
      None
Comment: UCB3BRW unused
UCB3BRW_SPI 40002C06

Symbol: UCB3BRW_SPI
   Definitions
      At line 415 in file msp432p401r.s
   Uses
      None
Comment: UCB3BRW_SPI unused
UCB3CTLW0 40002C00

Symbol: UCB3CTLW0
   Definitions
      At line 411 in file msp432p401r.s
   Uses
      None
Comment: UCB3CTLW0 unused
UCB3CTLW0_SPI 40002C00

Symbol: UCB3CTLW0_SPI
   Definitions
      At line 412 in file msp432p401r.s
   Uses
      None
Comment: UCB3CTLW0_SPI unused
UCB3CTLW1 40002C02

Symbol: UCB3CTLW1
   Definitions
      At line 413 in file msp432p401r.s
   Uses
      None
Comment: UCB3CTLW1 unused
UCB3I2COA0 40002C14

Symbol: UCB3I2COA0
   Definitions
      At line 422 in file msp432p401r.s
   Uses
      None
Comment: UCB3I2COA0 unused
UCB3I2COA1 40002C16




ARM Macro Assembler    Page 71 Alphabetic symbol ordering
Absolute symbols

Symbol: UCB3I2COA1
   Definitions
      At line 423 in file msp432p401r.s
   Uses
      None
Comment: UCB3I2COA1 unused
UCB3I2COA2 40002C18

Symbol: UCB3I2COA2
   Definitions
      At line 424 in file msp432p401r.s
   Uses
      None
Comment: UCB3I2COA2 unused
UCB3I2COA3 40002C1A

Symbol: UCB3I2COA3
   Definitions
      At line 425 in file msp432p401r.s
   Uses
      None
Comment: UCB3I2COA3 unused
UCB3I2CSA 40002C20

Symbol: UCB3I2CSA
   Definitions
      At line 428 in file msp432p401r.s
   Uses
      None
Comment: UCB3I2CSA unused
UCB3IE 40002C2A

Symbol: UCB3IE
   Definitions
      At line 429 in file msp432p401r.s
   Uses
      None
Comment: UCB3IE unused
UCB3IE_SPI 40002C2A

Symbol: UCB3IE_SPI
   Definitions
      At line 430 in file msp432p401r.s
   Uses
      None
Comment: UCB3IE_SPI unused
UCB3IFG 40002C2C

Symbol: UCB3IFG
   Definitions
      At line 431 in file msp432p401r.s
   Uses
      None
Comment: UCB3IFG unused
UCB3IFG_SPI 40002C2C

Symbol: UCB3IFG_SPI
   Definitions
      At line 432 in file msp432p401r.s



ARM Macro Assembler    Page 72 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: UCB3IFG_SPI unused
UCB3IV 40002C2E

Symbol: UCB3IV
   Definitions
      At line 433 in file msp432p401r.s
   Uses
      None
Comment: UCB3IV unused
UCB3IV_SPI 40002C2E

Symbol: UCB3IV_SPI
   Definitions
      At line 434 in file msp432p401r.s
   Uses
      None
Comment: UCB3IV_SPI unused
UCB3RXBUF 40002C0C

Symbol: UCB3RXBUF
   Definitions
      At line 418 in file msp432p401r.s
   Uses
      None
Comment: UCB3RXBUF unused
UCB3RXBUF_SPI 40002C0C

Symbol: UCB3RXBUF_SPI
   Definitions
      At line 419 in file msp432p401r.s
   Uses
      None
Comment: UCB3RXBUF_SPI unused
UCB3STATW 40002C08

Symbol: UCB3STATW
   Definitions
      At line 416 in file msp432p401r.s
   Uses
      None
Comment: UCB3STATW unused
UCB3TBCNT 40002C0A

Symbol: UCB3TBCNT
   Definitions
      At line 417 in file msp432p401r.s
   Uses
      None
Comment: UCB3TBCNT unused
UCB3TXBUF 40002C0E

Symbol: UCB3TXBUF
   Definitions
      At line 420 in file msp432p401r.s
   Uses
      None
Comment: UCB3TXBUF unused



ARM Macro Assembler    Page 73 Alphabetic symbol ordering
Absolute symbols

UCB3TXBUF_SPI 40002C0E

Symbol: UCB3TXBUF_SPI
   Definitions
      At line 421 in file msp432p401r.s
   Uses
      None
Comment: UCB3TXBUF_SPI unused
WDTCTL 4000480C

Symbol: WDTCTL
   Definitions
      At line 565 in file msp432p401r.s
   Uses
      None
Comment: WDTCTL unused
_MAIN_MEMORY_START__ 00000000

Symbol: _MAIN_MEMORY_START__
   Definitions
      At line 12 in file msp432p401r.s
   Uses
      None
Comment: _MAIN_MEMORY_START__ unused
__BSL_MEMORY_END__ 00203FFF

Symbol: __BSL_MEMORY_END__
   Definitions
      At line 15 in file msp432p401r.s
   Uses
      None
Comment: __BSL_MEMORY_END__ unused
__BSL_MEMORY_START__ 00202000

Symbol: __BSL_MEMORY_START__
   Definitions
      At line 14 in file msp432p401r.s
   Uses
      None
Comment: __BSL_MEMORY_START__ unused
__MAIN_MEMORY_END__ 0003FFFF

Symbol: __MAIN_MEMORY_END__
   Definitions
      At line 13 in file msp432p401r.s
   Uses
      None
Comment: __MAIN_MEMORY_END__ unused
__SRAM_END__ 2000FFFF

Symbol: __SRAM_END__
   Definitions
      At line 17 in file msp432p401r.s
   Uses
      None
Comment: __SRAM_END__ unused
__SRAM_START__ 20000000

Symbol: __SRAM_START__



ARM Macro Assembler    Page 74 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 16 in file msp432p401r.s
   Uses
      None
Comment: __SRAM_START__ unused
539 symbols
874 symbols in table
