{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696254065996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 15:41:05 2023 " "Processing started: Mon Oct  2 15:41:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696254065997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=floppy_max2.vhd --source=../../../vhdl_components/CD4014.vhd --source=../../../vhdl_components/8bit-register.vhd --source=../../../vhdl_components/dff1.vhd --source=../../../vhdl_components/ls165.vhd --source=../../../vhdl_components/spi_slave.vhd floppy_max2 " "Command: quartus_map --read_settings_files=on --source=floppy_max2.vhd --source=../../../vhdl_components/CD4014.vhd --source=../../../vhdl_components/8bit-register.vhd --source=../../../vhdl_components/dff1.vhd --source=../../../vhdl_components/ls165.vhd --source=../../../vhdl_components/spi_slave.vhd floppy_max2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696254065998 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696254066182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floppy_max2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file floppy_max2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 floppy_controller-Behavioral " "Found design unit 1: floppy_controller-Behavioral" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066588 ""} { "Info" "ISGN_ENTITY_NAME" "1 floppy_controller " "Found entity 1: floppy_controller" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696254066588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CD4014-LogicOperation " "Found design unit 1: CD4014-LogicOperation" {  } { { "../../../vhdl_components/CD4014.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066590 ""} { "Info" "ISGN_ENTITY_NAME" "1 CD4014 " "Found entity 1: CD4014" {  } { { "../../../vhdl_components/CD4014.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696254066590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/8bit-register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/8bit-register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_8bit-arc_Reg_8bit_intern " "Found design unit 1: Reg_8bit-arc_Reg_8bit_intern" {  } { { "../../../vhdl_components/8bit-register.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/8bit-register.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_8bit " "Found entity 1: Reg_8bit" {  } { { "../../../vhdl_components/8bit-register.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/8bit-register.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696254066599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff1-LogicOperation " "Found design unit 1: dff1-LogicOperation" {  } { { "../../../vhdl_components/dff1.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066599 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff1 " "Found entity 1: dff1" {  } { { "../../../vhdl_components/dff1.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696254066599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls165-ls165_body " "Found design unit 1: ls165-ls165_body" {  } { { "../../../vhdl_components/ls165.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066600 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls165 " "Found entity 1: ls165" {  } { { "../../../vhdl_components/ls165.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696254066600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_SLAVE-RTL " "Found design unit 1: SPI_SLAVE-RTL" {  } { { "../../../vhdl_components/spi_slave.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066601 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "../../../vhdl_components/spi_slave.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696254066601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696254066601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floppy_controller " "Elaborating entity \"floppy_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1696254066669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncs floppy_max2.vhd(36) " "Verilog HDL or VHDL warning at floppy_max2.vhd(36): object \"ncs\" assigned a value but never read" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1696254066672 "|floppy_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRST floppy_max2.vhd(95) " "VHDL Process Statement warning at floppy_max2.vhd(95): signal \"nRST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1696254066673 "|floppy_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_SLAVE SPI_SLAVE:spi_slave " "Elaborating entity \"SPI_SLAVE\" for hierarchy \"SPI_SLAVE:spi_slave\"" {  } { { "floppy_max2.vhd" "spi_slave" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696254066701 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[0\] " "No output dependent on input pin \"As\[0\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[1\] " "No output dependent on input pin \"As\[1\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[2\] " "No output dependent on input pin \"As\[2\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[3\] " "No output dependent on input pin \"As\[3\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[4\] " "No output dependent on input pin \"As\[4\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[5\] " "No output dependent on input pin \"As\[5\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[6\] " "No output dependent on input pin \"As\[6\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[7\] " "No output dependent on input pin \"As\[7\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[8\] " "No output dependent on input pin \"As\[8\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[9\] " "No output dependent on input pin \"As\[9\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[10\] " "No output dependent on input pin \"As\[10\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[11\] " "No output dependent on input pin \"As\[11\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[12\] " "No output dependent on input pin \"As\[12\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[13\] " "No output dependent on input pin \"As\[13\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[14\] " "No output dependent on input pin \"As\[14\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[15\] " "No output dependent on input pin \"As\[15\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[16\] " "No output dependent on input pin \"As\[16\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[17\] " "No output dependent on input pin \"As\[17\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[18\] " "No output dependent on input pin \"As\[18\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "As\[19\] " "No output dependent on input pin \"As\[19\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696254067192 "|floppy_controller|As[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1696254067192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1696254067192 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1696254067192 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1696254067192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1696254067192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1696254067192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696254067282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 15:41:07 2023 " "Processing ended: Mon Oct  2 15:41:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696254067282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696254067282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696254067282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696254067282 ""}
