
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000354                       # Number of seconds simulated
sim_ticks                                   354490500                       # Number of ticks simulated
final_tick                               2261605083000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              194730073                       # Simulator instruction rate (inst/s)
host_op_rate                                194722713                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              585529179                       # Simulator tick rate (ticks/s)
host_mem_usage                                 737536                       # Number of bytes of host memory used
host_seconds                                     0.61                       # Real time elapsed on the host
sim_insts                                   117884589                       # Number of instructions simulated
sim_ops                                     117884589                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       107456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       189696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        74880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        76544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       566720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1036480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       107456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        76544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        205184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       554368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          554368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         2964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         8855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8662                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8662                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    303128010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    535122944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     59759006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    211232741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    215926802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1598688822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2923858326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    303128010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     59759006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    215926802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        578813819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1563844447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1563844447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1563844447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    303128010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    535122944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     59759006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    211232741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    215926802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1598688822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4487702773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138897000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151156500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61914500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.411554                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64909                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.924930                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.611592                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.799962                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048070                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921484                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969554                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130029                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130029                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30560                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56265                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56265                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56265                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2136                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2136                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61269                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61269                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61269                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61269                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076721                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076721                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081673                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081673                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3230                       # number of writebacks
system.cpu0.dcache.writebacks::total             3230                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338027                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.246272                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.612853                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.359104                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947967                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334482                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334482                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163518                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163518                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163518                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163518                       # number of overall hits
system.cpu0.icache.overall_hits::total         163518                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2482                       # number of overall misses
system.cpu0.icache.overall_misses::total         2482                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166000                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014952                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014952                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014952                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2481                       # number of writebacks
system.cpu0.icache.writebacks::total             2481                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351540000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357326000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1017376000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.278007                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.247771                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.030237                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170406                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722715                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893121                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22216                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1006                       # number of writebacks
system.cpu1.dcache.writebacks::total             1006                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804072                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.348750                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.455323                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375681                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357062500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357227000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.125596                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   271.976131                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149465                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531203                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551011500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560444500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509919500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.818751                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.621276                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.197476                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335198                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621479                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956677                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155990                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12744                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12744                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12744                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12744                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8405                       # number of writebacks
system.cpu3.dcache.writebacks::total             8405                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871178                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.361523                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.509656                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401097                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598652                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     16562                       # number of replacements
system.l2.tags.tagsinuse                  8001.851059                       # Cycle average of tags in use
system.l2.tags.total_refs                       25868                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16562                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.561889                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3856.481234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       153.270467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       346.084199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        12.261468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         9.329783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        72.621369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        36.928007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        50.273765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        16.274713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   868.394345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   623.362114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   178.139800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   290.842026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   513.263714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   974.324056                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.470762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.018710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.042247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.008865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.006137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.106005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.076094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.035503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.062654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.118936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976788                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2835                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958740                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    435132                       # Number of tag accesses
system.l2.tags.data_accesses                   435132                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12642                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12642                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5430                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1373                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         3075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4816                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5116                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          803                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1683                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         3075                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3854                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11305                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          803                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1683                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          938                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          952                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         3075                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3854                       # number of overall hits
system.l2.overall_hits::total                   11305                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8191                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3206                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         2875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4809                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1679                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2964                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          331                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1170                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8866                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16206                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1679                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2964                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          331                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1170                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1196                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8866                       # number of overall misses
system.l2.overall_misses::total                 16206                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4647                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12720                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27511                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4647                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12720                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27511                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.642857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.727273                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.807393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.847724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.871925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856441                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.676471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.280028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.399651                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.503281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.424242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.491537                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.484534                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.676471                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.637831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.551367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.280028                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.697013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.589073                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.676471                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.637831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.551367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.280028                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.697013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.589073                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8662                       # number of writebacks
system.l2.writebacks::total                      8662                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8015                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8662                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6677                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              137                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              31                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8220                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        47995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1590848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1590928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1590928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             31779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   31779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               31779                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33926                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28434                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62360                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301619                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165888                       # Number of instructions committed
system.switch_cpus0.committedOps               165888                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160081                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17158                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160081                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220709                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112845                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62624                       # number of memory refs
system.switch_cpus0.num_load_insts              34130                       # Number of load instructions
system.switch_cpus0.num_store_insts             28494                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230958.708080                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70660.291920                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234270                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765730                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22555                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2863      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95849     57.74%     59.47% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35090     21.14%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28774     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166000                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522803088                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655288348.678350                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867514739.321650                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191809                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808191                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522802974                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520449012.056453                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353961.943547                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523210167                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644087406.485587                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879122760.514412                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636522                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363478                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56238                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6901                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1388                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          763                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          625                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18549                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5509                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             132                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       274880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       529616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       208728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1358880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2958480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16562                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            72810                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.259181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.704494                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62079     85.26%     85.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5484      7.53%     92.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2399      3.29%     96.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2803      3.85%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     45      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              72810                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.042209                       # Number of seconds simulated
sim_ticks                                 42209462500                       # Number of ticks simulated
final_tick                               2304171082000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3103863                       # Simulator instruction rate (inst/s)
host_op_rate                                  3103862                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              645945988                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740608                       # Number of bytes of host memory used
host_seconds                                    65.35                       # Real time elapsed on the host
sim_insts                                   202822354                       # Number of instructions simulated
sim_ops                                     202822354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        19968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       121280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       213824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       726784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    137643904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138791680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       121280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       726784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        18048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        885056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    116614848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116614848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        11356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2150686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2168620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1822107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1822107                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       448809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       473069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2873289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      5065784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     17218509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   3260972679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       427582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       685344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3288165065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       448809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2873289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     17218509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       427582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20968189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2762765529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2762765529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2762765529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       448809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       473069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2873289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      5065784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     17218509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   3260972679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       427582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       685344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6050930594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1533                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     472     32.66%     32.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      4.98%     37.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     43      2.98%     40.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     40.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    857     59.31%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1445                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      472     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      6.79%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      43      4.06%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     472     44.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1060                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             42342837000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2107000      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               65853000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         42416361500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.550758                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.733564                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1215     85.74%     85.74% # number of callpals executed
system.cpu0.kern.callpal::rdps                     88      6.21%     91.95% # number of callpals executed
system.cpu0.kern.callpal::rti                     114      8.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1417                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              116                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              421                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          470.286918                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              19551                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              421                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            46.439430                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   470.286918                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.918529                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.918529                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           127307                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          127307                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        39321                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          39321                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        21807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         21807                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          758                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          648                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          648                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        61128                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           61128                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        61128                       # number of overall hits
system.cpu0.dcache.overall_hits::total          61128                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          471                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          247                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          247                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           38                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           74                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          718                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           718                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          718                       # number of overall misses
system.cpu0.dcache.overall_misses::total          718                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        39792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        39792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        22054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        22054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61846                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.011837                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.011837                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.011200                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011200                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.047739                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.047739                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.102493                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.102493                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011609                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011609                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011609                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011609                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu0.dcache.writebacks::total              186                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              749                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              89184                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              749                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           119.070761                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           390323                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          390323                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       194038                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         194038                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       194038                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          194038                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       194038                       # number of overall hits
system.cpu0.icache.overall_hits::total         194038                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          749                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          749                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          749                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           749                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          749                       # number of overall misses
system.cpu0.icache.overall_misses::total          749                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       194787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       194787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       194787                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       194787                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       194787                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       194787                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003845                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003845                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003845                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003845                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003845                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003845                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          749                       # number of writebacks
system.cpu0.icache.writebacks::total              749                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      45                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1483                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     373     34.19%     34.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     43      3.94%     38.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.09%     38.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    674     61.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1091                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      373     47.28%     47.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      43      5.45%     52.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.13%     52.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     372     47.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  789                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             41712520500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2107000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               35396000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         41750188000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.551929                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.723190                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.21%      1.29% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.17%      1.46% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  983     84.67%     86.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                     86      7.41%     93.54% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     93.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      64      5.51%     99.14% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.78%     99.91% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.09%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1161                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 45                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.022222                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.424242                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65262000     45.04%     45.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            79634500     54.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5501                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.863026                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             102640                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5501                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.658426                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.863026                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.956764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.956764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           265301                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          265301                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        72633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          72633                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        49967                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         49967                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          667                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          667                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          734                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          734                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       122600                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          122600                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       122600                       # number of overall hits
system.cpu1.dcache.overall_hits::total         122600                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3401                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2258                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2258                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           40                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5659                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5659                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5659                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5659                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        76034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        76034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        52225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        52225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       128259                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       128259                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       128259                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       128259                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.044730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044730                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.043236                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043236                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.140464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.140464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.051680                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051680                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.044122                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.044122                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.044122                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044122                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3370                       # number of writebacks
system.cpu1.dcache.writebacks::total             3370                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3149                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999647                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             498993                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3149                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           158.460781                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.001847                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.997800                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000004                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           728029                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          728029                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       359288                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         359288                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       359288                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          359288                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       359288                       # number of overall hits
system.cpu1.icache.overall_hits::total         359288                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3151                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3151                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3151                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3151                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3151                       # number of overall misses
system.cpu1.icache.overall_misses::total         3151                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       362439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       362439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       362439                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       362439                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       362439                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       362439                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008694                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008694                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008694                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008694                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008694                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008694                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3149                       # number of writebacks
system.cpu1.icache.writebacks::total             3149                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     361                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     77531                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   25046     47.89%     47.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.23%     48.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     43      0.08%     48.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  27094     51.80%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               52303                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    23753     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.25%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      43      0.09%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   23752     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                47668                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             38881415000     91.67%     91.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8508500      0.02%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2107000      0.00%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             3524264000      8.31%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         42416406500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.948375                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.876652                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.911382                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.82%      8.82% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.82%     17.65% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.94%     20.59% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.76%     32.35% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.94%     35.29% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.94%     38.24% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.94%     41.18% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.94%     44.12% # number of syscalls executed
system.cpu2.kern.syscall::71                       15     44.12%     88.24% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      2.94%     91.18% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.94%     94.12% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.94%     97.06% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.94%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    34                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  136      0.26%      0.26% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.27% # number of callpals executed
system.cpu2.kern.callpal::swpipl                44290     83.39%     83.66% # number of callpals executed
system.cpu2.kern.callpal::rdps                    720      1.36%     85.02% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     85.02% # number of callpals executed
system.cpu2.kern.callpal::rti                    7850     14.78%     99.80% # number of callpals executed
system.cpu2.kern.callpal::callsys                  49      0.09%     99.89% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.90% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 53      0.10%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 53111                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             7985                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               6417                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               6416                      
system.cpu2.kern.mode_good::user                 6417                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.803507                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.891057                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       20434531000     47.31%     47.31% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         22760453000     52.69%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     136                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2398156                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.345682                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           29129166                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2398156                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.146485                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.838386                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.507296                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.001637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997085                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998722                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         65727592                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        65727592                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7625052                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7625052                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     21456439                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      21456439                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        86669                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        86669                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        97464                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        97464                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     29081491                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        29081491                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     29081491                       # number of overall hits
system.cpu2.dcache.overall_hits::total       29081491                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       658544                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       658544                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1729359                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1729359                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        10875                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        10875                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           71                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2387903                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2387903                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2387903                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2387903                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8283596                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8283596                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     23185798                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23185798                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        97544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        97544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        97535                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        97535                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     31469394                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31469394                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     31469394                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31469394                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.079500                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.079500                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.074587                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.074587                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.111488                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.111488                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000728                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000728                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.075880                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.075880                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.075880                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.075880                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1808999                       # number of writebacks
system.cpu2.dcache.writebacks::total          1808999                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           195375                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           69432517                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           195375                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           355.380765                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.573692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.426308                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.003074                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.996926                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        167294137                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       167294137                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     83354006                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       83354006                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     83354006                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        83354006                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     83354006                       # number of overall hits
system.cpu2.icache.overall_hits::total       83354006                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       195375                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       195375                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       195375                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        195375                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       195375                       # number of overall misses
system.cpu2.icache.overall_misses::total       195375                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     83549381                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     83549381                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     83549381                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     83549381                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     83549381                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     83549381                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002338                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002338                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002338                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002338                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002338                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002338                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       195375                       # number of writebacks
system.cpu2.icache.writebacks::total           195375                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       933                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     249     29.68%     29.68% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     43      5.13%     34.80% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.36%     35.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    544     64.84%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 839                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      249     45.86%     45.86% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      43      7.92%     53.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.55%     54.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     248     45.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  543                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             41927096000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2107000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               27271500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         41956826000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.455882                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.647199                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.34%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  749     84.54%     84.88% # number of callpals executed
system.cpu3.kern.callpal::rdps                     89     10.05%     94.92% # number of callpals executed
system.cpu3.kern.callpal::rti                      45      5.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   886                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               48                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              804                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          442.810402                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4933                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              804                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.135572                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   442.810402                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.864864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.864864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            64798                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           64798                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        18738                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          18738                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        11529                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         11529                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          172                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          162                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        30267                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           30267                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        30267                       # number of overall hits
system.cpu3.dcache.overall_hits::total          30267                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          832                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          832                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          332                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           35                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           36                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1164                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1164                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1164                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1164                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        19570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        19570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        11861                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        11861                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        31431                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        31431                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        31431                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        31431                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.042514                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.042514                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.027991                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.027991                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.169082                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.169082                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.181818                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.181818                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.037034                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037034                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.037034                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037034                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          374                       # number of writebacks
system.cpu3.dcache.writebacks::total              374                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1356                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              69886                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1356                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            51.538348                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           189312                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          189312                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        92622                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          92622                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        92622                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           92622                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        92622                       # number of overall hits
system.cpu3.icache.overall_hits::total          92622                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1356                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1356                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1356                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1356                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1356                       # number of overall misses
system.cpu3.icache.overall_misses::total         1356                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        93978                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        93978                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        93978                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        93978                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        93978                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        93978                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.014429                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014429                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.014429                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014429                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.014429                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014429                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1356                       # number of writebacks
system.cpu3.icache.writebacks::total             1356                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2025                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2025                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179935                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179935                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11366854                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               177782                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177782                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600038                       # Number of tag accesses
system.iocache.tags.data_accesses             1600038                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          374                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              374                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          374                       # number of demand (read+write) misses
system.iocache.demand_misses::total               374                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          374                       # number of overall misses
system.iocache.overall_misses::total              374                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          374                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            374                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          374                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             374                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          374                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            374                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2172340                       # number of replacements
system.l2.tags.tagsinuse                  7860.014760                       # Cycle average of tags in use
system.l2.tags.total_refs                     1218085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2172340                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.560725                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5599.944822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.284089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.823664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.669893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.162056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.986803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.955278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         4.859687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.084643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     1.476798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     1.463759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    15.126926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    16.453550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   199.537198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2010.879372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     2.479471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     1.826750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.683587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.002008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.024358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.245469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.959474                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4878                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44551671                       # Number of tag accesses
system.l2.tags.data_accesses                 44551671                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1812929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1812929                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       132521                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           132521                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   23                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        94982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95328                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1256                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       184019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             186802                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       151821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          401                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            153843                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          453                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          123                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1256                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       184019                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       246803                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1074                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          430                       # number of demand (read+write) hits
system.l2.demand_hits::total                   435973                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          453                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          123                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1256                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1815                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       184019                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       246803                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1074                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          430                       # number of overall hits
system.l2.overall_hits::total                  435973                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                261                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              109                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1634198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1636283                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1895                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        11356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13829                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       516622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          518644                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          296                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          312                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1895                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3342                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        11356                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2150820                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          282                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          453                       # number of demand (read+write) misses
system.l2.demand_misses::total                2168756                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          296                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          312                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1895                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3342                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        11356                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2150820                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          282                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          453                       # number of overall misses
system.l2.overall_misses::total               2168756                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1812929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1812929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       132521                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       132521                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              284                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1729180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1731611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         3151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       195375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         200631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       668443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        672487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          749                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          435                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3151                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5157                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       195375                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2397623                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1356                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          883                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2604729                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          749                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          435                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3151                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5157                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       195375                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2397623                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1356                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          883                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2604729                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.934524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.972973                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.717949                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.919014                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.939655                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.966102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.852735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.945071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.875536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944948                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.395194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.601396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.058124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.207965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.068928                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.678191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.502982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.772874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.383077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.771233                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.395194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.717241                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.601396                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.648051                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.058124                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.897063                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.207965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.513024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.832623                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.395194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.717241                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.601396                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.648051                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.058124                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.897063                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.207965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.513024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.832623                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1644699                       # number of writebacks
system.l2.writebacks::total                   1644699                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1651                       # Transaction distribution
system.membus.trans_dist::ReadResp             534498                       # Transaction distribution
system.membus.trans_dist::WriteReq               2527                       # Transaction distribution
system.membus.trans_dist::WriteResp              2527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1822107                       # Transaction distribution
system.membus.trans_dist::CleanEvict           515367                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              564                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            214                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             490                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1636281                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1636163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        532847                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       532972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       532972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6498724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6507080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7040052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11378048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11378048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9750                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    244053440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    244063190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               255441238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4689356                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4689356    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4689356                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               40874                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              23180                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               64054                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              21845                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          21845                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                84832847                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             194787                       # Number of instructions committed
system.switch_cpus0.committedOps               194787                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       186941                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              13275                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        13283                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              186941                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       246410                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       145997                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                64242                       # number of memory refs
system.switch_cpus0.num_load_insts              41018                       # Number of load instructions
system.switch_cpus0.num_store_insts             23224                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      84637152.150841                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      195694.849159                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002307                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997693                       # Percentage of idle cycles
system.switch_cpus0.Branches                    29724                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          849      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           120197     61.71%     62.14% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             425      0.22%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           43184     22.17%     84.53% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          23310     11.97%     96.50% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          6822      3.50%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            194787                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               76680                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           34510                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              53022                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              129702                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           54814                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             172757                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         172878                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                83499973                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             362282                       # Number of instructions committed
system.switch_cpus1.committedOps               362282                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       349887                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              10533                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        36387                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              349887                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_int_register_reads       479138                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       256392                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               130076                       # number of memory refs
system.switch_cpus1.num_load_insts              76939                       # Number of load instructions
system.switch_cpus1.num_store_insts             53137                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      83141403.209975                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      358569.790025                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.004294                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.995706                       # Percentage of idle cycles
system.switch_cpus1.Branches                    50663                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5808      1.60%      1.60% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           217271     59.95%     61.55% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             427      0.12%     61.67% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           78242     21.59%     83.27% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          53418     14.74%     98.01% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          7224      1.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            362439                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             8380244                       # DTB read hits
system.switch_cpus2.dtb.read_misses              6181                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3593526                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           23292818                       # DTB write hits
system.switch_cpus2.dtb.write_misses            17749                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13387219                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            31673062                       # DTB hits
system.switch_cpus2.dtb.data_misses             23930                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        16980745                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           46327981                       # ITB hits
system.switch_cpus2.itb.fetch_misses              306                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       46328287                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                84833185                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           83525430                       # Number of instructions committed
system.switch_cpus2.committedOps             83525430                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     76132209                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          5601                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             753246                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      6665416                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            76132209                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 5601                       # number of float instructions
system.switch_cpus2.num_int_register_reads    111431946                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     44637057                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1298                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1318                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             31699583                       # number of memory refs
system.switch_cpus2.num_load_insts            8388550                       # Number of load instructions
system.switch_cpus2.num_store_insts          23311033                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      873863.882782                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      83959321.117218                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.989699                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.010301                       # Percentage of idle cycles
system.switch_cpus2.Branches                  7598155                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      7020493      8.40%      8.40% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         44110352     52.80%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           59587      0.07%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           3254      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             50      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             19      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         8516724     10.19%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       23321688     27.91%     99.38% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        517213      0.62%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          83549381                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               19764                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              12113                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               31877                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              10816                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          10816                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                83913700                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              93976                       # Number of instructions committed
system.switch_cpus3.committedOps                93976                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        90202                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               3862                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         7376                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               90202                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads       123745                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        69692                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                31950                       # number of memory refs
system.switch_cpus3.num_load_insts              19783                       # Number of load instructions
system.switch_cpus3.num_store_insts             12167                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      83820332.146277                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      93367.853723                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001113                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998887                       # Percentage of idle cycles
system.switch_cpus3.Branches                    12998                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          616      0.66%      0.66% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            56873     60.52%     61.17% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             305      0.32%     61.50% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.01%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           20189     21.48%     82.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          12173     12.95%     95.94% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          3811      4.06%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             93978                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5212864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2548558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       188564                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12760                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6924                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5836                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1651                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            876587                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2527                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1812929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       132521                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          530264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             467                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           221                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1731729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1731729                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        200631                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       674305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        16402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       520132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7141939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7698776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        67072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        51038                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       338688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       579752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     20784448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    269296212                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       131520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        96380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291345110                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2527904                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7744946                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062898                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.371134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7470647     96.46%     96.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 152700      1.97%     98.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31424      0.41%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  89109      1.15%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1066      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7744946                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.531302                       # Number of seconds simulated
sim_ticks                                531302423500                       # Number of ticks simulated
final_tick                               2835473505500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1687554                       # Simulator instruction rate (inst/s)
host_op_rate                                  1687554                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              265748688                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741632                       # Number of bytes of host memory used
host_seconds                                  1999.27                       # Real time elapsed on the host
sim_insts                                  3373869486                       # Number of instructions simulated
sim_ops                                    3373869486                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      4589760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     41548416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      4905728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     41273088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      3527488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     33770560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      4311040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     40815296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          174741376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      4589760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      4905728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      3527488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      4311040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17334016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    118448256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       118448256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        71715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       649194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        76652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       644892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        55117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       527665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        67360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       637739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2730334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1850754                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1850754                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      8638696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     78201066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      9233400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     77682853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      6639322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     63561841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      8114098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     76821212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             328892488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      8638696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      9233400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      6639322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      8114098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32625517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       222939424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222939424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       222939424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      8638696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     78201066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      9233400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     77682853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      6639322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     63561841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      8114098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     76821212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            551831912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     172                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     96302                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    8999     35.43%     35.43% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.08%     35.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    544      2.14%     37.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1187      4.67%     42.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  14647     57.67%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               25397                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     8999     45.86%     45.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.10%     45.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     544      2.77%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1187      6.05%     54.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    8871     45.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                19621                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            530077819000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               26656000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              220747000      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              975609500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        531302331500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.605653                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.772572                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2      0.69%      0.69% # number of syscalls executed
system.cpu0.kern.syscall::17                       12      4.15%      4.84% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      0.69%      5.54% # number of syscalls executed
system.cpu0.kern.syscall::73                        8      2.77%      8.30% # number of syscalls executed
system.cpu0.kern.syscall::74                       70     24.22%     32.53% # number of syscalls executed
system.cpu0.kern.syscall::75                      195     67.47%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   289                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  872      2.41%      2.41% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1568      4.33%      6.74% # number of callpals executed
system.cpu0.kern.callpal::tbi                      11      0.03%      6.77% # number of callpals executed
system.cpu0.kern.callpal::swpipl                20073     55.41%     62.18% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1386      3.83%     66.00% # number of callpals executed
system.cpu0.kern.callpal::rti                    3581      9.89%     75.89% # number of callpals executed
system.cpu0.kern.callpal::callsys                 373      1.03%     76.92% # number of callpals executed
system.cpu0.kern.callpal::imb                      11      0.03%     76.95% # number of callpals executed
system.cpu0.kern.callpal::rdunique               8350     23.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 36225                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             5146                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               3373                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               3372                      
system.cpu0.kern.mode_good::user                 3373                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.655266                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.791760                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       91779899000     16.00%     16.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        481962410500     84.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1568                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          5585681                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.510488                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          288561143                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5585681                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            51.660871                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   506.510488                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.989278                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989278                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          296                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        593840553                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       593840553                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    206301374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      206301374                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     82090517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      82090517                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        47983                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        47983                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        51047                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        51047                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    288391891                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       288391891                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    288391891                       # number of overall hits
system.cpu0.dcache.overall_hits::total      288391891                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      4274800                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4274800                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1334713                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1334713                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         9999                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9999                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         6764                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6764                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      5609513                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5609513                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      5609513                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5609513                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    210576174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    210576174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     83425230                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     83425230                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        57982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        57982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        57811                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        57811                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    294001404                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    294001404                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    294001404                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    294001404                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.020300                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020300                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.015999                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015999                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.172450                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.172450                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.117002                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.117002                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019080                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019080                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019080                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019080                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      5171795                       # number of writebacks
system.cpu0.dcache.writebacks::total          5171795                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           444806                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          948810196                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           444806                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2133.087674                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1942358522                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1942358522                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    970512052                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      970512052                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    970512052                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       970512052                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    970512052                       # number of overall hits
system.cpu0.icache.overall_hits::total      970512052                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       444806                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       444806                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       444806                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        444806                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       444806                       # number of overall misses
system.cpu0.icache.overall_misses::total       444806                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    970956858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    970956858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    970956858                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    970956858                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    970956858                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    970956858                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000458                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000458                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000458                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000458                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000458                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000458                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       444806                       # number of writebacks
system.cpu0.icache.writebacks::total           444806                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     315                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    100989                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   12263     40.33%     40.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    544      1.79%     42.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    980      3.22%     45.34% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  16623     54.66%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               30410                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    12263     47.55%     47.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     544      2.11%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     980      3.80%     53.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   12003     46.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                25790                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            530584855000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               26656000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              186630000      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              958832000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        531756973000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.722072                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.848076                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2      0.43%      0.43% # number of syscalls executed
system.cpu1.kern.syscall::17                        6      1.29%      1.72% # number of syscalls executed
system.cpu1.kern.syscall::74                       60     12.90%     14.62% # number of syscalls executed
system.cpu1.kern.syscall::75                      397     85.38%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   465                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 1410      3.33%      3.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1500      3.54%      6.87% # number of callpals executed
system.cpu1.kern.callpal::tbi                      11      0.03%      6.89% # number of callpals executed
system.cpu1.kern.callpal::swpipl                24504     57.83%     64.73% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1566      3.70%     68.42% # number of callpals executed
system.cpu1.kern.callpal::rti                    4388     10.36%     78.78% # number of callpals executed
system.cpu1.kern.callpal::callsys                 524      1.24%     80.02% # number of callpals executed
system.cpu1.kern.callpal::imb                      11      0.03%     80.04% # number of callpals executed
system.cpu1.kern.callpal::rdunique               8456     19.96%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 42370                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             5309                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               4058                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                579                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               4097                      
system.cpu1.kern.mode_good::user                 4058                      
system.cpu1.kern.mode_good::idle                   39                      
system.cpu1.kern.mode_switch_good::kernel     0.771708                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.067358                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.823849                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4673114500      0.82%      0.82% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        469417362000     81.87%     82.69% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         99271726000     17.31%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1500                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5578611                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.161988                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          285323039                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5578611                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.145893                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   506.161988                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.988598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        587411174                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       587411174                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    202592540                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      202592540                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     82588348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      82588348                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        56283                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        56283                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        60577                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        60577                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    285180888                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       285180888                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    285180888                       # number of overall hits
system.cpu1.dcache.overall_hits::total      285180888                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      4157927                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4157927                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1434812                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1434812                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        10412                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        10412                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         5952                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5952                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      5592739                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5592739                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      5592739                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5592739                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    206750467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    206750467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     84023160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     84023160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        66695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        66695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        66529                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        66529                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    290773627                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    290773627                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    290773627                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    290773627                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.020111                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020111                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.017076                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.017076                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.156114                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156114                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.089465                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.089465                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.019234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.019234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019234                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      5186693                       # number of writebacks
system.cpu1.dcache.writebacks::total          5186693                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           474259                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          904912232                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           474259                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1908.054949                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          340                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1897296037                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1897296037                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    947936630                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      947936630                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    947936630                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       947936630                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    947936630                       # number of overall hits
system.cpu1.icache.overall_hits::total      947936630                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       474259                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       474259                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       474259                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        474259                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       474259                       # number of overall misses
system.cpu1.icache.overall_misses::total       474259                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    948410889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    948410889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    948410889                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    948410889                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    948410889                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    948410889                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000500                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000500                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000500                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000500                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000500                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       474259                       # number of writebacks
system.cpu1.icache.writebacks::total           474259                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     874                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     76572                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   11374     39.52%     39.52% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    544      1.89%     41.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1357      4.71%     46.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  15508     53.88%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               28783                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    11374     46.83%     46.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     544      2.24%     49.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1357      5.59%     54.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   11012     45.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                24287                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            530130429000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               26656000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              221085000      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              914411000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        531292581000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.710085                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.843797                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      0.53%      0.53% # number of syscalls executed
system.cpu2.kern.syscall::17                        8      2.12%      2.65% # number of syscalls executed
system.cpu2.kern.syscall::71                       12      3.17%      5.82% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      0.53%      6.35% # number of syscalls executed
system.cpu2.kern.syscall::74                       44     11.64%     17.99% # number of syscalls executed
system.cpu2.kern.syscall::75                      310     82.01%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   378                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 1135      3.07%      3.07% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 1498      4.05%      7.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                      11      0.03%      7.15% # number of callpals executed
system.cpu2.kern.callpal::swpipl                23176     62.71%     69.87% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1450      3.92%     73.79% # number of callpals executed
system.cpu2.kern.callpal::rti                    4002     10.83%     84.62% # number of callpals executed
system.cpu2.kern.callpal::callsys                 428      1.16%     85.78% # number of callpals executed
system.cpu2.kern.callpal::imb                      11      0.03%     85.81% # number of callpals executed
system.cpu2.kern.callpal::rdunique               5245     14.19%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 36956                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             5501                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3111                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               3112                      
system.cpu2.kern.mode_good::user                 3111                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.565715                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.722596                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      220018972000     42.04%     42.04% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        303396176500     57.96%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    1498                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          3711963                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          482.274253                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          193594537                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3711963                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.154221                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   482.274253                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.941942                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.941942                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          295                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        398210644                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       398210644                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    136720923                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      136720923                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     56676775                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      56676775                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        41683                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        41683                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        45065                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        45065                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    193397698                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       193397698                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    193397698                       # number of overall hits
system.cpu2.dcache.overall_hits::total      193397698                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2824131                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2824131                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       912803                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       912803                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         9434                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9434                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         5904                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5904                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3736934                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3736934                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3736934                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3736934                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    139545054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    139545054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     57589578                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     57589578                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        51117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        51117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        50969                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        50969                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    197134632                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    197134632                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    197134632                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    197134632                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.020238                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020238                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.015850                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.015850                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.184557                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.184557                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.115835                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.115835                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018956                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018956                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018956                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018956                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3422069                       # number of writebacks
system.cpu2.dcache.writebacks::total          3422069                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           303268                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          606766134                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           303268                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2000.758847                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1230921782                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1230921782                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    615005989                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      615005989                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    615005989                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       615005989                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    615005989                       # number of overall hits
system.cpu2.icache.overall_hits::total      615005989                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       303268                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       303268                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       303268                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        303268                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       303268                       # number of overall misses
system.cpu2.icache.overall_misses::total       303268                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    615309257                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    615309257                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    615309257                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    615309257                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    615309257                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    615309257                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000493                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000493                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000493                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000493                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000493                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000493                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       303268                       # number of writebacks
system.cpu2.icache.writebacks::total           303268                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     538                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    118464                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   12242     35.99%     35.99% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    544      1.60%     37.59% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   2259      6.64%     44.23% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  18973     55.77%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               34018                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    12242     43.67%     43.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     544      1.94%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    2259      8.06%     53.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   12988     46.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                28033                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            529843804500     99.64%     99.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               26656000      0.01%     99.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              254839500      0.05%     99.69% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1626861500      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        531752161500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.684552                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.824064                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         6      1.83%      1.83% # number of syscalls executed
system.cpu3.kern.syscall::17                       25      7.62%      9.45% # number of syscalls executed
system.cpu3.kern.syscall::71                        1      0.30%      9.76% # number of syscalls executed
system.cpu3.kern.syscall::73                        5      1.52%     11.28% # number of syscalls executed
system.cpu3.kern.syscall::74                      285     86.89%     98.17% # number of syscalls executed
system.cpu3.kern.syscall::75                        6      1.83%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   328                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  974      1.43%      1.43% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 2471      3.62%      5.05% # number of callpals executed
system.cpu3.kern.callpal::tbi                      11      0.02%      5.06% # number of callpals executed
system.cpu3.kern.callpal::swpipl                28170     41.26%     46.33% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1409      2.06%     48.39% # number of callpals executed
system.cpu3.kern.callpal::rti                    4127      6.05%     54.44% # number of callpals executed
system.cpu3.kern.callpal::callsys                1710      2.50%     56.94% # number of callpals executed
system.cpu3.kern.callpal::imb                      11      0.02%     56.96% # number of callpals executed
system.cpu3.kern.callpal::rdunique              29384     43.04%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 68267                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             6598                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               3567                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               3567                      
system.cpu3.kern.mode_good::user                 3567                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.540618                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.701820                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      251618042500     44.45%     44.45% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        314468180500     55.55%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    2471                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1099453                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          497.670882                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           92743639                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1099453                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            84.354346                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   497.670882                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.972013                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.972013                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        188840604                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       188840604                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     74998750                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       74998750                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     17549515                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17549515                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        83018                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        83018                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        88675                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        88675                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     92548265                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        92548265                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     92548265                       # number of overall hits
system.cpu3.dcache.overall_hits::total       92548265                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       668855                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       668855                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       450765                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       450765                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        12874                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        12874                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         6721                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6721                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1119620                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1119620                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1119620                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1119620                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     75667605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     75667605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     18000280                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     18000280                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        95892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        95892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        95396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        95396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     93667885                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     93667885                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     93667885                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     93667885                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008839                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008839                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.025042                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025042                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.134255                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.134255                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.070454                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.070454                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011953                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011953                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011953                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011953                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       657240                       # number of writebacks
system.cpu3.dcache.writebacks::total           657240                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           312762                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          635953618                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           312762                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2033.346820                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1273379660                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1273379660                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    636220687                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      636220687                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    636220687                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       636220687                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    636220687                       # number of overall hits
system.cpu3.icache.overall_hits::total      636220687                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       312762                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       312762                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       312762                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        312762                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       312762                       # number of overall misses
system.cpu3.icache.overall_misses::total       312762                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    636533449                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    636533449                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    636533449                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    636533449                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    636533449                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    636533449                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000491                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000491                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000491                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000491                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000491                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000491                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       312762                       # number of writebacks
system.cpu3.icache.writebacks::total           312762                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  122                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 122                       # Transaction distribution
system.iobus.trans_dist::WriteReq               11041                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11041                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        21956                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        22326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   22326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        87824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        88149                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    88149                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2894854                       # number of replacements
system.l2.tags.tagsinuse                  7969.819932                       # Cycle average of tags in use
system.l2.tags.total_refs                    26607948                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2894854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.191465                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4678.052250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   194.446321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   763.295001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   170.526763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   758.772746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    88.390486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   508.750905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   159.545142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   648.040318                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.571051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.023736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.093176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.020816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.092624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.010790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.062103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.079106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972878                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8015                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978394                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 278219662                       # Number of tag accesses
system.l2.tags.data_accesses                278219662                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     14437797                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14437797                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       666550                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           666550                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          841                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          199                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          362                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          540                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1942                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          385                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          248                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          139                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          222                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                994                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data      1029789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data      1121694                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       662128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       139855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2953466                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       373091                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       397607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       248151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       245402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1264251                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      3901701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      3808726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      2522487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       324718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10557632                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       373091                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      4931490                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       397607                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      4930420                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       248151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      3184615                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       245402                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       464573                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14775349                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       373091                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      4931490                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       397607                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      4930420                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       248151                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      3184615                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       245402                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       464573                       # number of overall hits
system.l2.overall_hits::total                14775349                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         7866                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         2742                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         5700                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         5905                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              22213                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1543                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         1320                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         1395                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         1316                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5574                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       288473                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       305215                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       238265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       298658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1130611                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        71715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        76652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        55117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        67360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           270844                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       360738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       339692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       289445                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       339148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1329023                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        71715                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       649211                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        76652                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       644907                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        55117                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       527710                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        67360                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       637806                       # number of demand (read+write) misses
system.l2.demand_misses::total                2730478                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        71715                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       649211                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        76652                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       644907                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        55117                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       527710                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        67360                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       637806                       # number of overall misses
system.l2.overall_misses::total               2730478                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     14437797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14437797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       666550                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       666550                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         8707                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2941                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         6062                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         6445                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24155                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1928                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         1568                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         1534                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         1538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6568                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1318262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1426909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       900393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       438513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4084077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       444806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       474259                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       303268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       312762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1535095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      4262439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      4148418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2811932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       663866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11886655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       444806                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      5580701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       474259                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5575327                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       303268                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      3712325                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       312762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1102379                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17505827                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       444806                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      5580701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       474259                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5575327                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       303268                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      3712325                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       312762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1102379                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17505827                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.903411                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.932336                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.940284                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.916214                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.919603                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.800311                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.841837                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.909387                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.855657                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.848660                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.218828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.213899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.264623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.681070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.276834                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.161228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.161625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.181744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.215371                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.176435                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.084632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.081885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.102935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.510868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.111808                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.161228                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.116331                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.161625                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.115672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.181744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.142151                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.215371                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.578572                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155975                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.161228                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.116331                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.161625                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.115672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.181744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.142151                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.215371                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.578572                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155975                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1850754                       # number of writebacks
system.l2.writebacks::total                   1850754                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 122                       # Transaction distribution
system.membus.trans_dist::ReadResp            1599989                       # Transaction distribution
system.membus.trans_dist::WriteReq              11041                       # Transaction distribution
system.membus.trans_dist::WriteResp             11041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1850754                       # Transaction distribution
system.membus.trans_dist::CleanEvict           715391                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            36630                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          24347                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           27931                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1141055                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1130467                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1599867                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        22326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8126309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8148635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8148635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        88149                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    293189632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    293277781                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               293277781                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5379207                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5379207    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5379207                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           210605730                       # DTB read hits
system.switch_cpus0.dtb.read_misses             39652                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       209621795                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           83482073                       # DTB write hits
system.switch_cpus0.dtb.write_misses             8102                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       81403415                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           294087803                       # DTB hits
system.switch_cpus0.dtb.data_misses             47754                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       291025210                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          964379553                       # ITB hits
system.switch_cpus0.itb.fetch_misses            10580                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      964390133                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1062605019                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          970909104                       # Number of instructions committed
system.switch_cpus0.committedOps            970909104                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    893656925                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        375561                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             785039                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     71089414                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           893656925                       # number of integer instructions
system.switch_cpus0.num_fp_insts               375561                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1320114641                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    736423791                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        51083                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        51223                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            294171404                       # number of memory refs
system.switch_cpus0.num_load_insts          210673930                       # Number of load instructions
system.switch_cpus0.num_store_insts          83497474                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      91637595.832871                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      970967423.167129                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.913761                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.086239                       # Percentage of idle cycles
system.switch_cpus0.Branches                 77077468                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     71870373      7.40%      7.40% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        603305868     62.14%     69.54% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          471445      0.05%     69.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     69.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         318718      0.03%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          13675      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           4078      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       210776205     21.71%     91.33% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       83501293      8.60%     99.93% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        695203      0.07%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         970956858                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           206790124                       # DTB read hits
system.switch_cpus1.dtb.read_misses             35449                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       205571389                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           84089679                       # DTB write hits
system.switch_cpus1.dtb.write_misses             9863                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       80970348                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           290879803                       # DTB hits
system.switch_cpus1.dtb.data_misses             45312                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       286541737                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          939362907                       # ITB hits
system.switch_cpus1.itb.fetch_misses            11789                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      939374696                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1063514321                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          948365577                       # Number of instructions committed
system.switch_cpus1.committedOps            948365577                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    872973569                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        416461                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             848960                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     69484024                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           872973569                       # number of integer instructions
system.switch_cpus1.num_fp_insts               416461                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1288877562                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    716755363                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads        67693                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        67799                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            290959581                       # number of memory refs
system.switch_cpus1.num_load_insts          206852611                       # Number of load instructions
system.switch_cpus1.num_store_insts          84106970                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      114280211.770248                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      949234109.229752                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.892545                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.107455                       # Percentage of idle cycles
system.switch_cpus1.Branches                 75366508                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     70134880      7.39%      7.39% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        585602489     61.75%     69.14% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          508225      0.05%     69.19% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     69.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         345120      0.04%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          19372      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           5807      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       206981219     21.82%     91.06% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       84111280      8.87%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        702497      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         948410889                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           139575686                       # DTB read hits
system.switch_cpus2.dtb.read_misses             23777                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       138448895                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           57640122                       # DTB write hits
system.switch_cpus2.dtb.write_misses             6858                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       54952384                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           197215808                       # DTB hits
system.switch_cpus2.dtb.data_misses             30635                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       193401279                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          607297706                       # ITB hits
system.switch_cpus2.itb.fetch_misses             7376                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      607305082                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1062586025                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          615278622                       # Number of instructions committed
system.switch_cpus2.committedOps            615278622                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    566512445                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        259655                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             608303                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     43762937                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           566512445                       # number of integer instructions
system.switch_cpus2.num_fp_insts               259655                       # number of float instructions
system.switch_cpus2.num_int_register_reads    832320108                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    463566386                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        31677                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        31787                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            197274162                       # number of memory refs
system.switch_cpus2.num_load_insts          139619948                       # Number of load instructions
system.switch_cpus2.num_store_insts          57654214                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      447281164.135740                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      615304860.864260                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.579064                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.420936                       # Percentage of idle cycles
system.switch_cpus2.Branches                 47234348                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     45731473      7.43%      7.43% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        371089606     60.31%     67.74% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          350701      0.06%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         224202      0.04%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           8386      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           2617      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.84% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       139725680     22.71%     90.55% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       57658225      9.37%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        518367      0.08%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         615309257                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            75708058                       # DTB read hits
system.switch_cpus3.dtb.read_misses             33081                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        74381502                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           18092448                       # DTB write hits
system.switch_cpus3.dtb.write_misses             6539                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       16579244                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            93800506                       # DTB hits
system.switch_cpus3.dtb.data_misses             39620                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        90960746                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          629504353                       # ITB hits
system.switch_cpus3.itb.fetch_misses             8856                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      629513209                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1063504861                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          636493829                       # Number of instructions committed
system.switch_cpus3.committedOps            636493829                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    620722686                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses        211533                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             531519                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     25969289                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           620722686                       # number of integer instructions
system.switch_cpus3.num_fp_insts               211533                       # number of float instructions
system.switch_cpus3.num_int_register_reads    953418794                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    576188792                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads       125111                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       126150                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             93905673                       # number of memory refs
system.switch_cpus3.num_load_insts           75796578                       # Number of load instructions
system.switch_cpus3.num_store_insts          18109095                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      426423950.495970                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      637080910.504030                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.599039                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.400961                       # Percentage of idle cycles
system.switch_cpus3.Branches                 27005483                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     14985833      2.35%      2.35% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        526693589     82.74%     85.10% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           32321      0.01%     85.10% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     85.10% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd          51894      0.01%     85.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     85.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          26853      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv           8905      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        75944910     11.93%     97.05% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       18113247      2.85%     99.89% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        675897      0.11%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         636533449                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     35172764                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17025078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1783456                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         377519                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       251250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       126269                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                122                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          13503649                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             11041                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            11041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14437797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       666550                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1262206                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           38428                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         25341                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          63769                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4094665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4094665                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1535095                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11968432                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1068320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16754003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1139782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16709547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       728145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     11168867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       800493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3343644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              51712801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     39904896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    689810301                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     42593472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    690209984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     27192128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    458215648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     31214784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    113909432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2093050645                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2894854                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         38078781                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.118482                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.464945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35258807     92.59%     92.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1549092      4.07%     96.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 864799      2.27%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 391413      1.03%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14618      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     52      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38078781                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027999                       # Number of seconds simulated
sim_ticks                                 27999084000                       # Number of ticks simulated
final_tick                               2863472589500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               85738909                       # Simulator instruction rate (inst/s)
host_op_rate                                 85738859                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              699866363                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741632                       # Number of bytes of host memory used
host_seconds                                    40.01                       # Real time elapsed on the host
sim_insts                                  3430095114                       # Number of instructions simulated
sim_ops                                    3430095114                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       158528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       592640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       598848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     23533504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        28480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        82304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25005376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       158528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         6080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       598848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        28480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        791936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12362688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12362688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         9357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       367711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              390709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        193167                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             193167                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5661900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     21166407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       217150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       178292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     21388128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    840509782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1017176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      2939525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             893078359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5661900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       217150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     21388128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1017176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28284354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       441539016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            441539016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       441539016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5661900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     21166407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       217150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       178292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     21388128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    840509782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1017176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      2939525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1334617375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      34                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2603                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     704     39.13%     39.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      5.11%     44.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     29      1.61%     45.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     45.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    973     54.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1799                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      702     46.03%     46.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      6.03%     52.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      29      1.90%     53.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.07%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     701     45.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1525                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             27912341000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.02%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1421000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               78244500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         27999018500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997159                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.720452                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.847693                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      7.14%      7.14% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      7.14%     14.29% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      7.14%     21.43% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      7.14%     28.57% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      7.14%     35.71% # number of syscalls executed
system.cpu0.kern.syscall::45                        4     28.57%     64.29% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     28.57%     92.86% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      7.14%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    14                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.16%      0.16% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   54      2.95%      3.11% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1454     79.41%     82.52% # number of callpals executed
system.cpu0.kern.callpal::rdps                     70      3.82%     86.35% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.05%     86.40% # number of callpals executed
system.cpu0.kern.callpal::rti                     223     12.18%     98.58% # number of callpals executed
system.cpu0.kern.callpal::callsys                  18      0.98%     99.56% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.11%     99.67% # number of callpals executed
system.cpu0.kern.callpal::rdunique                  6      0.33%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1831                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              277                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 99                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 99                      
system.cpu0.kern.mode_good::user                   99                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.357401                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.526596                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       27922665000     99.73%     99.73% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            76353500      0.27%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      54                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            13627                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          430.485211                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             231615                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            14139                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.381286                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   430.485211                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.840791                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.840791                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           490086                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          490086                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       116000                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         116000                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       103954                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        103954                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2022                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2022                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2064                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2064                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       219954                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          219954                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       219954                       # number of overall hits
system.cpu0.dcache.overall_hits::total         219954                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6537                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7268                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7268                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          205                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           67                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13805                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13805                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13805                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13805                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       122537                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       122537                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       111222                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       111222                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2131                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2131                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       233759                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       233759                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       233759                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       233759                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.053347                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.053347                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.065347                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065347                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.092052                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092052                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.031441                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.031441                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.059057                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059057                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.059057                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059057                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8763                       # number of writebacks
system.cpu0.dcache.writebacks::total             8763                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6260                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22510731                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6772                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3324.089043                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1318588                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1318588                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       649901                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         649901                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       649901                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          649901                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       649901                       # number of overall hits
system.cpu0.icache.overall_hits::total         649901                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         6262                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6262                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         6262                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6262                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         6262                       # number of overall misses
system.cpu0.icache.overall_misses::total         6262                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       656163                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       656163                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       656163                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       656163                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       656163                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       656163                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.009543                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009543                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.009543                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009543                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.009543                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009543                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         6260                       # number of writebacks
system.cpu0.icache.writebacks::total             6260                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       519                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     123     26.68%     26.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     29      6.29%     32.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.22%     33.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    308     66.81%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 461                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      123     44.73%     44.73% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      29     10.55%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.36%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     122     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  275                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             27796509000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1421000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               15356500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         27813451000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.396104                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.596529                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  401     82.00%     82.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                     58     11.86%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rti                      30      6.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   489                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 30                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              150                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          477.934281                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              27929                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              572                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            48.826923                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   477.934281                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.933465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            28251                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           28251                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         8746                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8746                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         4839                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4839                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           97                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           85                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        13585                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           13585                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        13585                       # number of overall hits
system.cpu1.dcache.overall_hits::total          13585                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          182                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          182                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           42                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           10                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          224                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           224                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          224                       # number of overall misses
system.cpu1.dcache.overall_misses::total          224                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         8928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         4881                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         4881                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        13809                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        13809                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        13809                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        13809                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.020385                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020385                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.008605                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008605                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.093458                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.093458                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.182692                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.182692                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016221                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016221                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016221                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016221                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           62                       # number of writebacks
system.cpu1.dcache.writebacks::total               62                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              245                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           43161142                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              757                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         57016.039630                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            80859                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           80859                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        40062                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          40062                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        40062                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           40062                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        40062                       # number of overall hits
system.cpu1.icache.overall_hits::total          40062                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          245                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          245                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           245                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          245                       # number of overall misses
system.cpu1.icache.overall_misses::total          245                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        40307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        40307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        40307                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        40307                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        40307                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        40307                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006078                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006078                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006078                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006078                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006078                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006078                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          245                       # number of writebacks
system.cpu1.icache.writebacks::total              245                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    129578                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   28612     49.59%     49.59% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      6      0.01%     49.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     29      0.05%     49.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     49.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  29045     50.34%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               57693                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    28612     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       6      0.01%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      29      0.05%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   28611     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                57259                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             25706971000     92.41%     92.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 429000      0.00%     92.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1421000      0.01%     92.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     92.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2109437000      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         27818422500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.985058                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.992477                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.01%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.01%      0.02% # number of syscalls executed
system.cpu2.kern.syscall::4                     11371     99.93%     99.95% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.02%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.01%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.01%     99.98% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.01%     99.99% # number of syscalls executed
system.cpu2.kern.syscall::124                       1      0.01%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 11379                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   46      0.04%      0.05% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpipl                46210     44.49%     44.54% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6187      5.96%     50.49% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     50.49% # number of callpals executed
system.cpu2.kern.callpal::rti                   11447     11.02%     61.52% # number of callpals executed
system.cpu2.kern.callpal::callsys               11387     10.96%     72.48% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.00%     72.48% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28581     27.52%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                103867                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11493                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11417                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              11417                      
system.cpu2.kern.mode_good::user                11417                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.993387                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.996683                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       32459151000     91.15%     91.15% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          3152476500      8.85%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      46                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           672338                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.412042                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16856531                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           672802                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            25.054222                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.412042                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998852                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998852                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35637500                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35637500                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9666007                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9666007                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6635076                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6635076                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       250722                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       250722                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       257581                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       257581                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16301083                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16301083                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16301083                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16301083                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       456187                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       456187                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       208188                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       208188                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         8567                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8567                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           78                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       664375                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        664375                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       664375                       # number of overall misses
system.cpu2.dcache.overall_misses::total       664375                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10122194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10122194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6843264                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6843264                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       259289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       259289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       257659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       257659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16965458                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16965458                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16965458                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16965458                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.045068                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045068                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.030422                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.030422                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.033040                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.033040                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000303                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000303                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.039160                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039160                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.039160                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039160                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       329441                       # number of writebacks
system.cpu2.dcache.writebacks::total           329441                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           857421                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.998308                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           76721877                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           857933                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            89.426420                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.998308                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        111593074                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       111593074                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     54510398                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       54510398                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     54510398                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        54510398                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     54510398                       # number of overall hits
system.cpu2.icache.overall_hits::total       54510398                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       857426                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       857426                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       857426                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        857426                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       857426                       # number of overall misses
system.cpu2.icache.overall_misses::total       857426                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     55367824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     55367824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     55367824                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     55367824                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     55367824                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     55367824                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.015486                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015486                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.015486                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015486                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.015486                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015486                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       857421                       # number of writebacks
system.cpu2.icache.writebacks::total           857421                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1430                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     274     34.82%     34.82% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     29      3.68%     38.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.38%     38.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    481     61.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 787                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      274     47.32%     47.32% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      29      5.01%     52.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.52%     52.85% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     273     47.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  579                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             27794923500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1421000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               21591500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         27818287500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.567568                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.735705                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.11%      0.11% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      6.53%      6.64% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.45%      7.09% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  658     74.10%     81.19% # number of callpals executed
system.cpu3.kern.callpal::rdps                     59      6.64%     87.84% # number of callpals executed
system.cpu3.kern.callpal::rti                      98     11.04%     98.87% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      1.01%     99.89% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.11%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   888                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              156                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.429487                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.600897                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       35459603500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2137                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          484.431189                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              65819                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2599                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.324740                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   484.431189                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.946155                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.946155                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           113374                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          113374                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        33218                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          33218                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        18752                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         18752                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          526                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          526                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          546                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          546                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        51970                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           51970                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        51970                       # number of overall hits
system.cpu3.dcache.overall_hits::total          51970                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1722                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1722                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          665                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          665                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           44                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           20                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2387                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2387                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2387                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2387                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        34940                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        34940                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        19417                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        19417                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        54357                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        54357                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        54357                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        54357                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.049284                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.049284                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.034248                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.034248                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.077193                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.077193                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.035336                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.035336                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.043913                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.043913                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.043913                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.043913                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1105                       # number of writebacks
system.cpu3.dcache.writebacks::total             1105                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1508                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             526023                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2020                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           260.407426                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           376748                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          376748                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       186112                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         186112                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       186112                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          186112                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       186112                       # number of overall hits
system.cpu3.icache.overall_hits::total         186112                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1508                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1508                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1508                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1508                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1508                       # number of overall misses
system.cpu3.icache.overall_misses::total         1508                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       187620                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       187620                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       187620                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       187620                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       187620                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       187620                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.008038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.008038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.008038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008038                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1508                       # number of writebacks
system.cpu3.icache.writebacks::total             1508                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  624                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 624                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2528                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2528                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3594                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   126538                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1928                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1944                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17352                       # Number of tag accesses
system.iocache.tags.data_accesses               17352                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            8                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                8                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            8                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 8                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            8                       # number of overall misses
system.iocache.overall_misses::total                8                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            8                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              8                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            8                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               8                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            8                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              8                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    393931                       # number of replacements
system.l2.tags.tagsinuse                  8037.605701                       # Cycle average of tags in use
system.l2.tags.total_refs                     2545564                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    401950                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.333036                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3372.973742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   106.228589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    73.662272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    24.233452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    23.966371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   376.639506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  4040.106083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    10.843958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     8.951727                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.411740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.012967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.002926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.045977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.493177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.001093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          778                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2919                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978882                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23947247                       # Number of tag accesses
system.l2.tags.data_accesses                 23947247                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       339371                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           339371                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       747764                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           747764                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   96                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        45830                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47084                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       848069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             853066                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         3281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       251844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            256046                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3784                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          150                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           81                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       848069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       297674                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          933                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1156196                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3784                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4442                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          150                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           81                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       848069                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       297674                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1063                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          933                       # number of overall hits
system.l2.overall_hits::total                 1156196                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          112                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                188                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               66                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       162065                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168536                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         9357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12374                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           65                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       205662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          209820                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           95                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           78                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         9357                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       367727                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1288                       # number of demand (read+write) misses
system.l2.demand_misses::total                 390730                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2477                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9263                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           95                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           78                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         9357                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       367727                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          445                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1288                       # number of overall misses
system.l2.overall_misses::total                390730                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       339371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       339371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       747764                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       747764                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              284                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         7094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       207895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            215620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         6261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       857426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         865440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         6611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       457506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1606                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        465866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        13705                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          245                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          159                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       857426                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       665401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1508                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1546926                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        13705                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          245                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          159                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       857426                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       665401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1508                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1546926                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.965517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.338583                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.619048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.661972                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.931818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.836341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.812500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.779552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.853659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.781634                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.395624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.387755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.010913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.295093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014298                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.503706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.454545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.449529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.475093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.450387                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.395624                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.675885                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.387755                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.490566                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.010913                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.552640                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.295093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.579919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.252585                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.395624                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.675885                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.387755                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.490566                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.010913                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.552640                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.295093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.579919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.252585                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               191247                       # number of writebacks
system.l2.writebacks::total                    191247                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 616                       # Transaction distribution
system.membus.trans_dist::ReadResp             222818                       # Transaction distribution
system.membus.trans_dist::WriteReq                608                       # Transaction distribution
system.membus.trans_dist::WriteResp               608                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       193167                       # Transaction distribution
system.membus.trans_dist::CleanEvict           192758                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              399                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            175                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             271                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168584                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222202                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1166341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1168789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1174565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3594                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37245440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     37249034                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37372426                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            780437                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  780437    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              780437                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              124651                       # DTB read hits
system.switch_cpus0.dtb.read_misses               377                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34300                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             113801                       # DTB write hits
system.switch_cpus0.dtb.write_misses              107                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15653                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              238452                       # DTB hits
system.switch_cpus0.dtb.data_misses               484                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49953                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             184476                       # ITB hits
system.switch_cpus0.itb.fetch_misses              161                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         184637                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                55998202                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             655674                       # Number of instructions committed
system.switch_cpus0.committedOps               655674                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       630347                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3715                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              23792                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        60902                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              630347                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3715                       # number of float instructions
system.switch_cpus0.num_int_register_reads       881251                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       446095                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2407                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2393                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               239805                       # number of memory refs
system.switch_cpus0.num_load_insts             125697                       # Number of load instructions
system.switch_cpus0.num_store_insts            114108                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      55341911.599549                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      656290.400451                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.011720                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.988280                       # Percentage of idle cycles
system.switch_cpus0.Branches                    90621                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10881      1.66%      1.66% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           382722     58.33%     59.99% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             838      0.13%     60.11% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1198      0.18%     60.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     60.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.03%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.33% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          130610     19.91%     80.24% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         114239     17.41%     97.65% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         15447      2.35%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            656163                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                9035                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               5016                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               14051                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               6211                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           6211                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                55626872                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              40307                       # Number of instructions committed
system.switch_cpus1.committedOps                40307                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        38410                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               1728                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         2658                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               38410                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        52010                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        30462                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                14081                       # number of memory refs
system.switch_cpus1.num_load_insts               9035                       # Number of load instructions
system.switch_cpus1.num_store_insts              5046                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      55586862.056756                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      40009.943244                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000719                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999281                       # Percentage of idle cycles
system.switch_cpus1.Branches                     5282                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          239      0.59%      0.59% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            23513     58.33%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             147      0.36%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            9248     22.94%     82.24% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           5046     12.52%     94.76% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          2114      5.24%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             40307                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            10347360                       # DTB read hits
system.switch_cpus2.dtb.read_misses             24870                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         2389426                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            7112328                       # DTB write hits
system.switch_cpus2.dtb.write_misses              529                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         505560                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            17459688                       # DTB hits
system.switch_cpus2.dtb.data_misses             25399                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         2894986                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            7106848                       # ITB hits
system.switch_cpus2.itb.fetch_misses              264                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        7107112                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                55636865                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           55342413                       # Number of instructions committed
system.switch_cpus2.committedOps             55342413                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     53655651                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         91198                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            1791828                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      5623458                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            53655651                       # number of integer instructions
system.switch_cpus2.num_fp_insts                91198                       # number of float instructions
system.switch_cpus2.num_int_register_reads     74036740                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     40347429                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        58991                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        58942                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             17519451                       # number of memory refs
system.switch_cpus2.num_load_insts           10406413                       # Number of load instructions
system.switch_cpus2.num_store_insts           7113038                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      626032.019563                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      55010832.980437                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.988748                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.011252                       # Percentage of idle cycles
system.switch_cpus2.Branches                  7812290                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       632842      1.14%      1.14% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         35936103     64.90%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           59641      0.11%     66.16% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          31711      0.06%     66.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          17480      0.03%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           5841      0.01%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        10921526     19.73%     85.98% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7121674     12.86%     98.84% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        641005      1.16%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          55367824                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               34964                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              19909                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               54873                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              30415                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          30540                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                55636606                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             187234                       # Number of instructions committed
system.switch_cpus3.committedOps               187234                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       179781                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               4821                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        19754                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              179781                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       240509                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       138527                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                56011                       # number of memory refs
system.switch_cpus3.num_load_insts              35849                       # Number of load instructions
system.switch_cpus3.num_store_insts             20162                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      55450104.008394                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      186501.991606                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.003352                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.996648                       # Percentage of idle cycles
system.switch_cpus3.Branches                    26687                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         3010      1.60%      1.60% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           118067     62.93%     64.53% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             252      0.13%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.01%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           37098     19.77%     84.45% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          20173     10.75%     95.21% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8993      4.79%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            187620                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3108928                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1491303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       247245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10337                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5640                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4697                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                616                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1339511                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               608                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       339371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       747764                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          282750                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             478                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           184                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           215685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          215685                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        865441                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       473454                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        16980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        42897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      2457323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1953842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4482817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       685952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1449858                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        24704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        17712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    102393408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     64136856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       141056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       223808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              169073354                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          397787                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3507939                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.161807                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.525844                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3128954     89.20%     89.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 248485      7.08%     96.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  72741      2.07%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  57395      1.64%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    364      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3507939                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
