Flow report for projet_VHDL
Fri Jun 10 17:40:30 2011
Quartus II 64-Bit Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Fri Jun 10 17:40:30 2011    ;
; Quartus II 64-Bit Version          ; 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name                      ; projet_VHDL                              ;
; Top-level Entity Name              ; Schema                                   ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C70F896C6                             ;
; Timing Models                      ; Final                                    ;
; Met timing requirements            ; Yes                                      ;
; Total logic elements               ; 348 / 68,416 ( < 1 % )                   ;
;     Total combinational functions  ; 254 / 68,416 ( < 1 % )                   ;
;     Dedicated logic registers      ; 277 / 68,416 ( < 1 % )                   ;
; Total registers                    ; 277                                      ;
; Total pins                         ; 11 / 622 ( 2 % )                         ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0 / 1,152,000 ( 0 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 300 ( 0 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/10/2011 17:39:49 ;
; Main task         ; Compilation         ;
; Revision Name     ; projet_VHDL         ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                         ;
+-------------------------------------+-------------------------------------------------------------------------+---------------+-------------+------------+
; Assignment Name                     ; Value                                                                   ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+-------------------------------------------------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID               ; 132226775121.130772038904489                                            ; --            ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                      ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                       ; --            ; --          ; --         ;
; MISC_FILE                           ; /disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/projet_VHDL.dpf  ; --            ; --          ; --         ;
; MISC_FILE                           ; /disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/projet_VHDL.dpf ; --            ; --          ; --         ;
; PARTITION_COLOR                     ; 16764057                                                                ; --            ; Schema      ; Top        ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                   ; --            ; Schema      ; Top        ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                  ; --            ; Schema      ; Top        ;
; TOP_LEVEL_ENTITY                    ; Schema                                                                  ; projet_VHDL   ; --          ; --         ;
+-------------------------------------+-------------------------------------------------------------------------+---------------+-------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:04     ; 1.0                     ; --                  ; 00:00:04                           ;
; Fitter                  ; 00:00:24     ; 1.0                     ; --                  ; 00:00:23                           ;
; Assembler               ; 00:00:07     ; 1.0                     ; --                  ; 00:00:07                           ;
; Classic Timing Analyzer ; 00:00:00     ; 1.0                     ; --                  ; 00:00:00                           ;
; Total                   ; 00:00:35     ; --                      ; --                  ; 00:00:34                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                                 ;
+-------------------------+-------------------------+-------------------------------+------------+----------------+
; Module Name             ; Machine Hostname        ; OS Name                       ; OS Version ; Processor type ;
+-------------------------+-------------------------+-------------------------------+------------+----------------+
; Analysis & Synthesis    ; pc228-20.tnet.ensiie.fr ; Linux pc228-20.tnet.ensiie.fr ; 228        ; x86_64         ;
; Fitter                  ; pc228-20.tnet.ensiie.fr ; Linux pc228-20.tnet.ensiie.fr ; 228        ; x86_64         ;
; Assembler               ; pc228-20.tnet.ensiie.fr ; Linux pc228-20.tnet.ensiie.fr ; 228        ; x86_64         ;
; Classic Timing Analyzer ; pc228-20.tnet.ensiie.fr ; Linux pc228-20.tnet.ensiie.fr ; 228        ; x86_64         ;
+-------------------------+-------------------------+-------------------------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off projet_VHDL -c projet_VHDL
quartus_fit --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL
quartus_asm --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL
quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only



