<profile>

<section name = "Vitis HLS Report for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP'" level="0">
<item name = "Date">Wed Sep  4 19:39:23 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">isppipeline.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 2.253 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1027, 1027, 3.389 us, 3.389 us, 1027, 1027, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MERGE_HIST_LOOP">1025, 1025, 3, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 149, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 134, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln886_fu_187_p2">+, 0, 0, 18, 11, 1</column>
<column name="value_3_fu_214_p2">+, 0, 0, 39, 32, 32</column>
<column name="value_4_fu_220_p2">+, 0, 0, 39, 32, 32</column>
<column name="value_fu_208_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln1073_fu_181_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_V">9, 2, 11, 22</column>
<column name="i_V_4_fu_52">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_V_4_fu_52">11, 0, 11, 0</column>
<column name="value_3_reg_279">32, 0, 32, 0</column>
<column name="value_4_reg_284">32, 0, 32, 0</column>
<column name="value_reg_274">32, 0, 32, 0</column>
<column name="zext_ln1073_reg_237">11, 0, 64, 53</column>
<column name="zext_ln1073_reg_237_pp0_iter1_reg">11, 0, 64, 53</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AWBhistogramkernel&lt;17, 17, 1080, 1920, 1, 21, 1, 1024&gt;_Pipeline_MERGE_HIST_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AWBhistogramkernel&lt;17, 17, 1080, 1920, 1, 21, 1, 1024&gt;_Pipeline_MERGE_HIST_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AWBhistogramkernel&lt;17, 17, 1080, 1920, 1, 21, 1, 1024&gt;_Pipeline_MERGE_HIST_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AWBhistogramkernel&lt;17, 17, 1080, 1920, 1, 21, 1, 1024&gt;_Pipeline_MERGE_HIST_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AWBhistogramkernel&lt;17, 17, 1080, 1920, 1, 21, 1, 1024&gt;_Pipeline_MERGE_HIST_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AWBhistogramkernel&lt;17, 17, 1080, 1920, 1, 21, 1, 1024&gt;_Pipeline_MERGE_HIST_LOOP, return value</column>
<column name="hist_2_address0">out, 10, ap_memory, hist_2, array</column>
<column name="hist_2_ce0">out, 1, ap_memory, hist_2, array</column>
<column name="hist_2_we0">out, 1, ap_memory, hist_2, array</column>
<column name="hist_2_d0">out, 32, ap_memory, hist_2, array</column>
<column name="hist_1_address0">out, 10, ap_memory, hist_1, array</column>
<column name="hist_1_ce0">out, 1, ap_memory, hist_1, array</column>
<column name="hist_1_we0">out, 1, ap_memory, hist_1, array</column>
<column name="hist_1_d0">out, 32, ap_memory, hist_1, array</column>
<column name="hist_0_address0">out, 10, ap_memory, hist_0, array</column>
<column name="hist_0_ce0">out, 1, ap_memory, hist_0, array</column>
<column name="hist_0_we0">out, 1, ap_memory, hist_0, array</column>
<column name="hist_0_d0">out, 32, ap_memory, hist_0, array</column>
<column name="tmp_hist_V_address0">out, 10, ap_memory, tmp_hist_V, array</column>
<column name="tmp_hist_V_ce0">out, 1, ap_memory, tmp_hist_V, array</column>
<column name="tmp_hist_V_q0">in, 32, ap_memory, tmp_hist_V, array</column>
<column name="tmp_hist1_V_address0">out, 10, ap_memory, tmp_hist1_V, array</column>
<column name="tmp_hist1_V_ce0">out, 1, ap_memory, tmp_hist1_V, array</column>
<column name="tmp_hist1_V_q0">in, 32, ap_memory, tmp_hist1_V, array</column>
<column name="tmp_hist_V_1_address0">out, 10, ap_memory, tmp_hist_V_1, array</column>
<column name="tmp_hist_V_1_ce0">out, 1, ap_memory, tmp_hist_V_1, array</column>
<column name="tmp_hist_V_1_q0">in, 32, ap_memory, tmp_hist_V_1, array</column>
<column name="tmp_hist1_V_1_address0">out, 10, ap_memory, tmp_hist1_V_1, array</column>
<column name="tmp_hist1_V_1_ce0">out, 1, ap_memory, tmp_hist1_V_1, array</column>
<column name="tmp_hist1_V_1_q0">in, 32, ap_memory, tmp_hist1_V_1, array</column>
<column name="tmp_hist_V_2_address0">out, 10, ap_memory, tmp_hist_V_2, array</column>
<column name="tmp_hist_V_2_ce0">out, 1, ap_memory, tmp_hist_V_2, array</column>
<column name="tmp_hist_V_2_q0">in, 32, ap_memory, tmp_hist_V_2, array</column>
<column name="tmp_hist1_V_2_address0">out, 10, ap_memory, tmp_hist1_V_2, array</column>
<column name="tmp_hist1_V_2_ce0">out, 1, ap_memory, tmp_hist1_V_2, array</column>
<column name="tmp_hist1_V_2_q0">in, 32, ap_memory, tmp_hist1_V_2, array</column>
</table>
</item>
</section>
</profile>
