#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 21 14:10:31 2020
# Process ID: 13792
# Current directory: D:/temp/xilinx/Lab2/Lab_2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1588 D:\temp\xilinx\Lab2\Lab_2_1\Lab_2_1.xpr
# Log file: D:/temp/xilinx/Lab2/Lab_2_1/vivado.log
# Journal file: D:/temp/xilinx/Lab2/Lab_2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/Vivado/Xilinx_FPGA_courses/Lab2/Lab_2_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 719.840 ; gain = 99.164
update_compile_order -fileset sources_1
file mkdir D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/2_1_tb.v w ]
add_files -fileset sim_1 D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/2_1_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/2_1_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/2_1_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/21_tb.v w ]
add_files -fileset sim_1 D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/21_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/21_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/21_tb.v
file delete -force D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/21_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sources_1/new/Lab_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/program/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c22cf8da9b7d4591bf5ed27543d7cf86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab_2_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 21 14:25:50 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 762.012 ; gain = 0.797
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 801.895 ; gain = 40.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/program/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c22cf8da9b7d4591bf5ed27543d7cf86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 801.895 ; gain = 0.000
file mkdir D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1
file mkdir D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new
close [ open D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new/system.xdc w ]
add_files -fileset constrs_1 D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new/system.xdc
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sources_1/new/Lab_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/program/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c22cf8da9b7d4591bf5ed27543d7cf86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab_2_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 810.047 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Tue Jul 21 15:30:29 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 21 15:31:22 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.runs/impl_1/runme.log
open_hw
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 21 15:32:25 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 21 15:35:15 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 21 15:36:08 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1756.223 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1756.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2044.152 ; gain = 287.930
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Jul 21 15:45:03 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.runs/synth_1/runme.log
[Tue Jul 21 15:45:03 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.runs/impl_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 4
[Tue Jul 21 15:45:25 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new/system.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_drc' is not supported in the xdc constraint file. [D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new/system.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'J1' is not a valid site or package pin name. [D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new/system.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'M4' is not a valid site or package pin name. [D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new/system.xdc:19]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new/system.xdc:25]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new/system.xdc:31]
Finished Parsing XDC File [D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.281 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 2708.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.281 ; gain = 0.000
[Tue Jul 21 15:46:28 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/Lab2/Lab_2_1/Lab_2_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 21 15:48:23 2020...
