<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf527 › include › mach › anomaly.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>anomaly.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> * This file is under version control at</span>
<span class="cm"> *   svn://sources.blackfin.uclinux.org/toolchain/trunk/proc-defs/header-frags/</span>
<span class="cm"> * and can be replaced with that version at any time</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2011 Analog Devices Inc.</span>
<span class="cm"> * Licensed under the Clear BSD license.</span>
<span class="cm"> */</span>

<span class="cm">/* This file should be up to date with:</span>
<span class="cm"> *  - Revision F, 05/23/2011; ADSP-BF526 Blackfin Processor Anomaly List</span>
<span class="cm"> *  - Revision I, 05/23/2011; ADSP-BF527 Blackfin Processor Anomaly List</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_ANOMALY_H_</span>
<span class="cp">#define _MACH_ANOMALY_H_</span>

<span class="cm">/* We do not support old silicon - sorry */</span>
<span class="cp">#if __SILICON_REVISION__ &lt; 0</span>
<span class="cp"># error will not work on BF526/BF527 silicon version</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(__ADSPBF522__) || defined(__ADSPBF524__) || defined(__ADSPBF526__)</span>
<span class="cp"># define ANOMALY_BF526 1</span>
<span class="cp">#else</span>
<span class="cp"># define ANOMALY_BF526 0</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__ADSPBF523__) || defined(__ADSPBF525__) || defined(__ADSPBF527__)</span>
<span class="cp"># define ANOMALY_BF527 1</span>
<span class="cp">#else</span>
<span class="cp"># define ANOMALY_BF527 0</span>
<span class="cp">#endif</span>

<span class="cp">#define _ANOMALY_BF526(rev526) (ANOMALY_BF526 &amp;&amp; __SILICON_REVISION__ rev526)</span>
<span class="cp">#define _ANOMALY_BF527(rev527) (ANOMALY_BF527 &amp;&amp; __SILICON_REVISION__ rev527)</span>
<span class="cp">#define _ANOMALY_BF526_BF527(rev526, rev527) (_ANOMALY_BF526(rev526) || _ANOMALY_BF527(rev527))</span>

<span class="cm">/* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */</span>
<span class="cp">#define ANOMALY_05000074 (1)</span>
<span class="cm">/* DMA_RUN Bit Is Not Valid after a Peripheral Receive Channel DMA Stops */</span>
<span class="cp">#define ANOMALY_05000119 (1)</span>
<span class="cm">/* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */</span>
<span class="cp">#define ANOMALY_05000122 (1)</span>
<span class="cm">/* False Hardware Error from an Access in the Shadow of a Conditional Branch */</span>
<span class="cp">#define ANOMALY_05000245 (1)</span>
<span class="cm">/* Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock */</span>
<span class="cp">#define ANOMALY_05000254 (1)</span>
<span class="cm">/* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */</span>
<span class="cp">#define ANOMALY_05000265 (1)</span>
<span class="cm">/* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */</span>
<span class="cp">#define ANOMALY_05000310 (1)</span>
<span class="cm">/* PPI Is Level-Sensitive on First Transfer In Single Frame Sync Modes */</span>
<span class="cp">#define ANOMALY_05000313 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Incorrect Access of OTP_STATUS During otp_write() Function */</span>
<span class="cp">#define ANOMALY_05000328 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Host DMA Boot Modes Are Not Functional */</span>
<span class="cp">#define ANOMALY_05000330 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Disallowed Configuration Prevents Subsequent Allowed Configuration on Host DMA Port */</span>
<span class="cp">#define ANOMALY_05000337 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Ethernet MAC MDIO Reads Do Not Meet IEEE Specification */</span>
<span class="cp">#define ANOMALY_05000341 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* TWI May Not Operate Correctly Under Certain Signal Termination Conditions */</span>
<span class="cp">#define ANOMALY_05000342 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* USB Calibration Value Is Not Initialized */</span>
<span class="cp">#define ANOMALY_05000346 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* USB Calibration Value to use */</span>
<span class="cp">#define ANOMALY_05000346_value 0xE510</span>
<span class="cm">/* Preboot Routine Incorrectly Alters Reset Value of USB Register */</span>
<span class="cp">#define ANOMALY_05000347 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Security Features Are Not Functional */</span>
<span class="cp">#define ANOMALY_05000348 (_ANOMALY_BF527(&lt; 1))</span>
<span class="cm">/* bfrom_SysControl() Firmware Function Performs Improper System Reset */</span>
<span class="cp">#define ANOMALY_05000353 (_ANOMALY_BF526(&lt; 1))</span>
<span class="cm">/* Regulator Programming Blocked when Hibernate Wakeup Source Remains Active */</span>
<span class="cp">#define ANOMALY_05000355 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Serial Port (SPORT) Multichannel Transmit Failure when Channel 0 Is Disabled */</span>
<span class="cp">#define ANOMALY_05000357 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Incorrect Revision Number in DSPID Register */</span>
<span class="cp">#define ANOMALY_05000364 (_ANOMALY_BF527(== 1))</span>
<span class="cm">/* PPI Underflow Error Goes Undetected in ITU-R 656 Mode */</span>
<span class="cp">#define ANOMALY_05000366 (1)</span>
<span class="cm">/* Incorrect Default CSEL Value in PLL_DIV */</span>
<span class="cp">#define ANOMALY_05000368 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Possible RETS Register Corruption when Subroutine Is under 5 Cycles in Duration */</span>
<span class="cp">#define ANOMALY_05000371 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Authentication Fails To Initiate */</span>
<span class="cp">#define ANOMALY_05000376 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Data Read From L3 Memory by USB DMA May be Corrupted */</span>
<span class="cp">#define ANOMALY_05000380 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* 8-Bit NAND Flash Boot Mode Not Functional */</span>
<span class="cp">#define ANOMALY_05000382 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Boot from OTP Memory Not Functional */</span>
<span class="cp">#define ANOMALY_05000385 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* bfrom_SysControl() Firmware Routine Not Functional */</span>
<span class="cp">#define ANOMALY_05000386 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Programmable Preboot Settings Not Functional */</span>
<span class="cp">#define ANOMALY_05000387 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* CRC32 Checksum Support Not Functional */</span>
<span class="cp">#define ANOMALY_05000388 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Reset Vector Must Not Be in SDRAM Memory Space */</span>
<span class="cp">#define ANOMALY_05000389 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* pTempCurrent Not Present in ADI_BOOT_DATA Structure */</span>
<span class="cp">#define ANOMALY_05000392 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Deprecated Value of dTempByteCount in ADI_BOOT_DATA Structure */</span>
<span class="cp">#define ANOMALY_05000393 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Log Buffer Not Functional */</span>
<span class="cp">#define ANOMALY_05000394 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Hook Routine Not Functional */</span>
<span class="cp">#define ANOMALY_05000395 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Header Indirect Bit Not Functional */</span>
<span class="cp">#define ANOMALY_05000396 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* BK_ONES, BK_ZEROS, and BK_DATECODE Constants Not Functional */</span>
<span class="cp">#define ANOMALY_05000397 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* SWRESET, DFRESET and WDRESET Bits in the SYSCR Register Not Functional */</span>
<span class="cp">#define ANOMALY_05000398 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* BCODE_NOBOOT in BCODE Field of SYSCR Register Not Functional */</span>
<span class="cp">#define ANOMALY_05000399 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* PPI Data Signals D0 and D8 do not Tristate After Disabling PPI */</span>
<span class="cp">#define ANOMALY_05000401 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Level-Sensitive External GPIO Wakeups May Cause Indefinite Stall */</span>
<span class="cp">#define ANOMALY_05000403 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Lockbox SESR Disallows Certain User Interrupts */</span>
<span class="cp">#define ANOMALY_05000404 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Lockbox SESR Firmware Does Not Save/Restore Full Context */</span>
<span class="cp">#define ANOMALY_05000405 (1)</span>
<span class="cm">/* Lockbox SESR Firmware Arguments Are Not Retained After First Initialization */</span>
<span class="cp">#define ANOMALY_05000407 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Lockbox Firmware Memory Cleanup Routine Does not Clear Registers */</span>
<span class="cp">#define ANOMALY_05000408 (1)</span>
<span class="cm">/* Lockbox firmware leaves MDMA0 channel enabled */</span>
<span class="cp">#define ANOMALY_05000409 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Incorrect Default Internal Voltage Regulator Setting */</span>
<span class="cp">#define ANOMALY_05000410 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* bfrom_SysControl() Firmware Function Cannot be Used to Enter Power Saving Modes */</span>
<span class="cp">#define ANOMALY_05000411 (_ANOMALY_BF526(&lt; 1))</span>
<span class="cm">/* OTP_CHECK_FOR_PREV_WRITE Bit is Not Functional in bfrom_OtpWrite() API */</span>
<span class="cp">#define ANOMALY_05000414 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* DEB2_URGENT Bit Not Functional */</span>
<span class="cp">#define ANOMALY_05000415 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Speculative Fetches Can Cause Undesired External FIFO Operations */</span>
<span class="cp">#define ANOMALY_05000416 (1)</span>
<span class="cm">/* SPORT0 Ignores External TSCLK0 on PG14 When TMR6 is an Output */</span>
<span class="cp">#define ANOMALY_05000417 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* PPI Timing Requirements tSFSPE and tHFSPE Do Not Meet Data Sheet Specifications */</span>
<span class="cp">#define ANOMALY_05000418 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* USB PLL_STABLE Bit May Not Accurately Reflect the USB PLL&#39;s Status */</span>
<span class="cp">#define ANOMALY_05000420 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* TWI Fall Time (Tof) May Violate the Minimum I2C Specification */</span>
<span class="cp">#define ANOMALY_05000421 (1)</span>
<span class="cm">/* TWI Input Capacitance (Ci) May Violate the Maximum I2C Specification */</span>
<span class="cp">#define ANOMALY_05000422 (_ANOMALY_BF526_BF527(&gt; 0, &gt; 1))</span>
<span class="cm">/* Certain Ethernet Frames With Errors are Misclassified in RMII Mode */</span>
<span class="cp">#define ANOMALY_05000423 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Internal Voltage Regulator Not Trimmed */</span>
<span class="cp">#define ANOMALY_05000424 (_ANOMALY_BF527(&lt; 2))</span>
<span class="cm">/* Multichannel SPORT Channel Misalignment Under Specific Configuration */</span>
<span class="cp">#define ANOMALY_05000425 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */</span>
<span class="cp">#define ANOMALY_05000426 (1)</span>
<span class="cm">/* WB_EDGE Bit in NFC_IRQSTAT Incorrectly Reflects Buffer Status Instead of IRQ Status */</span>
<span class="cp">#define ANOMALY_05000429 (_ANOMALY_BF526_BF527(&lt; 1, &lt; 2))</span>
<span class="cm">/* Software System Reset Corrupts PLL_LOCKCNT Register */</span>
<span class="cp">#define ANOMALY_05000430 (_ANOMALY_BF527(&gt; 1))</span>
<span class="cm">/* Incorrect Use of Stack in Lockbox Firmware During Authentication */</span>
<span class="cp">#define ANOMALY_05000431 (1)</span>
<span class="cm">/* bfrom_SysControl() Does Not Clear SIC_IWR1 Before Executing PLL Programming Sequence */</span>
<span class="cp">#define ANOMALY_05000432 (_ANOMALY_BF526(&lt; 1))</span>
<span class="cm">/* SW Breakpoints Ignored Upon Return From Lockbox Authentication */</span>
<span class="cp">#define ANOMALY_05000434 (1)</span>
<span class="cm">/* Certain SIC Registers are not Reset After Soft or Core Double Fault Reset */</span>
<span class="cp">#define ANOMALY_05000435 (_ANOMALY_BF526_BF527(&lt; 1, &gt;= 0))</span>
<span class="cm">/* Preboot Cannot be Used to Alter the PLL_DIV Register */</span>
<span class="cp">#define ANOMALY_05000439 (_ANOMALY_BF526_BF527(&lt; 1, &gt;= 0))</span>
<span class="cm">/* bfrom_SysControl() Cannot be Used to Write the PLL_DIV Register */</span>
<span class="cp">#define ANOMALY_05000440 (_ANOMALY_BF526_BF527(&lt; 1, &gt;= 0))</span>
<span class="cm">/* OTP Write Accesses Not Supported */</span>
<span class="cp">#define ANOMALY_05000442 (_ANOMALY_BF527(&lt; 1))</span>
<span class="cm">/* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */</span>
<span class="cp">#define ANOMALY_05000443 (1)</span>
<span class="cm">/* The WURESET Bit in the SYSCR Register is not Functional */</span>
<span class="cp">#define ANOMALY_05000445 (_ANOMALY_BF527(&gt;= 0))</span>
<span class="cm">/* USB DMA Short Packet Data Corruption */</span>
<span class="cp">#define ANOMALY_05000450 (1)</span>
<span class="cm">/* BCODE_QUICKBOOT, BCODE_ALLBOOT, and BCODE_FULLBOOT Settings in SYSCR Register Not Functional */</span>
<span class="cp">#define ANOMALY_05000451 (_ANOMALY_BF527(&gt;= 0))</span>
<span class="cm">/* Incorrect Default Hysteresis Setting for RESET, NMI, and BMODE Signals */</span>
<span class="cp">#define ANOMALY_05000452 (_ANOMALY_BF526_BF527(&lt; 1, &gt;= 0))</span>
<span class="cm">/* USB Receive Interrupt Is Not Generated in DMA Mode 1 */</span>
<span class="cp">#define ANOMALY_05000456 (1)</span>
<span class="cm">/* Host DMA Port Responds to Certain Bus Activity Without HOST_CE Assertion */</span>
<span class="cp">#define ANOMALY_05000457 (1)</span>
<span class="cm">/* USB DMA Mode 1 Failure When Multiple USB DMA Channels Are Concurrently Enabled */</span>
<span class="cp">#define ANOMALY_05000460 (1)</span>
<span class="cm">/* False Hardware Error when RETI Points to Invalid Memory */</span>
<span class="cp">#define ANOMALY_05000461 (1)</span>
<span class="cm">/* Synchronization Problem at Startup May Cause SPORT Transmit Channels to Misalign */</span>
<span class="cp">#define ANOMALY_05000462 (1)</span>
<span class="cm">/* USB Rx DMA Hang */</span>
<span class="cp">#define ANOMALY_05000465 (1)</span>
<span class="cm">/* TxPktRdy Bit Not Set for Transmit Endpoint When Core and DMA Access USB Endpoint FIFOs Simultaneously */</span>
<span class="cp">#define ANOMALY_05000466 (1)</span>
<span class="cm">/* Possible USB RX Data Corruption When Control &amp; Data EP FIFOs are Accessed via the Core */</span>
<span class="cp">#define ANOMALY_05000467 (1)</span>
<span class="cm">/* PLL Latches Incorrect Settings During Reset */</span>
<span class="cp">#define ANOMALY_05000469 (1)</span>
<span class="cm">/* Incorrect Default MSEL Value in PLL_CTL */</span>
<span class="cp">#define ANOMALY_05000472 (_ANOMALY_BF526(&gt;= 0))</span>
<span class="cm">/* Interrupted SPORT Receive Data Register Read Results In Underflow when SLEN &gt; 15 */</span>
<span class="cp">#define ANOMALY_05000473 (1)</span>
<span class="cm">/* Possible Lockup Condition when Modifying PLL from External Memory */</span>
<span class="cp">#define ANOMALY_05000475 (1)</span>
<span class="cm">/* TESTSET Instruction Cannot Be Interrupted */</span>
<span class="cp">#define ANOMALY_05000477 (1)</span>
<span class="cm">/* Reads of ITEST_COMMAND and ITEST_DATA Registers Cause Cache Corruption */</span>
<span class="cp">#define ANOMALY_05000481 (1)</span>
<span class="cm">/* Possible USB Data Corruption When Multiple Endpoints Are Accessed by the Core */</span>
<span class="cp">#define ANOMALY_05000483 (1)</span>
<span class="cm">/* PLL_CTL Change Using bfrom_SysControl() Can Result in Processor Overclocking */</span>
<span class="cp">#define ANOMALY_05000485 (_ANOMALY_BF526_BF527(&lt; 2, &gt;= 0))</span>
<span class="cm">/* The CODEC Zero-Cross Detect Feature is not Functional */</span>
<span class="cp">#define ANOMALY_05000487 (1)</span>
<span class="cm">/* SPI Master Boot Can Fail Under Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000490 (1)</span>
<span class="cm">/* Instruction Memory Stalls Can Cause IFLUSH to Fail */</span>
<span class="cp">#define ANOMALY_05000491 (1)</span>
<span class="cm">/* EXCPT Instruction May Be Lost If NMI Happens Simultaneously */</span>
<span class="cp">#define ANOMALY_05000494 (1)</span>
<span class="cm">/* CNT_COMMAND Functionality Depends on CNT_IMASK Configuration */</span>
<span class="cp">#define ANOMALY_05000498 (1)</span>
<span class="cm">/* RXS Bit in SPI_STAT May Become Stuck In RX DMA Modes */</span>
<span class="cp">#define ANOMALY_05000501 (1)</span>

<span class="cm">/* Anomalies that don&#39;t exist on this proc */</span>
<span class="cp">#define ANOMALY_05000099 (0)</span>
<span class="cp">#define ANOMALY_05000120 (0)</span>
<span class="cp">#define ANOMALY_05000125 (0)</span>
<span class="cp">#define ANOMALY_05000149 (0)</span>
<span class="cp">#define ANOMALY_05000158 (0)</span>
<span class="cp">#define ANOMALY_05000171 (0)</span>
<span class="cp">#define ANOMALY_05000179 (0)</span>
<span class="cp">#define ANOMALY_05000182 (0)</span>
<span class="cp">#define ANOMALY_05000183 (0)</span>
<span class="cp">#define ANOMALY_05000189 (0)</span>
<span class="cp">#define ANOMALY_05000198 (0)</span>
<span class="cp">#define ANOMALY_05000202 (0)</span>
<span class="cp">#define ANOMALY_05000215 (0)</span>
<span class="cp">#define ANOMALY_05000219 (0)</span>
<span class="cp">#define ANOMALY_05000220 (0)</span>
<span class="cp">#define ANOMALY_05000227 (0)</span>
<span class="cp">#define ANOMALY_05000230 (0)</span>
<span class="cp">#define ANOMALY_05000231 (0)</span>
<span class="cp">#define ANOMALY_05000233 (0)</span>
<span class="cp">#define ANOMALY_05000234 (0)</span>
<span class="cp">#define ANOMALY_05000242 (0)</span>
<span class="cp">#define ANOMALY_05000244 (0)</span>
<span class="cp">#define ANOMALY_05000248 (0)</span>
<span class="cp">#define ANOMALY_05000250 (0)</span>
<span class="cp">#define ANOMALY_05000257 (0)</span>
<span class="cp">#define ANOMALY_05000261 (0)</span>
<span class="cp">#define ANOMALY_05000263 (0)</span>
<span class="cp">#define ANOMALY_05000266 (0)</span>
<span class="cp">#define ANOMALY_05000273 (0)</span>
<span class="cp">#define ANOMALY_05000274 (0)</span>
<span class="cp">#define ANOMALY_05000278 (0)</span>
<span class="cp">#define ANOMALY_05000281 (0)</span>
<span class="cp">#define ANOMALY_05000283 (0)</span>
<span class="cp">#define ANOMALY_05000285 (0)</span>
<span class="cp">#define ANOMALY_05000287 (0)</span>
<span class="cp">#define ANOMALY_05000301 (0)</span>
<span class="cp">#define ANOMALY_05000305 (0)</span>
<span class="cp">#define ANOMALY_05000307 (0)</span>
<span class="cp">#define ANOMALY_05000311 (0)</span>
<span class="cp">#define ANOMALY_05000312 (0)</span>
<span class="cp">#define ANOMALY_05000315 (0)</span>
<span class="cp">#define ANOMALY_05000323 (0)</span>
<span class="cp">#define ANOMALY_05000362 (1)</span>
<span class="cp">#define ANOMALY_05000363 (0)</span>
<span class="cp">#define ANOMALY_05000383 (0)</span>
<span class="cp">#define ANOMALY_05000400 (0)</span>
<span class="cp">#define ANOMALY_05000402 (0)</span>
<span class="cp">#define ANOMALY_05000412 (0)</span>
<span class="cp">#define ANOMALY_05000447 (0)</span>
<span class="cp">#define ANOMALY_05000448 (0)</span>
<span class="cp">#define ANOMALY_05000474 (0)</span>
<span class="cp">#define ANOMALY_05000480 (0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
