///Register `IO_IER` reader
pub type R = crate::R<IO_IERrs>;
///Register `IO_IER` writer
pub type W = crate::W<IO_IERrs>;
///Field `PA0_IE` reader - PA0_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA0_IE_R = crate::BitReader;
///Field `PA0_IE` writer - PA0_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA0_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA1_IE` reader - PA1_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA1_IE_R = crate::BitReader;
///Field `PA1_IE` writer - PA1_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA1_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA2_IE` reader - PA2_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA2_IE_R = crate::BitReader;
///Field `PA2_IE` writer - PA2_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA2_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA3_IE` reader - PA3_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA3_IE_R = crate::BitReader;
///Field `PA3_IE` writer - PA3_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA3_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA8_IE` reader - PA8_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA8_IE_R = crate::BitReader;
///Field `PA8_IE` writer - PA8_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA8_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA9_IE` reader - PA9_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA9_IE_R = crate::BitReader;
///Field `PA9_IE` writer - PA9_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA9_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA10_IE` reader - PA10_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA10_IE_R = crate::BitReader;
///Field `PA10_IE` writer - PA10_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA10_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA11_IE` reader - PA11_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA11_IE_R = crate::BitReader;
///Field `PA11_IE` writer - PA11_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PA11_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB0_IE` reader - PB0_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB0_IE_R = crate::BitReader;
///Field `PB0_IE` writer - PB0_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB0_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB1_IE` reader - PB1_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB1_IE_R = crate::BitReader;
///Field `PB1_IE` writer - PB1_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB1_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB2_IE` reader - PB2_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB2_IE_R = crate::BitReader;
///Field `PB2_IE` writer - PB2_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB2_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB3_IE` reader - PB3_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB3_IE_R = crate::BitReader;
///Field `PB3_IE` writer - PB3_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB3_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB4_IE` reader - PB4_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB4_IE_R = crate::BitReader;
///Field `PB4_IE` writer - PB4_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB4_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB5_IE` reader - PB5_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB5_IE_R = crate::BitReader;
///Field `PB5_IE` writer - PB5_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB5_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB6_IE` reader - PB6_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB6_IE_R = crate::BitReader;
///Field `PB6_IE` writer - PB6_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB6_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB7_IE` reader - PB7_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB7_IE_R = crate::BitReader;
///Field `PB7_IE` writer - PB7_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB7_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB12_IE` reader - PB12_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB12_IE_R = crate::BitReader;
///Field `PB12_IE` writer - PB12_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB12_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB13_IE` reader - PB13_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB13_IE_R = crate::BitReader;
///Field `PB13_IE` writer - PB13_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB13_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB14_IE` reader - PB14_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB14_IE_R = crate::BitReader;
///Field `PB14_IE` writer - PB14_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB14_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB15_IE` reader - PB15_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB15_IE_R = crate::BitReader;
///Field `PB15_IE` writer - PB15_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
pub type PB15_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - PA0_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa0_ie(&self) -> PA0_IE_R {
        PA0_IE_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - PA1_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa1_ie(&self) -> PA1_IE_R {
        PA1_IE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - PA2_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa2_ie(&self) -> PA2_IE_R {
        PA2_IE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - PA3_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa3_ie(&self) -> PA3_IE_R {
        PA3_IE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 8 - PA8_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa8_ie(&self) -> PA8_IE_R {
        PA8_IE_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - PA9_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa9_ie(&self) -> PA9_IE_R {
        PA9_IE_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - PA10_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa10_ie(&self) -> PA10_IE_R {
        PA10_IE_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - PA11_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa11_ie(&self) -> PA11_IE_R {
        PA11_IE_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 16 - PB0_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb0_ie(&self) -> PB0_IE_R {
        PB0_IE_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - PB1_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb1_ie(&self) -> PB1_IE_R {
        PB1_IE_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - PB2_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb2_ie(&self) -> PB2_IE_R {
        PB2_IE_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - PB3_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb3_ie(&self) -> PB3_IE_R {
        PB3_IE_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - PB4_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb4_ie(&self) -> PB4_IE_R {
        PB4_IE_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - PB5_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb5_ie(&self) -> PB5_IE_R {
        PB5_IE_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - PB6_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb6_ie(&self) -> PB6_IE_R {
        PB6_IE_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - PB7_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb7_ie(&self) -> PB7_IE_R {
        PB7_IE_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 28 - PB12_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb12_ie(&self) -> PB12_IE_R {
        PB12_IE_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - PB13_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb13_ie(&self) -> PB13_IE_R {
        PB13_IE_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - PB14_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb14_ie(&self) -> PB14_IE_R {
        PB14_IE_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - PB15_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb15_ie(&self) -> PB15_IE_R {
        PB15_IE_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IO_IER")
            .field("pa0_ie", &self.pa0_ie())
            .field("pa1_ie", &self.pa1_ie())
            .field("pa2_ie", &self.pa2_ie())
            .field("pa3_ie", &self.pa3_ie())
            .field("pa8_ie", &self.pa8_ie())
            .field("pa9_ie", &self.pa9_ie())
            .field("pa10_ie", &self.pa10_ie())
            .field("pa11_ie", &self.pa11_ie())
            .field("pb0_ie", &self.pb0_ie())
            .field("pb1_ie", &self.pb1_ie())
            .field("pb2_ie", &self.pb2_ie())
            .field("pb3_ie", &self.pb3_ie())
            .field("pb4_ie", &self.pb4_ie())
            .field("pb5_ie", &self.pb5_ie())
            .field("pb6_ie", &self.pb6_ie())
            .field("pb7_ie", &self.pb7_ie())
            .field("pb12_ie", &self.pb12_ie())
            .field("pb13_ie", &self.pb13_ie())
            .field("pb14_ie", &self.pb14_ie())
            .field("pb15_ie", &self.pb15_ie())
            .finish()
    }
}
impl W {
    ///Bit 0 - PA0_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa0_ie(&mut self) -> PA0_IE_W<'_, IO_IERrs> {
        PA0_IE_W::new(self, 0)
    }
    ///Bit 1 - PA1_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa1_ie(&mut self) -> PA1_IE_W<'_, IO_IERrs> {
        PA1_IE_W::new(self, 1)
    }
    ///Bit 2 - PA2_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa2_ie(&mut self) -> PA2_IE_W<'_, IO_IERrs> {
        PA2_IE_W::new(self, 2)
    }
    ///Bit 3 - PA3_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa3_ie(&mut self) -> PA3_IE_W<'_, IO_IERrs> {
        PA3_IE_W::new(self, 3)
    }
    ///Bit 8 - PA8_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa8_ie(&mut self) -> PA8_IE_W<'_, IO_IERrs> {
        PA8_IE_W::new(self, 8)
    }
    ///Bit 9 - PA9_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa9_ie(&mut self) -> PA9_IE_W<'_, IO_IERrs> {
        PA9_IE_W::new(self, 9)
    }
    ///Bit 10 - PA10_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa10_ie(&mut self) -> PA10_IE_W<'_, IO_IERrs> {
        PA10_IE_W::new(self, 10)
    }
    ///Bit 11 - PA11_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pa11_ie(&mut self) -> PA11_IE_W<'_, IO_IERrs> {
        PA11_IE_W::new(self, 11)
    }
    ///Bit 16 - PB0_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb0_ie(&mut self) -> PB0_IE_W<'_, IO_IERrs> {
        PB0_IE_W::new(self, 16)
    }
    ///Bit 17 - PB1_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb1_ie(&mut self) -> PB1_IE_W<'_, IO_IERrs> {
        PB1_IE_W::new(self, 17)
    }
    ///Bit 18 - PB2_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb2_ie(&mut self) -> PB2_IE_W<'_, IO_IERrs> {
        PB2_IE_W::new(self, 18)
    }
    ///Bit 19 - PB3_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb3_ie(&mut self) -> PB3_IE_W<'_, IO_IERrs> {
        PB3_IE_W::new(self, 19)
    }
    ///Bit 20 - PB4_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb4_ie(&mut self) -> PB4_IE_W<'_, IO_IERrs> {
        PB4_IE_W::new(self, 20)
    }
    ///Bit 21 - PB5_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb5_ie(&mut self) -> PB5_IE_W<'_, IO_IERrs> {
        PB5_IE_W::new(self, 21)
    }
    ///Bit 22 - PB6_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb6_ie(&mut self) -> PB6_IE_W<'_, IO_IERrs> {
        PB6_IE_W::new(self, 22)
    }
    ///Bit 23 - PB7_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb7_ie(&mut self) -> PB7_IE_W<'_, IO_IERrs> {
        PB7_IE_W::new(self, 23)
    }
    ///Bit 28 - PB12_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb12_ie(&mut self) -> PB12_IE_W<'_, IO_IERrs> {
        PB12_IE_W::new(self, 28)
    }
    ///Bit 29 - PB13_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb13_ie(&mut self) -> PB13_IE_W<'_, IO_IERrs> {
        PB13_IE_W::new(self, 29)
    }
    ///Bit 30 - PB14_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb14_ie(&mut self) -> PB14_IE_W<'_, IO_IERrs> {
        PB14_IE_W::new(self, 30)
    }
    ///Bit 31 - PB15_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
    #[inline(always)]
    pub fn pb15_ie(&mut self) -> PB15_IE_W<'_, IO_IERrs> {
        PB15_IE_W::new(self, 31)
    }
}
/**IO_IER register

You can [`read`](crate::Reg::read) this register and get [`io_ier::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`io_ier::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32WB05.html#SYSTEM_CTRL:IO_IER)*/
pub struct IO_IERrs;
impl crate::RegisterSpec for IO_IERrs {
    type Ux = u32;
}
///`read()` method returns [`io_ier::R`](R) reader structure
impl crate::Readable for IO_IERrs {}
///`write(|w| ..)` method takes [`io_ier::W`](W) writer structure
impl crate::Writable for IO_IERrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IO_IER to value 0
impl crate::Resettable for IO_IERrs {}
