
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   clk = 1'b0;
   rd_mux_out = 1'b0;
   rd_sel[31:0] = 32'b00000000000000000000000000000000;

   rs1_sel[31:0] = 32'b00000000000000000000000000000000;

   rs2_sel[31:0] = 32'b00000000000000000000000000000000;

end 
