# 8bit-adder-with-testbench
This repository contains the design and a simple testbench for an 8-bit adder implemented in Verilog. It includes the RTL code for the adder module and a testbench to verify its functionality.
