{
  "module_name": "ipw2100.h",
  "hash_id": "65a74ef33a29325612fbe2dd6c668421e912e60bfca21a59b63eaeeae4520636",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/ipw2x00/ipw2100.h",
  "human_readable_source": " \n \n#ifndef _IPW2100_H\n#define _IPW2100_H\n\n#include <linux/sched.h>\n#include <linux/interrupt.h>\n#include <linux/netdevice.h>\n#include <linux/etherdevice.h>\n#include <linux/list.h>\n#include <linux/delay.h>\n#include <linux/skbuff.h>\n#include <asm/io.h>\n#include <linux/socket.h>\n#include <linux/if_arp.h>\n#include <linux/wireless.h>\n#include <net/iw_handler.h>\t\n\n#ifdef CONFIG_IPW2100_MONITOR\n#include <net/ieee80211_radiotap.h>\n#endif\n\n#include <linux/workqueue.h>\n#include <linux/mutex.h>\n\n#include \"libipw.h\"\n\nstruct ipw2100_priv;\nstruct ipw2100_tx_packet;\nstruct ipw2100_rx_packet;\n\n#define IPW_DL_UNINIT    0x80000000\n#define IPW_DL_NONE      0x00000000\n#define IPW_DL_ALL       0x7FFFFFFF\n\n \n\n#define IPW_DL_ERROR         (1<<0)\n#define IPW_DL_WARNING       (1<<1)\n#define IPW_DL_INFO          (1<<2)\n#define IPW_DL_WX            (1<<3)\n#define IPW_DL_HC            (1<<5)\n#define IPW_DL_STATE         (1<<6)\n\n#define IPW_DL_NOTIF         (1<<10)\n#define IPW_DL_SCAN          (1<<11)\n#define IPW_DL_ASSOC         (1<<12)\n#define IPW_DL_DROP          (1<<13)\n\n#define IPW_DL_IOCTL         (1<<14)\n#define IPW_DL_RF_KILL       (1<<17)\n\n#define IPW_DL_MANAGE        (1<<15)\n#define IPW_DL_FW            (1<<16)\n\n#define IPW_DL_FRAG          (1<<21)\n#define IPW_DL_WEP           (1<<22)\n#define IPW_DL_TX            (1<<23)\n#define IPW_DL_RX            (1<<24)\n#define IPW_DL_ISR           (1<<25)\n#define IPW_DL_IO            (1<<26)\n#define IPW_DL_TRACE         (1<<28)\n\n#define IPW_DEBUG_ERROR(f, a...) printk(KERN_ERR DRV_NAME \": \" f, ## a)\n#define IPW_DEBUG_WARNING(f, a...) printk(KERN_WARNING DRV_NAME \": \" f, ## a)\n#define IPW_DEBUG_INFO(f...)    IPW_DEBUG(IPW_DL_INFO, ## f)\n#define IPW_DEBUG_WX(f...)     IPW_DEBUG(IPW_DL_WX, ## f)\n#define IPW_DEBUG_SCAN(f...)   IPW_DEBUG(IPW_DL_SCAN, ## f)\n#define IPW_DEBUG_NOTIF(f...) IPW_DEBUG(IPW_DL_NOTIF, ## f)\n#define IPW_DEBUG_TRACE(f...)  IPW_DEBUG(IPW_DL_TRACE, ## f)\n#define IPW_DEBUG_RX(f...)     IPW_DEBUG(IPW_DL_RX, ## f)\n#define IPW_DEBUG_TX(f...)     IPW_DEBUG(IPW_DL_TX, ## f)\n#define IPW_DEBUG_ISR(f...)    IPW_DEBUG(IPW_DL_ISR, ## f)\n#define IPW_DEBUG_MANAGEMENT(f...) IPW_DEBUG(IPW_DL_MANAGE, ## f)\n#define IPW_DEBUG_WEP(f...)    IPW_DEBUG(IPW_DL_WEP, ## f)\n#define IPW_DEBUG_HC(f...) IPW_DEBUG(IPW_DL_HC, ## f)\n#define IPW_DEBUG_FRAG(f...) IPW_DEBUG(IPW_DL_FRAG, ## f)\n#define IPW_DEBUG_FW(f...) IPW_DEBUG(IPW_DL_FW, ## f)\n#define IPW_DEBUG_RF_KILL(f...) IPW_DEBUG(IPW_DL_RF_KILL, ## f)\n#define IPW_DEBUG_DROP(f...) IPW_DEBUG(IPW_DL_DROP, ## f)\n#define IPW_DEBUG_IO(f...) IPW_DEBUG(IPW_DL_IO, ## f)\n#define IPW_DEBUG_IOCTL(f...) IPW_DEBUG(IPW_DL_IOCTL, ## f)\n#define IPW_DEBUG_STATE(f, a...) IPW_DEBUG(IPW_DL_STATE | IPW_DL_ASSOC | IPW_DL_INFO, f, ## a)\n#define IPW_DEBUG_ASSOC(f, a...) IPW_DEBUG(IPW_DL_ASSOC | IPW_DL_INFO, f, ## a)\n\nenum {\n\tIPW_HW_STATE_DISABLED = 1,\n\tIPW_HW_STATE_ENABLED = 0\n};\n\nextern const char *port_type_str[];\nextern const char *band_str[];\n\n#define NUMBER_OF_BD_PER_COMMAND_PACKET\t\t1\n#define NUMBER_OF_BD_PER_DATA_PACKET\t\t2\n\n#define IPW_MAX_BDS 6\n#define NUMBER_OF_OVERHEAD_BDS_PER_PACKETR\t2\n#define NUMBER_OF_BDS_TO_LEAVE_FOR_COMMANDS\t1\n\n#define REQUIRED_SPACE_IN_RING_FOR_COMMAND_PACKET \\\n    (IPW_BD_QUEUE_W_R_MIN_SPARE + NUMBER_OF_BD_PER_COMMAND_PACKET)\n\nstruct bd_status {\n\tunion {\n\t\tstruct {\n\t\t\tu8 nlf:1, txType:2, intEnabled:1, reserved:4;\n\t\t} fields;\n\t\tu8 field;\n\t} info;\n} __packed;\n\nstruct ipw2100_bd {\n\tu32 host_addr;\n\tu32 buf_length;\n\tstruct bd_status status;\n\t \n\tu8 num_fragments;\n\tu8 reserved[6];\n} __packed;\n\n#define IPW_BD_QUEUE_LENGTH(n) (1<<n)\n#define IPW_BD_ALIGNMENT(L)    (L*sizeof(struct ipw2100_bd))\n\n#define IPW_BD_STATUS_TX_FRAME_802_3             0x00\n#define IPW_BD_STATUS_TX_FRAME_NOT_LAST_FRAGMENT 0x01\n#define IPW_BD_STATUS_TX_FRAME_COMMAND\t\t 0x02\n#define IPW_BD_STATUS_TX_FRAME_802_11\t         0x04\n#define IPW_BD_STATUS_TX_INTERRUPT_ENABLE\t 0x08\n\nstruct ipw2100_bd_queue {\n\t \n\tstruct ipw2100_bd *drv;\n\n\t \n\tdma_addr_t nic;\n\n\t \n\tu32 size;\n\n\t \n\tu32 entries;\n\n\t \n\tu32 available;\n\n\t \n\tu32 oldest;\n\n\t \n\tu32 next;\n};\n\n#define RX_QUEUE_LENGTH 256\n#define TX_QUEUE_LENGTH 256\n#define HW_QUEUE_LENGTH 256\n\n#define TX_PENDED_QUEUE_LENGTH (TX_QUEUE_LENGTH / NUMBER_OF_BD_PER_DATA_PACKET)\n\n#define STATUS_TYPE_MASK\t0x0000000f\n#define COMMAND_STATUS_VAL\t0\n#define STATUS_CHANGE_VAL\t1\n#define P80211_DATA_VAL \t2\n#define P8023_DATA_VAL\t\t3\n#define HOST_NOTIFICATION_VAL\t4\n\n#define IPW2100_RSSI_TO_DBM (-98)\n\nstruct ipw2100_status {\n\tu32 frame_size;\n\tu16 status_fields;\n\tu8 flags;\n#define IPW_STATUS_FLAG_DECRYPTED\t(1<<0)\n#define IPW_STATUS_FLAG_WEP_ENCRYPTED\t(1<<1)\n#define IPW_STATUS_FLAG_CRC_ERROR       (1<<2)\n\tu8 rssi;\n} __packed;\n\nstruct ipw2100_status_queue {\n\t \n\tstruct ipw2100_status *drv;\n\n\t \n\tdma_addr_t nic;\n\n\t \n\tu32 size;\n};\n\n#define HOST_COMMAND_PARAMS_REG_LEN\t100\n#define CMD_STATUS_PARAMS_REG_LEN \t3\n\n#define IPW_WPA_CAPABILITIES   0x1\n#define IPW_WPA_LISTENINTERVAL 0x2\n#define IPW_WPA_AP_ADDRESS     0x4\n\n#define IPW_MAX_VAR_IE_LEN ((HOST_COMMAND_PARAMS_REG_LEN - 4) * sizeof(u32))\n\nstruct ipw2100_wpa_assoc_frame {\n\tu16 fixed_ie_mask;\n\tstruct {\n\t\tu16 capab_info;\n\t\tu16 listen_interval;\n\t\tu8 current_ap[ETH_ALEN];\n\t} fixed_ies;\n\tu32 var_ie_len;\n\tu8 var_ie[IPW_MAX_VAR_IE_LEN];\n};\n\n#define IPW_BSS     1\n#define IPW_MONITOR 2\n#define IPW_IBSS    3\n\n \nstruct ipw2100_cmd_header {\n\tu32 host_command_reg;\n\tu32 host_command_reg1;\n\tu32 sequence;\n\tu32 host_command_len_reg;\n\tu32 host_command_params_reg[HOST_COMMAND_PARAMS_REG_LEN];\n\tu32 cmd_status_reg;\n\tu32 cmd_status_params_reg[CMD_STATUS_PARAMS_REG_LEN];\n\tu32 rxq_base_ptr;\n\tu32 rxq_next_ptr;\n\tu32 rxq_host_ptr;\n\tu32 txq_base_ptr;\n\tu32 txq_next_ptr;\n\tu32 txq_host_ptr;\n\tu32 tx_status_reg;\n\tu32 reserved;\n\tu32 status_change_reg;\n\tu32 reserved1[3];\n\tu32 *ordinal1_ptr;\n\tu32 *ordinal2_ptr;\n} __packed;\n\nstruct ipw2100_data_header {\n\tu32 host_command_reg;\n\tu32 host_command_reg1;\n\tu8 encrypted;\t\t\n\tu8 needs_encryption;\t\n\tu8 wep_index;\t\t\n\tu8 key_size;\t\t\n\tu8 key[16];\n\tu8 reserved[10];\t\n\tu8 src_addr[ETH_ALEN];\n\tu8 dst_addr[ETH_ALEN];\n\tu16 fragment_size;\n} __packed;\n\n \nstruct host_command {\n\tu32 host_command;\t\n\tu32 host_command1;\t\n\tu32 host_command_sequence;\t\n\tu32 host_command_length;\t\n\tu32 host_command_parameters[HOST_COMMAND_PARAMS_REG_LEN];\t\n} __packed;\n\ntypedef enum {\n\tPOWER_ON_RESET,\n\tEXIT_POWER_DOWN_RESET,\n\tSW_RESET,\n\tEEPROM_RW,\n\tSW_RE_INIT\n} ipw2100_reset_event;\n\nenum {\n\tCOMMAND = 0xCAFE,\n\tDATA,\n\tRX\n};\n\nstruct ipw2100_tx_packet {\n\tint type;\n\tint index;\n\tunion {\n\t\tstruct {\t \n\t\t\tstruct ipw2100_cmd_header *cmd;\n\t\t\tdma_addr_t cmd_phys;\n\t\t} c_struct;\n\t\tstruct {\t \n\t\t\tstruct ipw2100_data_header *data;\n\t\t\tdma_addr_t data_phys;\n\t\t\tstruct libipw_txb *txb;\n\t\t} d_struct;\n\t} info;\n\tint jiffy_start;\n\n\tstruct list_head list;\n};\n\nstruct ipw2100_rx_packet {\n\tstruct ipw2100_rx *rxp;\n\tdma_addr_t dma_addr;\n\tint jiffy_start;\n\tstruct sk_buff *skb;\n\tstruct list_head list;\n};\n\n#define FRAG_DISABLED             (1<<31)\n#define RTS_DISABLED              (1<<31)\n#define MAX_RTS_THRESHOLD         2304U\n#define MIN_RTS_THRESHOLD         1U\n#define DEFAULT_RTS_THRESHOLD     1000U\n\n#define DEFAULT_BEACON_INTERVAL   100U\n#define\tDEFAULT_SHORT_RETRY_LIMIT 7U\n#define\tDEFAULT_LONG_RETRY_LIMIT  4U\n\nstruct ipw2100_ordinals {\n\tu32 table1_addr;\n\tu32 table2_addr;\n\tu32 table1_size;\n\tu32 table2_size;\n};\n\n \nstruct ipw2100_notification {\n\tu32 hnhdr_subtype;\t \n\tu32 hnhdr_size;\t\t \n} __packed;\n\n#define MAX_KEY_SIZE\t16\n#define\tMAX_KEYS\t8\n\n#define IPW2100_WEP_ENABLE     (1<<1)\n#define IPW2100_WEP_DROP_CLEAR (1<<2)\n\n#define IPW_NONE_CIPHER   (1<<0)\n#define IPW_WEP40_CIPHER  (1<<1)\n#define IPW_TKIP_CIPHER   (1<<2)\n#define IPW_CCMP_CIPHER   (1<<4)\n#define IPW_WEP104_CIPHER (1<<5)\n#define IPW_CKIP_CIPHER   (1<<6)\n\n#define\tIPW_AUTH_OPEN     \t0\n#define\tIPW_AUTH_SHARED   \t1\n#define IPW_AUTH_LEAP\t  \t2\n#define IPW_AUTH_LEAP_CISCO_ID\t0x80\n\nstruct statistic {\n\tint value;\n\tint hi;\n\tint lo;\n};\n\n#define INIT_STAT(x) do {  \\\n  (x)->value = (x)->hi = 0; \\\n  (x)->lo = 0x7fffffff; \\\n} while (0)\n#define SET_STAT(x,y) do { \\\n  (x)->value = y; \\\n  if ((x)->value > (x)->hi) (x)->hi = (x)->value; \\\n  if ((x)->value < (x)->lo) (x)->lo = (x)->value; \\\n} while (0)\n#define INC_STAT(x) do { if (++(x)->value > (x)->hi) (x)->hi = (x)->value; } \\\nwhile (0)\n#define DEC_STAT(x) do { if (--(x)->value < (x)->lo) (x)->lo = (x)->value; } \\\nwhile (0)\n\n#define IPW2100_ERROR_QUEUE 5\n\n \nenum {\n#ifdef CONFIG_PM\n\tIPW2100_PM_DISABLED = 0,\n\tPM_STATE_SIZE = 16,\n#else\n\tIPW2100_PM_DISABLED = 1,\n\tPM_STATE_SIZE = 0,\n#endif\n};\n\n#define STATUS_POWERED          (1<<0)\n#define STATUS_CMD_ACTIVE       (1<<1)\t \n#define STATUS_RUNNING          (1<<2)\t \n#define STATUS_ENABLED          (1<<3)\t \n#define STATUS_STOPPING         (1<<4)\t \n#define STATUS_INITIALIZED      (1<<5)\t \n#define STATUS_ASSOCIATING      (1<<9)\t \n#define STATUS_ASSOCIATED       (1<<10)\t \n#define STATUS_INT_ENABLED      (1<<11)\n#define STATUS_RF_KILL_HW       (1<<12)\n#define STATUS_RF_KILL_SW       (1<<13)\n#define STATUS_RF_KILL_MASK     (STATUS_RF_KILL_HW | STATUS_RF_KILL_SW)\n#define STATUS_EXIT_PENDING     (1<<14)\n\n#define STATUS_SCAN_PENDING     (1<<23)\n#define STATUS_SCANNING         (1<<24)\n#define STATUS_SCAN_ABORTING    (1<<25)\n#define STATUS_SCAN_COMPLETE    (1<<26)\n#define STATUS_WX_EVENT_PENDING (1<<27)\n#define STATUS_RESET_PENDING    (1<<29)\n#define STATUS_SECURITY_UPDATED (1<<30)\t \n\n \n#define IPW_STATE_INITIALIZED\t(1<<0)\n#define IPW_STATE_COUNTRY_FOUND\t(1<<1)\n#define IPW_STATE_ASSOCIATED    (1<<2)\n#define IPW_STATE_ASSN_LOST\t(1<<3)\n#define IPW_STATE_ASSN_CHANGED \t(1<<4)\n#define IPW_STATE_SCAN_COMPLETE\t(1<<5)\n#define IPW_STATE_ENTERED_PSP \t(1<<6)\n#define IPW_STATE_LEFT_PSP \t(1<<7)\n#define IPW_STATE_RF_KILL       (1<<8)\n#define IPW_STATE_DISABLED\t(1<<9)\n#define IPW_STATE_POWER_DOWN\t(1<<10)\n#define IPW_STATE_SCANNING      (1<<11)\n\n#define CFG_STATIC_CHANNEL      (1<<0)\t \n#define CFG_STATIC_ESSID        (1<<1)\t \n#define CFG_STATIC_BSSID        (1<<2)\t \n#define CFG_CUSTOM_MAC          (1<<3)\n#define CFG_LONG_PREAMBLE       (1<<4)\n#define CFG_ASSOCIATE           (1<<6)\n#define CFG_FIXED_RATE          (1<<7)\n#define CFG_ADHOC_CREATE        (1<<8)\n#define CFG_PASSIVE_SCAN        (1<<10)\n#ifdef CONFIG_IPW2100_MONITOR\n#define CFG_CRC_CHECK           (1<<11)\n#endif\n\n#define CAP_SHARED_KEY          (1<<0)\t \n#define CAP_PRIVACY_ON          (1<<1)\t \n\nstruct ipw2100_priv {\n\tvoid __iomem *ioaddr;\n\n\tint stop_hang_check;\t \n\tint stop_rf_kill;\t \n\n\tstruct libipw_device *ieee;\n\tunsigned long status;\n\tunsigned long config;\n\tunsigned long capability;\n\n\t \n\tint resets;\n\ttime64_t reset_backoff;\n\n\t \n\tu8 essid[IW_ESSID_MAX_SIZE];\n\tu8 essid_len;\n\tu8 bssid[ETH_ALEN];\n\tu8 channel;\n\tint last_mode;\n\n\ttime64_t connect_start;\n\ttime64_t last_reset;\n\n\tu32 channel_mask;\n\tu32 fatal_error;\n\tu32 fatal_errors[IPW2100_ERROR_QUEUE];\n\tu32 fatal_index;\n\tint eeprom_version;\n\tint firmware_version;\n\tunsigned long hw_features;\n\tint hangs;\n\tu32 last_rtc;\n\tint dump_raw;\t\t \n\tu8 *snapshot[0x30];\n\n\tu8 mandatory_bssid_mac[ETH_ALEN];\n\tu8 mac_addr[ETH_ALEN];\n\n\tint power_mode;\n\n\tint messages_sent;\n\n\tint short_retry_limit;\n\tint long_retry_limit;\n\n\tu32 rts_threshold;\n\tu32 frag_threshold;\n\n\tint in_isr;\n\n\tu32 tx_rates;\n\tint tx_power;\n\tu32 beacon_interval;\n\n\tchar nick[IW_ESSID_MAX_SIZE + 1];\n\n\tstruct ipw2100_status_queue status_queue;\n\n\tstruct statistic txq_stat;\n\tstruct statistic rxq_stat;\n\tstruct ipw2100_bd_queue rx_queue;\n\tstruct ipw2100_bd_queue tx_queue;\n\tstruct ipw2100_rx_packet *rx_buffers;\n\n\tstruct statistic fw_pend_stat;\n\tstruct list_head fw_pend_list;\n\n\tstruct statistic msg_free_stat;\n\tstruct statistic msg_pend_stat;\n\tstruct list_head msg_free_list;\n\tstruct list_head msg_pend_list;\n\tstruct ipw2100_tx_packet *msg_buffers;\n\n\tstruct statistic tx_free_stat;\n\tstruct statistic tx_pend_stat;\n\tstruct list_head tx_free_list;\n\tstruct list_head tx_pend_list;\n\tstruct ipw2100_tx_packet *tx_buffers;\n\n\tstruct ipw2100_ordinals ordinals;\n\n\tstruct pci_dev *pci_dev;\n\n\tstruct proc_dir_entry *dir_dev;\n\n\tstruct net_device *net_dev;\n\tstruct iw_statistics wstats;\n\n\tstruct iw_public_data wireless_data;\n\n\tstruct tasklet_struct irq_tasklet;\n\n\tstruct delayed_work reset_work;\n\tstruct delayed_work security_work;\n\tstruct delayed_work wx_event_work;\n\tstruct delayed_work hang_check;\n\tstruct delayed_work rf_kill;\n\tstruct delayed_work scan_event;\n\n\tint user_requested_scan;\n\n\t \n\ttime64_t suspend_at;\n\ttime64_t suspend_time;\n\n\tu32 interrupts;\n\tint tx_interrupts;\n\tint rx_interrupts;\n\tint inta_other;\n\n\tspinlock_t low_lock;\n\tstruct mutex action_mutex;\n\tstruct mutex adapter_mutex;\n\n\twait_queue_head_t wait_command_queue;\n};\n\n \n\n \n#define HOST_COMPLETE           2\n#define SYSTEM_CONFIG           6\n#define SSID                    8\n#define MANDATORY_BSSID         9\n#define AUTHENTICATION_TYPE    10\n#define ADAPTER_ADDRESS        11\n#define PORT_TYPE              12\n#define INTERNATIONAL_MODE     13\n#define CHANNEL                14\n#define RTS_THRESHOLD          15\n#define FRAG_THRESHOLD         16\n#define POWER_MODE             17\n#define TX_RATES               18\n#define BASIC_TX_RATES         19\n#define WEP_KEY_INFO           20\n#define WEP_KEY_INDEX          25\n#define WEP_FLAGS              26\n#define ADD_MULTICAST          27\n#define CLEAR_ALL_MULTICAST    28\n#define BEACON_INTERVAL        29\n#define ATIM_WINDOW            30\n#define CLEAR_STATISTICS       31\n#define SEND\t\t       33\n#define TX_POWER_INDEX         36\n#define BROADCAST_SCAN         43\n#define CARD_DISABLE           44\n#define PREFERRED_BSSID        45\n#define SET_SCAN_OPTIONS       46\n#define SCAN_DWELL_TIME        47\n#define SWEEP_TABLE            48\n#define AP_OR_STATION_TABLE    49\n#define GROUP_ORDINALS         50\n#define SHORT_RETRY_LIMIT      51\n#define LONG_RETRY_LIMIT       52\n\n#define HOST_PRE_POWER_DOWN    58\n#define CARD_DISABLE_PHY_OFF   61\n#define MSDU_TX_RATES          62\n\n \n#define SET_STATION_STAT_BITS      64\n#define CLEAR_STATIONS_STAT_BITS   65\n#define LEAP_ROGUE_MODE            66\t\n#define SET_SECURITY_INFORMATION   67\n#define DISASSOCIATION_BSSID\t   68\n#define SET_WPA_IE                 69\n\n \n#define IPW_CFG_MONITOR               0x00004\n#define IPW_CFG_PREAMBLE_AUTO        0x00010\n#define IPW_CFG_IBSS_AUTO_START     0x00020\n#define IPW_CFG_LOOPBACK            0x00100\n#define IPW_CFG_ANSWER_BCSSID_PROBE 0x00800\n#define IPW_CFG_BT_SIDEBAND_SIGNAL\t0x02000\n#define IPW_CFG_802_1x_ENABLE       0x04000\n#define IPW_CFG_BSS_MASK\t\t0x08000\n#define IPW_CFG_IBSS_MASK\t\t0x10000\n\n#define IPW_SCAN_NOASSOCIATE (1<<0)\n#define IPW_SCAN_MIXED_CELL (1<<1)\n \n#define IPW_SCAN_PASSIVE (1<<3)\n\n#define IPW_NIC_FATAL_ERROR 0x2A7F0\n#define IPW_ERROR_ADDR(x) (x & 0x3FFFF)\n#define IPW_ERROR_CODE(x) ((x & 0xFF000000) >> 24)\n#define IPW2100_ERR_C3_CORRUPTION (0x10 << 24)\n#define IPW2100_ERR_MSG_TIMEOUT   (0x11 << 24)\n#define IPW2100_ERR_FW_LOAD       (0x12 << 24)\n\n#define IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND\t\t\t0x200\n#define IPW_MEM_SRAM_HOST_INTERRUPT_AREA_LOWER_BOUND  \tIPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x0D80\n\n#define IPW_MEM_HOST_SHARED_RX_BD_BASE                  (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x40)\n#define IPW_MEM_HOST_SHARED_RX_STATUS_BASE              (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x44)\n#define IPW_MEM_HOST_SHARED_RX_BD_SIZE                  (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x48)\n#define IPW_MEM_HOST_SHARED_RX_READ_INDEX               (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0xa0)\n\n#define IPW_MEM_HOST_SHARED_TX_QUEUE_BD_BASE          (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x00)\n#define IPW_MEM_HOST_SHARED_TX_QUEUE_BD_SIZE          (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x04)\n#define IPW_MEM_HOST_SHARED_TX_QUEUE_READ_INDEX       (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x80)\n\n#define IPW_MEM_HOST_SHARED_RX_WRITE_INDEX \\\n    (IPW_MEM_SRAM_HOST_INTERRUPT_AREA_LOWER_BOUND + 0x20)\n\n#define IPW_MEM_HOST_SHARED_TX_QUEUE_WRITE_INDEX \\\n    (IPW_MEM_SRAM_HOST_INTERRUPT_AREA_LOWER_BOUND)\n\n#define IPW_MEM_HOST_SHARED_ORDINALS_TABLE_1   (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x180)\n#define IPW_MEM_HOST_SHARED_ORDINALS_TABLE_2   (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x184)\n\n#define IPW2100_INTA_TX_TRANSFER               (0x00000001)\t\n#define IPW2100_INTA_RX_TRANSFER               (0x00000002)\t\n#define IPW2100_INTA_TX_COMPLETE\t       (0x00000004)\t\n#define IPW2100_INTA_EVENT_INTERRUPT           (0x00000008)\t\n#define IPW2100_INTA_STATUS_CHANGE             (0x00000010)\t\n#define IPW2100_INTA_BEACON_PERIOD_EXPIRED     (0x00000020)\t\n#define IPW2100_INTA_SLAVE_MODE_HOST_COMMAND_DONE  (0x00010000)\t\n#define IPW2100_INTA_FW_INIT_DONE              (0x01000000)\t\n#define IPW2100_INTA_FW_CALIBRATION_CALC       (0x02000000)\t\n#define IPW2100_INTA_FATAL_ERROR               (0x40000000)\t\n#define IPW2100_INTA_PARITY_ERROR              (0x80000000)\t\n\n#define IPW_AUX_HOST_RESET_REG_PRINCETON_RESET              (0x00000001)\n#define IPW_AUX_HOST_RESET_REG_FORCE_NMI                    (0x00000002)\n#define IPW_AUX_HOST_RESET_REG_PCI_HOST_CLUSTER_FATAL_NMI   (0x00000004)\n#define IPW_AUX_HOST_RESET_REG_CORE_FATAL_NMI               (0x00000008)\n#define IPW_AUX_HOST_RESET_REG_SW_RESET                     (0x00000080)\n#define IPW_AUX_HOST_RESET_REG_MASTER_DISABLED              (0x00000100)\n#define IPW_AUX_HOST_RESET_REG_STOP_MASTER                  (0x00000200)\n\n#define IPW_AUX_HOST_GP_CNTRL_BIT_CLOCK_READY           (0x00000001)\t\n#define IPW_AUX_HOST_GP_CNTRL_BIT_HOST_ALLOWS_STANDBY   (0x00000002)\t\n#define IPW_AUX_HOST_GP_CNTRL_BIT_INIT_DONE             (0x00000004)\t\n#define IPW_AUX_HOST_GP_CNTRL_BITS_SYS_CONFIG           (0x000007c0)\t\n#define IPW_AUX_HOST_GP_CNTRL_BIT_BUS_TYPE              (0x00000200)\t\n#define IPW_AUX_HOST_GP_CNTRL_BIT_BAR0_BLOCK_SIZE       (0x00000400)\t\n#define IPW_AUX_HOST_GP_CNTRL_BIT_USB_MODE              (0x20000000)\t\n#define IPW_AUX_HOST_GP_CNTRL_BIT_HOST_FORCES_SYS_CLK   (0x40000000)\t\n#define IPW_AUX_HOST_GP_CNTRL_BIT_FW_FORCES_SYS_CLK     (0x80000000)\t\n\n#define IPW_BIT_GPIO_GPIO1_MASK         0x0000000C\n#define IPW_BIT_GPIO_GPIO3_MASK         0x000000C0\n#define IPW_BIT_GPIO_GPIO1_ENABLE       0x00000008\n#define IPW_BIT_GPIO_RF_KILL            0x00010000\n\n#define IPW_BIT_GPIO_LED_OFF            0x00002000\t\n\n#define IPW_REG_DOMAIN_0_OFFSET \t0x0000\n#define IPW_REG_DOMAIN_1_OFFSET \tIPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND\n\n#define IPW_REG_INTA\t\t\tIPW_REG_DOMAIN_0_OFFSET + 0x0008\n#define IPW_REG_INTA_MASK\t\tIPW_REG_DOMAIN_0_OFFSET + 0x000C\n#define IPW_REG_INDIRECT_ACCESS_ADDRESS\tIPW_REG_DOMAIN_0_OFFSET + 0x0010\n#define IPW_REG_INDIRECT_ACCESS_DATA\tIPW_REG_DOMAIN_0_OFFSET + 0x0014\n#define IPW_REG_AUTOINCREMENT_ADDRESS\tIPW_REG_DOMAIN_0_OFFSET + 0x0018\n#define IPW_REG_AUTOINCREMENT_DATA\tIPW_REG_DOMAIN_0_OFFSET + 0x001C\n#define IPW_REG_RESET_REG\t\tIPW_REG_DOMAIN_0_OFFSET + 0x0020\n#define IPW_REG_GP_CNTRL\t\tIPW_REG_DOMAIN_0_OFFSET + 0x0024\n#define IPW_REG_GPIO\t\t\tIPW_REG_DOMAIN_0_OFFSET + 0x0030\n#define IPW_REG_FW_TYPE                 IPW_REG_DOMAIN_1_OFFSET + 0x0188\n#define IPW_REG_FW_VERSION \t\tIPW_REG_DOMAIN_1_OFFSET + 0x018C\n#define IPW_REG_FW_COMPATIBILITY_VERSION IPW_REG_DOMAIN_1_OFFSET + 0x0190\n\n#define IPW_REG_INDIRECT_ADDR_MASK\t0x00FFFFFC\n\n#define IPW_INTERRUPT_MASK\t\t0xC1010013\n\n#define IPW2100_CONTROL_REG             0x220000\n#define IPW2100_CONTROL_PHY_OFF         0x8\n\n#define IPW2100_COMMAND\t\t\t0x00300004\n#define IPW2100_COMMAND_PHY_ON\t\t0x0\n#define IPW2100_COMMAND_PHY_OFF\t\t0x1\n\n \n#define IPW_REG_DOA_DEBUG_AREA_START    IPW_REG_DOMAIN_0_OFFSET + 0x0090\n#define IPW_REG_DOA_DEBUG_AREA_END      IPW_REG_DOMAIN_0_OFFSET + 0x00FF\n#define IPW_DATA_DOA_DEBUG_VALUE        0xd55555d5\n\n#define IPW_INTERNAL_REGISTER_HALT_AND_RESET\t0x003000e0\n\n#define IPW_WAIT_CLOCK_STABILIZATION_DELAY\t    50\t\n#define IPW_WAIT_RESET_ARC_COMPLETE_DELAY\t    10\t\n#define IPW_WAIT_RESET_MASTER_ASSERT_COMPLETE_DELAY 10\t\n\n\n#define IPW_BD_QUEUE_W_R_MIN_SPARE 2\n\n#define IPW_CACHE_LINE_LENGTH_DEFAULT\t\t    0x80\n\n#define IPW_CARD_DISABLE_PHY_OFF_COMPLETE_WAIT\t    100\t\n#define IPW_PREPARE_POWER_DOWN_COMPLETE_WAIT\t    100\t\n\n#define IPW_HEADER_802_11_SIZE\t\t sizeof(struct libipw_hdr_3addr)\n#define IPW_MAX_80211_PAYLOAD_SIZE              2304U\n#define IPW_MAX_802_11_PAYLOAD_LENGTH\t\t2312\n#define IPW_MAX_ACCEPTABLE_TX_FRAME_LENGTH\t1536\n#define IPW_MIN_ACCEPTABLE_RX_FRAME_LENGTH\t60\n#define IPW_MAX_ACCEPTABLE_RX_FRAME_LENGTH \\\n\t(IPW_MAX_ACCEPTABLE_TX_FRAME_LENGTH + IPW_HEADER_802_11_SIZE - \\\n        sizeof(struct ethhdr))\n\n#define IPW_802_11_FCS_LENGTH 4\n#define IPW_RX_NIC_BUFFER_LENGTH \\\n        (IPW_MAX_802_11_PAYLOAD_LENGTH + IPW_HEADER_802_11_SIZE + \\\n\t\tIPW_802_11_FCS_LENGTH)\n\n#define IPW_802_11_PAYLOAD_OFFSET \\\n        (sizeof(struct libipw_hdr_3addr) + \\\n         sizeof(struct libipw_snap_hdr))\n\nstruct ipw2100_rx {\n\tunion {\n\t\tunsigned char payload[IPW_RX_NIC_BUFFER_LENGTH];\n\t\tstruct libipw_hdr_4addr header;\n\t\tu32 status;\n\t\tstruct ipw2100_notification notification;\n\t\tstruct ipw2100_cmd_header command;\n\t} rx_data;\n} __packed;\n\n \n#define TX_RATE_1_MBIT              0x0001\n#define TX_RATE_2_MBIT              0x0002\n#define TX_RATE_5_5_MBIT            0x0004\n#define TX_RATE_11_MBIT             0x0008\n#define TX_RATE_MASK                0x000F\n#define DEFAULT_TX_RATES            0x000F\n\n#define IPW_POWER_MODE_CAM           0x00\t\n#define IPW_POWER_INDEX_1            0x01\n#define IPW_POWER_INDEX_2            0x02\n#define IPW_POWER_INDEX_3            0x03\n#define IPW_POWER_INDEX_4            0x04\n#define IPW_POWER_INDEX_5            0x05\n#define IPW_POWER_AUTO               0x06\n#define IPW_POWER_MASK               0x0F\n#define IPW_POWER_ENABLED            0x10\n#define IPW_POWER_LEVEL(x)           ((x) & IPW_POWER_MASK)\n\n#define IPW_TX_POWER_AUTO            0\n#define IPW_TX_POWER_ENHANCED        1\n\n#define IPW_TX_POWER_DEFAULT         32\n#define IPW_TX_POWER_MIN             0\n#define IPW_TX_POWER_MAX             16\n#define IPW_TX_POWER_MIN_DBM         (-12)\n#define IPW_TX_POWER_MAX_DBM         16\n\n#define FW_SCAN_DONOT_ASSOCIATE     0x0001\t\n#define FW_SCAN_PASSIVE             0x0008\t\n\n#define REG_MIN_CHANNEL             0\n#define REG_MAX_CHANNEL             14\n\n#define REG_CHANNEL_MASK            0x00003FFF\n#define IPW_IBSS_11B_DEFAULT_MASK   0x87ff\n\n#define DIVERSITY_EITHER            0\t\n#define DIVERSITY_ANTENNA_A         1\t\n#define DIVERSITY_ANTENNA_B         2\t\n\n#define HOST_COMMAND_WAIT 0\n#define HOST_COMMAND_NO_WAIT 1\n\n#define LOCK_NONE 0\n#define LOCK_DRIVER 1\n#define LOCK_FW 2\n\n#define TYPE_SWEEP_ORD                  0x000D\n#define TYPE_IBSS_STTN_ORD              0x000E\n#define TYPE_BSS_AP_ORD                 0x000F\n#define TYPE_RAW_BEACON_ENTRY           0x0010\n#define TYPE_CALIBRATION_DATA           0x0011\n#define TYPE_ROGUE_AP_DATA              0x0012\n#define TYPE_ASSOCIATION_REQUEST\t0x0013\n#define TYPE_REASSOCIATION_REQUEST\t0x0014\n\n#define HW_FEATURE_RFKILL 0x0001\n#define RF_KILLSWITCH_OFF 1\n#define RF_KILLSWITCH_ON  0\n\n#define IPW_COMMAND_POOL_SIZE        40\n\n#define IPW_START_ORD_TAB_1\t\t\t1\n#define IPW_START_ORD_TAB_2\t\t\t1000\n\n#define IPW_ORD_TAB_1_ENTRY_SIZE\t\tsizeof(u32)\n\n#define IS_ORDINAL_TABLE_ONE(mgr,id) \\\n    ((id >= IPW_START_ORD_TAB_1) && (id < mgr->table1_size))\n#define IS_ORDINAL_TABLE_TWO(mgr,id) \\\n    ((id >= IPW_START_ORD_TAB_2) && (id < (mgr->table2_size + IPW_START_ORD_TAB_2)))\n\n#define BSS_ID_LENGTH               6\n\n\ntypedef enum _ORDINAL_TABLE_1 {\t\n\n\tIPW_ORD_STAT_TX_HOST_REQUESTS = 1,\t\n\tIPW_ORD_STAT_TX_HOST_COMPLETE,\t\n\tIPW_ORD_STAT_TX_DIR_DATA,\t\n\n\tIPW_ORD_STAT_TX_DIR_DATA1 = 4,\t\n\tIPW_ORD_STAT_TX_DIR_DATA2,\t\n\tIPW_ORD_STAT_TX_DIR_DATA5_5,\t\n\tIPW_ORD_STAT_TX_DIR_DATA11,\t\n\tIPW_ORD_STAT_TX_DIR_DATA22,\t\n\n\tIPW_ORD_STAT_TX_NODIR_DATA1 = 13,\t\n\tIPW_ORD_STAT_TX_NODIR_DATA2,\t\n\tIPW_ORD_STAT_TX_NODIR_DATA5_5,\t\n\tIPW_ORD_STAT_TX_NODIR_DATA11,\t\n\n\tIPW_ORD_STAT_NULL_DATA = 21,\t\n\tIPW_ORD_STAT_TX_RTS,\t\n\tIPW_ORD_STAT_TX_CTS,\t\n\tIPW_ORD_STAT_TX_ACK,\t\n\tIPW_ORD_STAT_TX_ASSN,\t\n\tIPW_ORD_STAT_TX_ASSN_RESP,\t\n\tIPW_ORD_STAT_TX_REASSN,\t\n\tIPW_ORD_STAT_TX_REASSN_RESP,\t\n\tIPW_ORD_STAT_TX_PROBE,\t\n\tIPW_ORD_STAT_TX_PROBE_RESP,\t\n\tIPW_ORD_STAT_TX_BEACON,\t\n\tIPW_ORD_STAT_TX_ATIM,\t\n\tIPW_ORD_STAT_TX_DISASSN,\t\n\tIPW_ORD_STAT_TX_AUTH,\t\n\tIPW_ORD_STAT_TX_DEAUTH,\t\n\n\tIPW_ORD_STAT_TX_TOTAL_BYTES = 41,\t\n\tIPW_ORD_STAT_TX_RETRIES,\t\n\tIPW_ORD_STAT_TX_RETRY1,\t\n\tIPW_ORD_STAT_TX_RETRY2,\t\n\tIPW_ORD_STAT_TX_RETRY5_5,\t\n\tIPW_ORD_STAT_TX_RETRY11,\t\n\n\tIPW_ORD_STAT_TX_FAILURES = 51,\t\n\tIPW_ORD_STAT_TX_ABORT_AT_HOP,\t\n\tIPW_ORD_STAT_TX_MAX_TRIES_IN_HOP,\t\n\tIPW_ORD_STAT_TX_ABORT_LATE_DMA,\t\n\tIPW_ORD_STAT_TX_ABORT_STX,\t\n\tIPW_ORD_STAT_TX_DISASSN_FAIL,\t\n\tIPW_ORD_STAT_TX_ERR_CTS,\t\n\tIPW_ORD_STAT_TX_BPDU,\t\n\tIPW_ORD_STAT_TX_ERR_ACK,\t\n\n\t\n\tIPW_ORD_STAT_RX_HOST = 61,\t\n\tIPW_ORD_STAT_RX_DIR_DATA,\t\n\tIPW_ORD_STAT_RX_DIR_DATA1,\t\n\tIPW_ORD_STAT_RX_DIR_DATA2,\t\n\tIPW_ORD_STAT_RX_DIR_DATA5_5,\t\n\tIPW_ORD_STAT_RX_DIR_DATA11,\t\n\tIPW_ORD_STAT_RX_DIR_DATA22,\t\n\n\tIPW_ORD_STAT_RX_NODIR_DATA = 71,\t\n\tIPW_ORD_STAT_RX_NODIR_DATA1,\t\n\tIPW_ORD_STAT_RX_NODIR_DATA2,\t\n\tIPW_ORD_STAT_RX_NODIR_DATA5_5,\t\n\tIPW_ORD_STAT_RX_NODIR_DATA11,\t\n\n\tIPW_ORD_STAT_RX_NULL_DATA = 80,\t\n\tIPW_ORD_STAT_RX_POLL,\t\n\tIPW_ORD_STAT_RX_RTS,\t\n\tIPW_ORD_STAT_RX_CTS,\t\n\tIPW_ORD_STAT_RX_ACK,\t\n\tIPW_ORD_STAT_RX_CFEND,\t\n\tIPW_ORD_STAT_RX_CFEND_ACK,\t\n\tIPW_ORD_STAT_RX_ASSN,\t\n\tIPW_ORD_STAT_RX_ASSN_RESP,\t\n\tIPW_ORD_STAT_RX_REASSN,\t\n\tIPW_ORD_STAT_RX_REASSN_RESP,\t\n\tIPW_ORD_STAT_RX_PROBE,\t\n\tIPW_ORD_STAT_RX_PROBE_RESP,\t\n\tIPW_ORD_STAT_RX_BEACON,\t\n\tIPW_ORD_STAT_RX_ATIM,\t\n\tIPW_ORD_STAT_RX_DISASSN,\t\n\tIPW_ORD_STAT_RX_AUTH,\t\n\tIPW_ORD_STAT_RX_DEAUTH,\t\n\n\tIPW_ORD_STAT_RX_TOTAL_BYTES = 101,\t\n\tIPW_ORD_STAT_RX_ERR_CRC,\t\n\tIPW_ORD_STAT_RX_ERR_CRC1,\t\n\tIPW_ORD_STAT_RX_ERR_CRC2,\t\n\tIPW_ORD_STAT_RX_ERR_CRC5_5,\t\n\tIPW_ORD_STAT_RX_ERR_CRC11,\t\n\n\tIPW_ORD_STAT_RX_DUPLICATE1 = 112,\t\n\tIPW_ORD_STAT_RX_DUPLICATE2,\t\n\tIPW_ORD_STAT_RX_DUPLICATE5_5,\t\n\tIPW_ORD_STAT_RX_DUPLICATE11,\t\n\tIPW_ORD_STAT_RX_DUPLICATE = 119,\t\n\n\tIPW_ORD_PERS_DB_LOCK = 120,\t\n\tIPW_ORD_PERS_DB_SIZE,\t\n\tIPW_ORD_PERS_DB_ADDR,\t\n\tIPW_ORD_STAT_RX_INVALID_PROTOCOL,\t\n\tIPW_ORD_SYS_BOOT_TIME,\t\n\tIPW_ORD_STAT_RX_NO_BUFFER,\t\n\tIPW_ORD_STAT_RX_ABORT_LATE_DMA,\t\n\tIPW_ORD_STAT_RX_ABORT_AT_HOP,\t\n\tIPW_ORD_STAT_RX_MISSING_FRAG,\t\n\tIPW_ORD_STAT_RX_ORPHAN_FRAG,\t\n\tIPW_ORD_STAT_RX_ORPHAN_FRAME,\t\n\tIPW_ORD_STAT_RX_FRAG_AGEOUT,\t\n\tIPW_ORD_STAT_RX_BAD_SSID,\t\n\tIPW_ORD_STAT_RX_ICV_ERRORS,\t\n\n\n\tIPW_ORD_STAT_PSP_SUSPENSION = 137,\t\n\tIPW_ORD_STAT_PSP_BCN_TIMEOUT,\t\n\tIPW_ORD_STAT_PSP_POLL_TIMEOUT,\t\n\tIPW_ORD_STAT_PSP_NONDIR_TIMEOUT,\t\n\tIPW_ORD_STAT_PSP_RX_DTIMS,\t\n\tIPW_ORD_STAT_PSP_RX_TIMS,\t\n\tIPW_ORD_STAT_PSP_STATION_ID,\t\n\n\n\tIPW_ORD_LAST_ASSN_TIME = 147,\t\n\tIPW_ORD_STAT_PERCENT_MISSED_BCNS,\t\n\tIPW_ORD_STAT_PERCENT_RETRIES,\t\n\tIPW_ORD_ASSOCIATED_AP_PTR,\t\n\t\n\tIPW_ORD_AVAILABLE_AP_CNT,\t\n\tIPW_ORD_AP_LIST_PTR,\t\n\tIPW_ORD_STAT_AP_ASSNS,\t\n\tIPW_ORD_STAT_ASSN_FAIL,\t\n\tIPW_ORD_STAT_ASSN_RESP_FAIL,\t\n\tIPW_ORD_STAT_FULL_SCANS,\t\n\n\tIPW_ORD_CARD_DISABLED,\t\n\tIPW_ORD_STAT_ROAM_INHIBIT,\t\n\tIPW_FILLER_40,\n\tIPW_ORD_RSSI_AT_ASSN = 160,\t\n\tIPW_ORD_STAT_ASSN_CAUSE1,\t\n\t\n\tIPW_ORD_STAT_ASSN_CAUSE2,\t\n\tIPW_ORD_STAT_ASSN_CAUSE3,\t\n\t\n\tIPW_ORD_STAT_ASSN_CAUSE4,\t\n\t\n\tIPW_ORD_STAT_ASSN_CAUSE5,\t\n\tIPW_ORD_STAT_ASSN_CAUSE6,\t\n\tIPW_FILLER_41,\n\tIPW_FILLER_42,\n\tIPW_FILLER_43,\n\tIPW_ORD_STAT_AUTH_FAIL,\t\n\tIPW_ORD_STAT_AUTH_RESP_FAIL,\t\n\tIPW_ORD_STATION_TABLE_CNT,\t\n\n\n\tIPW_ORD_RSSI_AVG_CURR = 173,\t\n\tIPW_ORD_STEST_RESULTS_CURR,\t\n\tIPW_ORD_STEST_RESULTS_CUM,\t\n\tIPW_ORD_SELF_TEST_STATUS,\t\n\tIPW_ORD_POWER_MGMT_MODE,\t\n\tIPW_ORD_POWER_MGMT_INDEX,\t\n\tIPW_ORD_COUNTRY_CODE,\t\n\tIPW_ORD_COUNTRY_CHANNELS,\t\n\n\n\n\tIPW_ORD_RESET_CNT,\t\n\tIPW_ORD_BEACON_INTERVAL,\t\n\n\tIPW_ORD_PRINCETON_VERSION = 184,\t\n\tIPW_ORD_ANTENNA_DIVERSITY,\t\n\tIPW_ORD_CCA_RSSI,\t\n\tIPW_ORD_STAT_EEPROM_UPDATE,\t\n\tIPW_ORD_DTIM_PERIOD,\t\n\tIPW_ORD_OUR_FREQ,\t\n\n\tIPW_ORD_RTC_TIME = 190,\t\n\tIPW_ORD_PORT_TYPE,\t\n\tIPW_ORD_CURRENT_TX_RATE,\t\n\tIPW_ORD_SUPPORTED_RATES,\t\n\tIPW_ORD_ATIM_WINDOW,\t\n\tIPW_ORD_BASIC_RATES,\t\n\tIPW_ORD_NIC_HIGHEST_RATE,\t\n\tIPW_ORD_AP_HIGHEST_RATE,\t\n\tIPW_ORD_CAPABILITIES,\t\n\tIPW_ORD_AUTH_TYPE,\t\n\tIPW_ORD_RADIO_TYPE,\t\n\tIPW_ORD_RTS_THRESHOLD = 201,\t\n\tIPW_ORD_INT_MODE,\t\n\tIPW_ORD_FRAGMENTATION_THRESHOLD,\t\n\tIPW_ORD_EEPROM_SRAM_DB_BLOCK_START_ADDRESS,\t\n\tIPW_ORD_EEPROM_SRAM_DB_BLOCK_SIZE,\t\n\tIPW_ORD_EEPROM_SKU_CAPABILITY,\t\n\tIPW_ORD_EEPROM_IBSS_11B_CHANNELS,\t\n\n\tIPW_ORD_MAC_VERSION = 209,\t\n\tIPW_ORD_MAC_REVISION,\t\n\tIPW_ORD_RADIO_VERSION,\t\n\tIPW_ORD_NIC_MANF_DATE_TIME,\t\n\tIPW_ORD_UCODE_VERSION,\t\n\tIPW_ORD_HW_RF_SWITCH_STATE = 214,\t\n} ORDINALTABLE1;\n\n\n\n#define IPW_FIRST_VARIABLE_LENGTH_ORDINAL   1001\n\ntypedef enum _ORDINAL_TABLE_2 {\t\n\tIPW_ORD_STAT_BASE = 1000,\t\n\tIPW_ORD_STAT_ADAPTER_MAC = 1001,\t\n\tIPW_ORD_STAT_PREFERRED_BSSID = 1002,\t\n\tIPW_ORD_STAT_MANDATORY_BSSID = 1003,\t\n\tIPW_FILL_1,\t\t\n\tIPW_ORD_STAT_COUNTRY_TEXT = 1005,\t\n\tIPW_ORD_STAT_ASSN_SSID = 1006,\t\n\tIPW_ORD_STATION_TABLE = 1007,\t\n\tIPW_ORD_STAT_SWEEP_TABLE = 1008,\t\n\tIPW_ORD_STAT_ROAM_LOG = 1009,\t\n\tIPW_ORD_STAT_RATE_LOG = 1010,\t\n\tIPW_ORD_STAT_FIFO = 1011,\t\n\tIPW_ORD_STAT_FW_VER_NUM = 1012,\t\n\tIPW_ORD_STAT_FW_DATE = 1013,\t\n\tIPW_ORD_STAT_ASSN_AP_BSSID = 1014,\t\n\tIPW_ORD_STAT_DEBUG = 1015,\t\n\tIPW_ORD_STAT_NIC_BPA_NUM = 1016,\t\n\tIPW_ORD_STAT_UCODE_DATE = 1017,\t\n\tIPW_ORD_SECURITY_NGOTIATION_RESULT = 1018,\n} ORDINALTABLE2;\t\t\n\n#define IPW_LAST_VARIABLE_LENGTH_ORDINAL   1018\n\n#ifndef WIRELESS_SPY\n#define WIRELESS_SPY\t\t\n#endif\n\n#define IPW_HOST_FW_SHARED_AREA0 \t0x0002f200\n#define IPW_HOST_FW_SHARED_AREA0_END \t0x0002f510\t\n\n#define IPW_HOST_FW_SHARED_AREA1 \t0x0002f610\n#define IPW_HOST_FW_SHARED_AREA1_END \t0x0002f630\t\n\n#define IPW_HOST_FW_SHARED_AREA2 \t0x0002fa00\n#define IPW_HOST_FW_SHARED_AREA2_END \t0x0002fa20\t\n\n#define IPW_HOST_FW_SHARED_AREA3 \t0x0002fc00\n#define IPW_HOST_FW_SHARED_AREA3_END \t0x0002fc10\t\n\n#define IPW_HOST_FW_INTERRUPT_AREA \t0x0002ff80\n#define IPW_HOST_FW_INTERRUPT_AREA_END \t0x00030000\t\n\nstruct ipw2100_fw_chunk {\n\tunsigned char *buf;\n\tlong len;\n\tlong pos;\n\tstruct list_head list;\n};\n\nstruct ipw2100_fw_chunk_set {\n\tconst void *data;\n\tunsigned long size;\n};\n\nstruct ipw2100_fw {\n\tint version;\n\tstruct ipw2100_fw_chunk_set fw;\n\tstruct ipw2100_fw_chunk_set uc;\n\tconst struct firmware *fw_entry;\n};\n\n#define MAX_FW_VERSION_LEN 14\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}