Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 26 01:22:13 2023
| Host         : Squid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hardware_top_timing_summary_routed.rpt -pb hardware_top_timing_summary_routed.pb -rpx hardware_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hardware_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.272        0.000                      0                 3756        0.100        0.000                      0                 3756        3.000        0.000                       0                  1483  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_control/inst/clk_in  {0.000 5.000}      10.000          100.000         
  clk_100_clk_master     {0.000 5.000}      10.000          100.000         
  clk_50_clk_master      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_master    {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_control/inst/clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_100_clk_master                                                                                                                                                       4.500        0.000                       0                     3  
  clk_50_clk_master                                                                                                                                                       17.845        0.000                       0                     2  
  clkfbout_clk_master                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                    0.579        0.000                      0                 2863        0.100        0.000                      0                 2863        4.500        0.000                       0                  1474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_100_clk_master        5.014        0.000                      0                    1        0.804        0.000                      0                    1  
clk_100_clk_master  sys_clk_pin               4.502        0.000                      0                    2        1.494        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.272        0.000                      0                  892        5.411        0.000                      0                  892  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_50_clk_master                         
(none)               clkfbout_clk_master                       
(none)               sys_clk_pin                               
(none)                                    sys_clk_pin          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_control/inst/clk_in
  To Clock:  clk_control/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_control/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_control/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_master
  To Clock:  clk_100_clk_master

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_master
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_control/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_control/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y41      ethernet_mac/eth_tx/wb_o_ack_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41      ethernet_mac/eth_tx/wb_o_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41      ethernet_mac/eth_tx/wb_o_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41      ethernet_mac/eth_tx/wb_o_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41      ethernet_mac/eth_tx/wb_o_ack_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_master
  To Clock:  clk_50_clk_master

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_master
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_control/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_control/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_master
  To Clock:  clkfbout_clk_master

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_master
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_control/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_control/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 4.818ns (52.810%)  route 4.305ns (47.190%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.303 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.303    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.417 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.417    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__5_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.652 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__6/O[0]
                         net (fo=3, routed)           0.470    12.122    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[28]
    SLICE_X23Y41         LUT6 (Prop_lut6_I3_O)        0.299    12.421 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_80/O
                         net (fo=1, routed)           0.404    12.825    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_15
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.949 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_42/O
                         net (fo=1, routed)           0.480    13.429    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_80
    SLICE_X23Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.553 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_9/O
                         net (fo=1, routed)           1.024    14.577    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[28]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 4.821ns (53.783%)  route 4.143ns (46.217%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.303 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.303    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.651 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__5/O[1]
                         net (fo=3, routed)           0.533    12.184    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[25]
    SLICE_X24Y41         LUT6 (Prop_lut6_I3_O)        0.303    12.487 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_86/O
                         net (fo=1, routed)           0.490    12.977    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_21
    SLICE_X24Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.101 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_45/O
                         net (fo=1, routed)           0.158    13.259    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_83
    SLICE_X24Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.383 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_12/O
                         net (fo=1, routed)           1.035    14.418    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[25]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 4.614ns (51.581%)  route 4.331ns (48.419%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.445 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4/O[2]
                         net (fo=3, routed)           0.476    11.921    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[22]
    SLICE_X23Y40         LUT6 (Prop_lut6_I3_O)        0.302    12.223 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_92/O
                         net (fo=1, routed)           0.434    12.657    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_27
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.781 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_48/O
                         net (fo=1, routed)           0.320    13.101    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_86
    SLICE_X24Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.225 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_15/O
                         net (fo=1, routed)           1.174    14.399    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[22]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 4.590ns (51.618%)  route 4.302ns (48.382%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.424 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4/O[0]
                         net (fo=3, routed)           0.446    11.870    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[20]
    SLICE_X24Y39         LUT6 (Prop_lut6_I3_O)        0.299    12.169 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_96/O
                         net (fo=1, routed)           0.453    12.621    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_31
    SLICE_X25Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.745 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_50/O
                         net (fo=1, routed)           0.433    13.179    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_88
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_17/O
                         net (fo=1, routed)           1.044    14.346    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[20]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[20])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 4.842ns (54.637%)  route 4.020ns (45.363%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.303 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.303    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.417 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.417    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__5_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.673 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__6/O[2]
                         net (fo=3, routed)           0.583    12.256    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[30]
    SLICE_X22Y43         LUT6 (Prop_lut6_I3_O)        0.302    12.558 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_76/O
                         net (fo=1, routed)           0.159    12.716    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_11
    SLICE_X22Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.840 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_40/O
                         net (fo=1, routed)           0.295    13.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_78
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.259 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_7/O
                         net (fo=1, routed)           1.057    14.316    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[30]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 4.577ns (51.907%)  route 4.241ns (48.093%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.404 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/O[3]
                         net (fo=3, routed)           0.527    11.931    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[19]
    SLICE_X24Y39         LUT6 (Prop_lut6_I3_O)        0.306    12.237 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_98/O
                         net (fo=1, routed)           0.291    12.528    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_33
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.652 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_51/O
                         net (fo=1, routed)           0.492    13.145    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_89
    SLICE_X26Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.269 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_18/O
                         net (fo=1, routed)           1.003    14.272    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[19]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[19])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 4.691ns (53.205%)  route 4.126ns (46.795%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.518 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4/O[3]
                         net (fo=3, routed)           0.458    11.976    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[23]
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.306    12.282 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_90/O
                         net (fo=1, routed)           0.406    12.688    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_25
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.812 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_47/O
                         net (fo=1, routed)           0.441    13.253    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_85
    SLICE_X21Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.377 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_14/O
                         net (fo=1, routed)           0.894    14.271    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[23]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 4.919ns (55.808%)  route 3.895ns (44.192%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.303 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.303    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.417 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.417    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__5_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.746 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__6/O[3]
                         net (fo=3, routed)           0.323    12.069    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[31]
    SLICE_X21Y42         LUT6 (Prop_lut6_I3_O)        0.306    12.375 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_74/O
                         net (fo=1, routed)           0.291    12.666    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_9
    SLICE_X21Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.790 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_39/O
                         net (fo=1, routed)           0.485    13.275    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_77
    SLICE_X21Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.399 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_6/O
                         net (fo=1, routed)           0.870    14.268    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[31]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 4.728ns (53.731%)  route 4.071ns (46.269%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.303 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.303    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.559 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__5/O[2]
                         net (fo=3, routed)           0.453    12.012    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[26]
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.302    12.314 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_84/O
                         net (fo=1, routed)           0.493    12.807    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_19
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.931 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_44/O
                         net (fo=1, routed)           0.300    13.230    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_82
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_11/O
                         net (fo=1, routed)           0.899    14.254    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[26]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 4.704ns (53.877%)  route 4.027ns (46.123%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.852     5.454    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.908 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DOBDO[4]
                         net (fo=11, routed)          1.188     9.096    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[4]
    SLICE_X22Y31         LUT3 (Prop_lut3_I2_O)        0.153     9.249 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][4]_i_2/O
                         net (fo=3, routed)           0.738     9.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.327    10.315 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.315    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/mar_reg[7][0]
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.847 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.961 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.961    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.075    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.303 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.303    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.538 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0_carry__5/O[0]
                         net (fo=3, routed)           0.311    11.849    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[24]
    SLICE_X20Y40         LUT6 (Prop_lut6_I3_O)        0.299    12.148 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_88/O
                         net (fo=1, routed)           0.445    12.592    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_23
    SLICE_X23Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.716 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/reg_file_rv32i.reg_file_reg_i_46/O
                         net (fo=1, routed)           0.306    13.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_84
    SLICE_X24Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_rv32i.reg_file_reg_i_13/O
                         net (fo=1, routed)           1.039    14.185    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[24]
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.727    15.150    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i
    RAMB36_X0Y6          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
                         clock pessimism              0.283    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[24])
                                                     -0.241    15.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                  0.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.163%)  route 0.296ns (69.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.636     1.556    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i
    SLICE_X13Y33         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128     1.684 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[23]/Q
                         net (fo=9, routed)           0.296     1.980    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0[23]
    RAMB36_X0Y7          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.956     2.121    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk_i
    RAMB36_X0Y7          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/CLKARDCLK
                         clock pessimism             -0.483     1.638    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242     1.880    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.781%)  route 0.290ns (66.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.636     1.556    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i
    SLICE_X12Y33         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.148     1.704 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[21]/Q
                         net (fo=9, routed)           0.290     1.994    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0[21]
    RAMB36_X0Y7          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.956     2.121    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk_i
    RAMB36_X0Y7          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/CLKARDCLK
                         clock pessimism             -0.483     1.638    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.881    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.148ns (33.484%)  route 0.294ns (66.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.636     1.556    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i
    SLICE_X12Y33         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.148     1.704 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[19]/Q
                         net (fo=8, routed)           0.294     1.998    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0[19]
    RAMB36_X0Y7          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.956     2.121    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk_i
    RAMB36_X0Y7          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/CLKARDCLK
                         clock pessimism             -0.483     1.638    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.881    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.786%)  route 0.336ns (67.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.634     1.554    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i
    SLICE_X12Y31         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[24]/Q
                         net (fo=9, routed)           0.336     2.054    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0[24]
    RAMB36_X0Y5          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.946     2.111    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk_i
    RAMB36_X0Y5          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg/CLKARDCLK
                         clock pessimism             -0.483     1.628    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.924    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/divider_core_serial.div_reg[quotient][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/divider_core_serial.div_reg[quotient][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.136%)  route 0.079ns (29.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.636     1.556    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/clk_i
    SLICE_X15Y33         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/divider_core_serial.div_reg[quotient][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/divider_core_serial.div_reg[quotient][4]/Q
                         net (fo=3, routed)           0.079     1.776    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/divider_core_serial.div_reg[quotient][31][4]
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/divider_core_serial.div[quotient][5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/divider_core_serial.div_reg[quotient][31]_0[5]
    SLICE_X14Y33         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/divider_core_serial.div_reg[quotient][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.909     2.074    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/clk_i
    SLICE_X14Y33         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/divider_core_serial.div_reg[quotient][5]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.120     1.689    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/divider_core_serial.div_reg[quotient][5]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_mei]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.630     1.550    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X39Y36         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_mei]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_mei]/Q
                         net (fo=1, routed)           0.087     1.778    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_mei]__0
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[rdata][11]_i_1/O
                         net (fo=1, routed)           0.000     1.823    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[rdata][11]
    SLICE_X38Y36         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.905     2.070    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X38Y36         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][11]/C
                         clock pessimism             -0.507     1.563    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.120     1.683    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][11]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.631     1.551    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X15Y21         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[28]/Q
                         net (fo=1, routed)           0.087     1.779    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg_n_0_[28]
    SLICE_X14Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.824 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[28]_i_1/O
                         net (fo=1, routed)           0.000     1.824    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/p_1_in[28]
    SLICE_X14Y21         FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.904     2.069    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y21         FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[28]/C
                         clock pessimism             -0.505     1.564    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.120     1.684    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc_last][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.194%)  route 0.113ns (37.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.636     1.556    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X33Y38         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc_last][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc_last][16]/Q
                         net (fo=1, routed)           0.113     1.810    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc_last][16]
    SLICE_X34Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.855 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][16]_i_1/O
                         net (fo=1, routed)           0.000     1.855    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][16]_i_1_n_0
    SLICE_X34Y38         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.909     2.074    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X34Y38         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][16]/C
                         clock pessimism             -0.483     1.591    
    SLICE_X34Y38         FDCE (Hold_fdce_C_D)         0.120     1.711    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][16]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_csr_we_reg[wdata][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstret][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.630     1.550    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X39Y35         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_csr_we_reg[wdata][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_csr_we_reg[wdata][8]/Q
                         net (fo=4, routed)           0.103     1.794    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data[8]
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.048     1.842 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[minstret][8]_i_1/O
                         net (fo=1, routed)           0.000     1.842    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[minstret][8]_i_1_n_0
    SLICE_X38Y35         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstret][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.905     2.070    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X38Y35         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstret][8]/C
                         clock pessimism             -0.507     1.563    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.131     1.694    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstret][8]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.868%)  route 0.367ns (69.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.636     1.556    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i
    SLICE_X12Y33         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mem_do_reg_rv32.d_bus_wdata_o_reg[18]/Q
                         net (fo=8, routed)           0.367     2.087    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0[18]
    RAMB36_X0Y7          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.956     2.121    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk_i
    RAMB36_X0Y7          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/CLKARDCLK
                         clock pessimism             -0.483     1.638    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.934    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24  neorv32_top_inst/clk_div_ff_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24  neorv32_top_inst/clk_div_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y26  neorv32_top_inst/clk_div_ff_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24  neorv32_top_inst/clk_div_ff_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24  neorv32_top_inst/clk_div_ff_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_100_clk_master

Setup :            0  Failing Endpoints,  Worst Slack        5.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/wb_o_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.518ns (49.234%)  route 0.534ns (50.766%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 11.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.818     5.421    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X8Y39          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.939 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/Q
                         net (fo=20, routed)          0.534     6.473    ethernet_mac/eth_tx/wb_stb
    SLICE_X8Y41          FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=1, routed)           1.688    11.691    ethernet_mac/eth_tx/clk_100
    SLICE_X8Y41          FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
                         clock pessimism              0.000    11.691    
                         clock uncertainty           -0.173    11.518    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.031    11.487    ethernet_mac/eth_tx/wb_o_ack_reg
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  5.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/wb_o_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.825%)  route 0.228ns (58.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.639     1.559    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X8Y39          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.164     1.723 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/Q
                         net (fo=20, routed)          0.228     1.951    ethernet_mac/eth_tx/wb_stb
    SLICE_X8Y41          FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=1, routed)           0.913     0.915    ethernet_mac/eth_tx/clk_100
    SLICE_X8Y41          FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.173     1.088    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.059     1.147    ethernet_mac/eth_tx/wb_o_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.804    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_master
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/wb_o_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 0.642ns (7.384%)  route 8.053ns (92.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=1, routed)           1.817     1.819    ethernet_mac/eth_tx/clk_100
    SLICE_X8Y41          FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     2.337 f  ethernet_mac/eth_tx/wb_o_ack_reg/Q
                         net (fo=2, routed)           8.053    10.390    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/wb_ack
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    10.514 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_1/O
                         net (fo=1, routed)           0.000    10.514    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_1
    SLICE_X8Y39          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.690    15.112    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X8Y39          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/C
                         clock pessimism              0.000    15.112    
                         clock uncertainty           -0.173    14.939    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)        0.077    15.016    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/wb_o_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 0.642ns (7.569%)  route 7.840ns (92.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=1, routed)           1.817     1.819    ethernet_mac/eth_tx/clk_100
    SLICE_X8Y41          FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     2.337 r  ethernet_mac/eth_tx/wb_o_ack_reg/Q
                         net (fo=2, routed)           7.840    10.178    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_ack
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124    10.302 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[ack]_i_1/O
                         net (fo=1, routed)           0.000    10.302    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[ack]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.690    15.112    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X8Y40          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/C
                         clock pessimism              0.000    15.112    
                         clock uncertainty           -0.173    14.939    
    SLICE_X8Y40          FDCE (Setup_fdce_C_D)        0.077    15.016    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  4.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 ethernet_mac/eth_tx/wb_o_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.209ns (6.478%)  route 3.017ns (93.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     0.640    ethernet_mac/eth_tx/clk_100
    SLICE_X8Y41          FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     0.804 r  ethernet_mac/eth_tx/wb_o_ack_reg/Q
                         net (fo=2, routed)           3.017     3.821    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_ack
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.045     3.866 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[ack]_i_1/O
                         net (fo=1, routed)           0.000     3.866    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[ack]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.915     2.080    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X8Y40          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/C
                         clock pessimism              0.000     2.080    
                         clock uncertainty            0.173     2.253    
    SLICE_X8Y40          FDCE (Hold_fdce_C_D)         0.120     2.373    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 ethernet_mac/eth_tx/wb_o_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.209ns (6.345%)  route 3.085ns (93.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     0.640    ethernet_mac/eth_tx/clk_100
    SLICE_X8Y41          FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     0.804 f  ethernet_mac/eth_tx/wb_o_ack_reg/Q
                         net (fo=2, routed)           3.085     3.889    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/wb_ack
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.045     3.934 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_1/O
                         net (fo=1, routed)           0.000     3.934    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_1
    SLICE_X8Y39          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.914     2.079    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X8Y39          FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/C
                         clock pessimism              0.000     2.079    
                         clock uncertainty            0.173     2.252    
    SLICE_X8Y39          FDCE (Hold_fdce_C_D)         0.120     2.372    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  1.562    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/ctrl_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.235ns  (logic 0.524ns (12.372%)  route 3.711ns (87.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.711    14.658    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/fifo_reg[w_pnt][0]
    SLICE_X9Y20          FDCE                                         f  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/ctrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.681    15.103    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i
    SLICE_X9Y20          FDCE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/ctrl_reg[0]/C
                         clock pessimism              0.267    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.930    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/ctrl_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.235ns  (logic 0.524ns (12.372%)  route 3.711ns (87.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.711    14.658    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/fifo_reg[w_pnt][0]
    SLICE_X9Y20          FDCE                                         f  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/ctrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.681    15.103    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i
    SLICE_X9Y20          FDCE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/ctrl_reg[2]/C
                         clock pessimism              0.267    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.930    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.115ns  (logic 0.524ns (12.733%)  route 3.591ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.591    14.538    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[31]_1
    SLICE_X9Y25          FDCE                                         f  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.675    15.097    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X9Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[0]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.924    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[0]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.115ns  (logic 0.524ns (12.733%)  route 3.591ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.591    14.538    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[31]_1
    SLICE_X9Y25          FDCE                                         f  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.675    15.097    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X9Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[1]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.924    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[1]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.115ns  (logic 0.524ns (12.733%)  route 3.591ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.591    14.538    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[31]_1
    SLICE_X9Y25          FDCE                                         f  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.675    15.097    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X9Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[2]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.924    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[2]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.115ns  (logic 0.524ns (12.733%)  route 3.591ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.591    14.538    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[31]_1
    SLICE_X9Y25          FDCE                                         f  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.675    15.097    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X9Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[3]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.924    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[3]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.115ns  (logic 0.524ns (12.733%)  route 3.591ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.591    14.538    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[31]_1
    SLICE_X9Y25          FDCE                                         f  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.675    15.097    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X9Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[4]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.924    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[4]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.115ns  (logic 0.524ns (12.733%)  route 3.591ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.591    14.538    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[31]_1
    SLICE_X9Y25          FDCE                                         f  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.675    15.097    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X9Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[5]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.924    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[5]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.115ns  (logic 0.524ns (12.733%)  route 3.591ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.591    14.538    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[31]_1
    SLICE_X9Y25          FDCE                                         f  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.675    15.097    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X9Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[6]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.924    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[6]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.115ns  (logic 0.524ns (12.733%)  route 3.591ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.820    10.423    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.524    10.947 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         3.591    14.538    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[31]_1
    SLICE_X9Y25          FDCE                                         f  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.675    15.097    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X9Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[7]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.924    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[7]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.411ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.370ns  (logic 0.167ns (45.113%)  route 0.203ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.203     6.931    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fifo_reg[w_pnt][1]
    SLICE_X13Y43         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.916     2.081    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X13Y43         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][24]/C
                         clock pessimism             -0.504     1.577    
                         clock uncertainty            0.035     1.612    
    SLICE_X13Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.520    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][24]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           6.931    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.370ns  (logic 0.167ns (45.113%)  route 0.203ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.203     6.931    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fifo_reg[w_pnt][1]
    SLICE_X13Y43         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.916     2.081    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X13Y43         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][28]/C
                         clock pessimism             -0.504     1.577    
                         clock uncertainty            0.035     1.612    
    SLICE_X13Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.520    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][28]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           6.931    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.370ns  (logic 0.167ns (45.113%)  route 0.203ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.203     6.931    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fifo_reg[w_pnt][1]
    SLICE_X13Y43         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.916     2.081    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X13Y43         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][29]/C
                         clock pessimism             -0.504     1.577    
                         clock uncertainty            0.035     1.612    
    SLICE_X13Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.520    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][29]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           6.931    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.370ns  (logic 0.167ns (45.113%)  route 0.203ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.203     6.931    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fifo_reg[w_pnt][1]
    SLICE_X13Y43         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.916     2.081    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X13Y43         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][30]/C
                         clock pessimism             -0.504     1.577    
                         clock uncertainty            0.035     1.612    
    SLICE_X13Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.520    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][30]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           6.931    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.519ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.499ns  (logic 0.167ns (33.486%)  route 0.332ns (66.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.332     7.060    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt][4]_0
    SLICE_X23Y42         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.915     2.080    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/clk_i
    SLICE_X23Y42         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][22]/C
                         clock pessimism             -0.483     1.597    
                         clock uncertainty            0.035     1.632    
    SLICE_X23Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.540    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][22]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           7.060    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.499ns  (logic 0.167ns (33.486%)  route 0.332ns (66.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.332     7.060    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt][4]_0
    SLICE_X23Y42         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.915     2.080    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/clk_i
    SLICE_X23Y42         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][27]/C
                         clock pessimism             -0.483     1.597    
                         clock uncertainty            0.035     1.632    
    SLICE_X23Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.540    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][27]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           7.060    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.520ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.479ns  (logic 0.167ns (34.876%)  route 0.312ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.312     7.040    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fifo_reg[w_pnt][1]
    SLICE_X13Y42         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.915     2.080    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X13Y42         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][21]/C
                         clock pessimism             -0.504     1.576    
                         clock uncertainty            0.035     1.611    
    SLICE_X13Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.519    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][21]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           7.040    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.479ns  (logic 0.167ns (34.876%)  route 0.312ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.312     7.040    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fifo_reg[w_pnt][1]
    SLICE_X13Y42         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.915     2.080    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X13Y42         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][25]/C
                         clock pessimism             -0.504     1.576    
                         clock uncertainty            0.035     1.611    
    SLICE_X13Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.519    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][25]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           7.040    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.479ns  (logic 0.167ns (34.876%)  route 0.312ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.312     7.040    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fifo_reg[w_pnt][1]
    SLICE_X13Y42         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.915     2.080    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X13Y42         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][26]/C
                         clock pessimism             -0.504     1.576    
                         clock uncertainty            0.035     1.611    
    SLICE_X13Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.519    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][26]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           7.040    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.479ns  (logic 0.167ns (34.876%)  route 0.312ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.641     6.561    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDPE (Prop_fdpe_C_Q)         0.167     6.728 f  neorv32_top_inst/rstn_int_reg_inv/Q
                         net (fo=892, routed)         0.312     7.040    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fifo_reg[w_pnt][1]
    SLICE_X13Y42         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.915     2.080    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X13Y42         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][31]/C
                         clock pessimism             -0.504     1.576    
                         clock uncertainty            0.035     1.611    
    SLICE_X13Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.519    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][31]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           7.040    
  -------------------------------------------------------------------
                         slack                                  5.520    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_master
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_control/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_50_clk_master'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_refclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.646ns  (logic 3.618ns (41.852%)  route 5.027ns (58.148%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.809    11.809    clk_control/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     7.888 f  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     9.906    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.002 f  clk_control/inst/clkout2_buf/O
                         net (fo=1, routed)           3.009    13.011    eth_o_refclk_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.522    16.533 f  eth_o_refclk_OBUF_inst/O
                         net (fo=0)                   0.000    16.533    eth_o_refclk
    G2                                                                f  eth_o_refclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_control/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_50_clk_master'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_refclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.249ns (47.205%)  route 1.397ns (52.795%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.624     0.624    clk_control/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=1, routed)           0.749     0.751    eth_o_refclk_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.223     1.975 r  eth_o_refclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    eth_o_refclk
    G2                                                                r  eth_o_refclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_master
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_control/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_master'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_control/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_master fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.809     6.809    clk_control/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  clk_control/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    clk_control/inst/clkfbout_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.002 f  clk_control/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    clk_control/inst/clkfbout_buf_clk_master
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_control/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_control/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_master'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_control/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.624     0.624    clk_control/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clkfbout_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    clk_control/inst/clkfbout_buf_clk_master
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_control/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 4.011ns (38.327%)  route 6.455ns (61.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.797     5.400    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i
    SLICE_X28Y23         FDSE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDSE (Prop_fdse_C_Q)         0.456     5.856 r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/Q
                         net (fo=1, routed)           6.455    12.310    uart0_txd_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.866 r  uart0_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.866    uart0_txd_o
    D4                                                                r  uart0_txd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.427ns  (logic 4.071ns (43.180%)  route 5.356ns (56.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.800     5.403    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.921 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/Q
                         net (fo=2, routed)           5.356    11.277    gpio_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    14.830 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.830    gpio_o[2]
    J13                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 4.053ns (47.964%)  route 4.397ns (52.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.800     5.403    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.921 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/Q
                         net (fo=2, routed)           4.397    10.318    gpio_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.853 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.853    gpio_o[1]
    K15                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 4.201ns (51.192%)  route 4.005ns (48.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.800     5.403    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.478     5.881 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/Q
                         net (fo=2, routed)           4.005     9.886    gpio_o_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.723    13.608 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.608    gpio_o[4]
    R18                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 4.069ns (50.165%)  route 4.042ns (49.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.800     5.403    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.921 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/Q
                         net (fo=2, routed)           4.042     9.962    gpio_o_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.513 r  gpio_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.513    gpio_o[3]
    N14                                                               r  gpio_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 4.038ns (50.386%)  route 3.976ns (49.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.800     5.403    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.921 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/Q
                         net (fo=2, routed)           3.976     9.897    gpio_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.418 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.418    gpio_o[0]
    H17                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 4.207ns (57.084%)  route 3.163ns (42.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.800     5.403    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.478     5.881 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/Q
                         net (fo=2, routed)           3.163     9.043    gpio_o_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.729    12.772 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.772    gpio_o[5]
    V17                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 4.207ns (57.208%)  route 3.147ns (42.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.800     5.403    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.478     5.881 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/Q
                         net (fo=2, routed)           3.147     9.028    gpio_o_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.729    12.757 r  gpio_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.757    gpio_o[7]
    U16                                                               r  gpio_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.205ns (59.472%)  route 2.866ns (40.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.800     5.403    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.478     5.881 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/Q
                         net (fo=2, routed)           2.866     8.746    gpio_o_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.727    12.473 r  gpio_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.473    gpio_o[6]
    U17                                                               r  gpio_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.457ns (62.998%)  route 0.856ns (37.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.628     1.548    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148     1.696 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/Q
                         net (fo=2, routed)           0.856     2.551    gpio_o_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.309     3.860 r  gpio_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.860    gpio_o[6]
    U17                                                               r  gpio_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.457ns (59.175%)  route 1.005ns (40.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.628     1.548    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148     1.696 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/Q
                         net (fo=2, routed)           1.005     2.701    gpio_o_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.309     4.010 r  gpio_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.010    gpio_o[7]
    U16                                                               r  gpio_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.454ns (58.787%)  route 1.020ns (41.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.628     1.548    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148     1.696 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/Q
                         net (fo=2, routed)           1.020     2.716    gpio_o_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.306     4.022 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.022    gpio_o[5]
    V17                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.385ns (52.203%)  route 1.268ns (47.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.628     1.548    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164     1.712 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/Q
                         net (fo=2, routed)           1.268     2.980    gpio_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.202 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.202    gpio_o[0]
    H17                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.415ns (50.275%)  route 1.400ns (49.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.628     1.548    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164     1.712 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/Q
                         net (fo=2, routed)           1.400     3.112    gpio_o_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.363 r  gpio_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.363    gpio_o[3]
    N14                                                               r  gpio_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.839ns  (logic 1.453ns (51.185%)  route 1.386ns (48.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.628     1.548    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148     1.696 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/Q
                         net (fo=2, routed)           1.386     3.082    gpio_o_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.305     4.387 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.387    gpio_o[4]
    R18                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.400ns (47.086%)  route 1.573ns (52.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.628     1.548    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164     1.712 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/Q
                         net (fo=2, routed)           1.573     3.285    gpio_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.521 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.521    gpio_o[1]
    K15                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.487ns  (logic 1.417ns (40.648%)  route 2.069ns (59.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.628     1.548    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X8Y25          FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164     1.712 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/Q
                         net (fo=2, routed)           2.069     3.781    gpio_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     5.035 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.035    gpio_o[2]
    J13                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.933ns  (logic 1.397ns (35.514%)  route 2.537ns (64.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.626     1.546    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i
    SLICE_X28Y23         FDSE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDSE (Prop_fdse_C_Q)         0.141     1.687 r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/Q
                         net (fo=1, routed)           2.537     4.223    uart0_txd_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.479 r  uart0_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.479    uart0_txd_o
    D4                                                                r  uart0_txd_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart0_rxd_i
                            (input port)
  Destination:            neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.174ns  (logic 1.490ns (20.766%)  route 5.684ns (79.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart0_rxd_i (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart0_rxd_i_IBUF_inst/O
                         net (fo=1, routed)           5.684     7.174    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart0_rxd_i
    SLICE_X9Y30          FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.681     5.103    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i
    SLICE_X9Y30          FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][4]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.631ns (26.110%)  route 4.616ns (73.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 10.114 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           4.219     5.726    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.850 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.397     6.247    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X14Y43         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.692    10.114    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.631ns (26.110%)  route 4.616ns (73.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 10.114 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           4.219     5.726    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.850 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.397     6.247    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X15Y43         FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.692    10.114    neorv32_top_inst/clk_i
    SLICE_X15Y43         FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.631ns (26.110%)  route 4.616ns (73.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 10.114 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           4.219     5.726    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.850 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.397     6.247    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X15Y43         FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.692    10.114    neorv32_top_inst/clk_i
    SLICE_X15Y43         FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.631ns (26.110%)  route 4.616ns (73.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 10.114 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           4.219     5.726    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.850 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.397     6.247    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X15Y43         FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.692    10.114    neorv32_top_inst/clk_i
    SLICE_X15Y43         FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.631ns (26.110%)  route 4.616ns (73.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 10.114 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           4.219     5.726    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.850 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.397     6.247    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X15Y43         FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        1.692    10.114    neorv32_top_inst/clk_i
    SLICE_X15Y43         FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[3]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.320ns (14.685%)  route 1.857ns (85.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.003    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.048 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.129     2.176    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X14Y43         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.916     7.081    neorv32_top_inst/clk_i
    SLICE_X14Y43         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.320ns (14.685%)  route 1.857ns (85.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.003    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.048 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.129     2.176    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X15Y43         FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.916     7.081    neorv32_top_inst/clk_i
    SLICE_X15Y43         FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.320ns (14.685%)  route 1.857ns (85.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.003    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.048 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.129     2.176    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X15Y43         FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.916     7.081    neorv32_top_inst/clk_i
    SLICE_X15Y43         FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.320ns (14.685%)  route 1.857ns (85.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.003    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.048 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.129     2.176    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X15Y43         FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.916     7.081    neorv32_top_inst/clk_i
    SLICE_X15Y43         FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.320ns (14.685%)  route 1.857ns (85.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.003    neorv32_top_inst/resetn
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.048 f  neorv32_top_inst/rstn_int_sreg[3]_i_1/O
                         net (fo=5, routed)           0.129     2.176    neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0
    SLICE_X15Y43         FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.916     7.081    neorv32_top_inst/clk_i
    SLICE_X15Y43         FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart0_rxd_i
                            (input port)
  Destination:            neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.666ns  (logic 0.257ns (9.659%)  route 2.408ns (90.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart0_rxd_i (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart0_rxd_i_IBUF_inst/O
                         net (fo=1, routed)           2.408     2.666    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart0_rxd_i
    SLICE_X9Y30          FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1474, routed)        0.906     2.071    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i
    SLICE_X9Y30          FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][4]/C





