
---------- Begin Simulation Statistics ----------
final_tick                               1591727064000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 364566                       # Simulator instruction rate (inst/s)
host_mem_usage                                4521764                       # Number of bytes of host memory used
host_op_rate                                   566003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4114.48                       # Real time elapsed on the host
host_tick_rate                              126909321                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2328807785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.522166                       # Number of seconds simulated
sim_ticks                                522166195000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3500648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7001291                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      8228666                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       360486                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      8628296                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2208020                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      8228666                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      6020646                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9036255                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          199293                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       286476                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          51881575                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         35238316                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       362405                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8833774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      19297152                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3768860                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      767694187                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    893608393                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.859095                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.794128                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    639856855     71.60%     71.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     95192316     10.65%     82.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     33941424      3.80%     86.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     32068138      3.59%     89.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36179230      4.05%     93.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19203900      2.15%     95.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11784674      1.32%     97.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6084704      0.68%     97.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     19297152      2.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    893608393                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts          698559296                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       198704                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         237825453                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             134565501                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           21      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    235954012     30.74%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     84772741     11.04%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu     24802932      3.23%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       754186      0.10%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    117779714     15.34%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      5624045      0.73%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2786974      0.36%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    120554459     15.70%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       148336      0.02%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4983029      0.65%     77.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1595594      0.21%     78.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    129582472     16.88%     95.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     38355671      5.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    767694186                       # Class of committed instruction
system.switch_cpus.commit.refs              174516766                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             767694186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.088665                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.088665                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      34925759                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      772479980                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        656990427                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         200287721                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         375493                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1691666                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           134904662                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   922                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            40007932                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  5740                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9036255                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          48232194                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             130328043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        346762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      4254063                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              503406007                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       376345                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        21541                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          750986                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.008653                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    758915721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2407313                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.482036                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    894271206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.864889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.349926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        773660277     86.51%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          7102790      0.79%     87.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          7216044      0.81%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          5503627      0.62%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          6462917      0.72%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7176108      0.80%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          7150394      0.80%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9227690      1.03%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         70771359      7.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    894271206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads        1172324931                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        654976166                       # number of floating regfile writes
system.switch_cpus.idleCycles               150061184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       373383                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8867574                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.765743                       # Inst execution rate
system.switch_cpus.iew.exec_refs            204888104                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           40007932                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        30924743                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     135046742                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         5471                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     40128407                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    771463061                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     164880172                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       591355                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     799690045                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         155459                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         375493                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        425607                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3445842                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      9770032                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         7534                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14214                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       481241                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       177142                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        14214                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       323293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        50090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         801130157                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             769516544                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.617914                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         495029783                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.736850                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              769581273                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        466349184                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        60009886                       # number of integer regfile writes
system.switch_cpus.ipc                       0.478775                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.478775                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        82077      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     237324270     29.66%     29.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     29.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     29.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     85022564     10.62%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu     24898454      3.11%     43.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     43.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     43.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       754514      0.09%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    117986418     14.74%     58.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      5631380      0.70%     58.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2786974      0.35%     59.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    120617196     15.07%     74.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       148336      0.02%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9165080      1.15%     75.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1618259      0.20%     75.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    155809317     19.47%     95.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     38436562      4.80%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      800281401                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       726043554                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads   1452131226                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    699689350                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    703775912                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       74155770                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1042793429                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     69827194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     71469899                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          771457590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         800281401                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         5471                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3768860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        90648                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5471                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4516114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    894271206                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.894898                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.472059                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    610514033     68.27%     68.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     58259027      6.51%     74.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     53790316      6.01%     80.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     52389578      5.86%     86.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    119318252     13.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    894271206                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.766309                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            48234301                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  2121                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      7955303                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       575241                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    135046742                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     40128407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       238255656                       # number of misc regfile reads
system.switch_cpus.numCycles               1044332390                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32494565                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     748425764                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         815161                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        657719628                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1312506                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.RenameLookups    1845093911                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      772218536                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    752702008                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         200997599                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles         375493                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2676659                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4276230                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups   1175852567                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    407799737                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         7123                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         5515                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5208534                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1633                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1645774288                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1543589251                       # The number of ROB writes
system.switch_cpus.timesIdled                14329081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29834933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       150805                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     56421362                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         150805                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             558744                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2949898                       # Transaction distribution
system.membus.trans_dist::CleanEvict           550750                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2941899                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2941899                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        558744                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10501934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10501934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10501934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    412834624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    412834624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               412834624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3500643                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3500643    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3500643                       # Request fanout histogram
system.membus.reqLayer2.occupancy         19868019038                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17960718301                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1591727064000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23480442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5944728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22963467                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1171686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2947988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2947988                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22963468                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516975                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     68890402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10394889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              79285291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2939323776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    413426752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3352750528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3651451                       # Total snoops (count)
system.tol2bus.snoopTraffic                 188793472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30237880                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004987                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070444                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30087075     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 150805      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30237880                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        55947646035                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5197487913                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34445222456                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     22871458                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        56330                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22927788                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     22871458                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        56330                       # number of overall hits
system.l2.overall_hits::total                22927788                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst        92010                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3408633                       # number of demand (read+write) misses
system.l2.demand_misses::total                3500643                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst        92010                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3408633                       # number of overall misses
system.l2.overall_misses::total               3500643                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   8280038026                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 180968626936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     189248664962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   8280038026                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 180968626936                       # number of overall miss cycles
system.l2.overall_miss_latency::total    189248664962                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     22963468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3464963                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26428431                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     22963468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3464963                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26428431                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.004007                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.983743                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132457                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.004007                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.983743                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132457                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89990.631736                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 53091.261786                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54061.115333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89990.631736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 53091.261786                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54061.115333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          308446508                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3500643                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      88.111386                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2949898                       # number of writebacks
system.l2.writebacks::total                   2949898                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst        92010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3408633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3500643                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        92010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3408633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3500643                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   7359938026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 146882296936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 154242234962                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   7359938026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 146882296936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 154242234962                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.004007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.983743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132457                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.004007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.983743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132457                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79990.631736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 43091.261786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 44061.115333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79990.631736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 43091.261786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 44061.115333                       # average overall mshr miss latency
system.l2.replacements                        3651451                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2994830                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2994830                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2994830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2994830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22963467                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22963467                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22963467                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22963467                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6089                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6089                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      2941899                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2941899                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 141596631249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  141596631249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2947988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2947988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.997935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 48131.030756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48131.030756                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      2941899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2941899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 112177641249                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 112177641249                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 38131.030756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38131.030756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     22871458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22871458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        92010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   8280038026                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8280038026                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     22963468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22963468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.004007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89990.631736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89990.631736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        92010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   7359938026                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7359938026                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.004007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79990.631736                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79990.631736                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        50241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             50241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       466734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          466734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  39371995687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39371995687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.902817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.902817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84356.390764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84356.390764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       466734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       466734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34704655687                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34704655687                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.902817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.902817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74356.390764                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74356.390764                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    52827562                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3651451                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.467553                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     254.629061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.716085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        10.294689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   214.017431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1568.342733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.124331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.104501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.765792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 426506339                       # Number of tag accesses
system.l2.tags.data_accesses                426506339                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      5888640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    218152512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          224041152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      5888640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5888640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    188793472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       188793472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        92010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3408633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3500643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2949898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2949898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     11277329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    417783675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             429061004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     11277329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11277329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      361558205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            361558205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      361558205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     11277329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    417783675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            790619209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    757356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     92010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    909015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000222474500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44377                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44377                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5042917                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             713726                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3500643                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2949898                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3500643                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2949898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2499618                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2192542                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             55581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             57635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             83586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             88017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             63435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             55162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            70568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            54963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            55775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            61004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             50497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             46937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            46907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46921                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17150260949                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5005125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             35919479699                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17132.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35882.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   293372                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337260                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3500643                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2949898                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1001025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  43450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  45206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1127723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.789157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.693624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.154373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       633250     56.15%     56.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       472677     41.91%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19598      1.74%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1515      0.13%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          431      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          104      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           85      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1127723                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.556955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.107527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.927686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1               5      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2-3             484      1.09%      1.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5            1962      4.42%      5.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7            1437      3.24%      8.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9            1003      2.26%     11.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11           754      1.70%     12.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13          1092      2.46%     15.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15          1477      3.33%     18.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          2075      4.68%     23.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          2766      6.23%     29.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          4347      9.80%     39.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          7691     17.33%     56.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          4140      9.33%     65.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          2885      6.50%     72.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29          3275      7.38%     79.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31          2832      6.38%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33          2093      4.72%     90.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35          1334      3.01%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37           920      2.07%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39           579      1.30%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41           409      0.92%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43           246      0.55%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45           173      0.39%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47           112      0.25%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49           112      0.25%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51            65      0.15%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53            69      0.16%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::54-55            25      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-57             9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58-59             4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-61             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44377                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.065913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.017377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.308283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25382     57.20%     57.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              443      1.00%     58.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9469     21.34%     79.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8795     19.82%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              130      0.29%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.11%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               47      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44377                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               64065600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               159975552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48469376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               224041152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            188793472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       122.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        92.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    429.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    361.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  522164019000                       # Total gap between requests
system.mem_ctrls.avgGap                      80948.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      5888640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     58176960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48469376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11277329.050380213186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 111414642.612013578415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 92823657.418113783002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        92010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3408633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2949898                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   3543601665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  32375878034                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13803807214250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38513.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data      9498.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4679418.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3886102080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2065500855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3416261520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1967960880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41218987680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     190575395430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40026812160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       283157020605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.273750                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 102394374357                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17436120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 402335700643                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4165868700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2214207930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3731056980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1985322600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41218987680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     196326584850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35183670720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       284825699460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.469435                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  89738597213                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17436120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 414991477787                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1069560869000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   522166195000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1538162780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     25267153                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1563429933                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1538162780                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     25267153                       # number of overall hits
system.cpu.icache.overall_hits::total      1563429933                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     39852231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     22963468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       62815699                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     39852231                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     22963468                       # number of overall misses
system.cpu.icache.overall_misses::total      62815699                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 455881530447                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 455881530447                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 455881530447                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 455881530447                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1578015011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     48230621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1626245632                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1578015011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     48230621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1626245632                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025255                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.476118                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038626                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025255                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.476118                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038626                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 19852.468732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7257.445793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 19852.468732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7257.445793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    865654438                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          22963468                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.697025                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     62815442                       # number of writebacks
system.cpu.icache.writebacks::total          62815442                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     22963468                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     22963468                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     22963468                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     22963468                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 432918063447                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 432918063447                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 432918063447                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 432918063447                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.476118                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014121                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.476118                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014121                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 18852.468775                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18852.468775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 18852.468775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18852.468775                       # average overall mshr miss latency
system.cpu.icache.replacements               62815442                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1538162780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     25267153                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1563429933                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     39852231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     22963468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      62815699                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 455881530447                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 455881530447                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1578015011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     48230621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1626245632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.476118                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 19852.468732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7257.445793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     22963468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     22963468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 432918063447                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 432918063447                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.476118                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 18852.468775                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18852.468775                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.998885                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1626218676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          62815442                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.888836                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   172.062010                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    83.936874                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.327878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3315306962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3315306962                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    347848790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    161617350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        509466140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    347853499                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    161617350                       # number of overall hits
system.cpu.dcache.overall_hits::total       509470849                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10341406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3464963                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13806369                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10342059                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3464963                       # number of overall misses
system.cpu.dcache.overall_misses::total      13807022                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 194220263062                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 194220263062                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 194220263062                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 194220263062                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    358190196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    165082313                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    523272509                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    358195558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    165082313                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    523277871                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.020989                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.020989                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026386                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56052.622513                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14067.439677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56052.622513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14066.774360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    381458766                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3464963                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   110.090286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12278564                       # number of writebacks
system.cpu.dcache.writebacks::total          12278564                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3464963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3464963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3464963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3464963                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 190755300062                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 190755300062                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 190755300062                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 190755300062                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.020989                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006622                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.020989                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006622                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55052.622513                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55052.622513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55052.622513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55052.622513                       # average overall mshr miss latency
system.cpu.dcache.replacements               13806766                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    272510042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    124614073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       397124115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2588984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       516975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3105959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  42307308000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42307308000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    275099026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    125131048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    400230074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007760                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81836.274481                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13621.334989                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       516975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       516975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  41790333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41790333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80836.274481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80836.274481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     75338748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     37003277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      112342025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      7752422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2947988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10700410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 151912955062                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 151912955062                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     83091170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     39951265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    123042435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.073790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.086965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51531.062902                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14196.928441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2947988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2947988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 148964967062                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 148964967062                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.073790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 50531.062902                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50531.062902                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4709                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4709                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.121783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.121783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1591727064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998206                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           522919913                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13806766                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.874178                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   172.305116                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    83.693091                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.673067                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.326926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1060362764                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1060362764                       # Number of data accesses

---------- End Simulation Statistics   ----------
