
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28088/29697 nets are routed
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'khu_sensor_top/ads1292_controller/n207' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_controller/N102' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/N32' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/n458' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/N142' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/converter_f2i/n92' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/n345' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n16' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n87' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n113' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n111' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n103' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n99' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n591' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n565' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/converter_i2f/n451' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/mpr121_controller/i2c_master/n280' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/mpr121_controller/i2c_master/n449' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n456' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n473' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n674' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n684' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/n421' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/n647' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n433' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n644' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n677' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n876' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n673' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n686' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n458' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n434' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n421' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n312' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n676' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n142' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00061 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.0005 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00038 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Sat Sep 12 02:33:34 2020
****************************************

=============================Report for scenario (funccts_wst)=============================
Information: Float pin scale factor for the 'max' operating condition of scenario 'funccts_wst' is set to 1.000 (CTS-375)
Global Settings for clock trees
-------------------------------
Logic Level Balance: False
OCV Aware Clustering: True
OCV Path Sharing: True
Advanced DRC fixing: False
Insert Boundary cell: False
Operating condition: max
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400.000000
Max transition: 0.300000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: Yes
Config file read: None
Config file write: None
Use default routing rule for sinks: Yes, for bottom level
Use leaf routing rule for sinks: Not specified
Global nondefault routing rule: shield_130nm_rule

Clock Tree Settings for clock clk at root pin i_CLK
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.300000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No
Clock specific nondefault routing rule: shield_130nm_rule

Nets with nondefault routing rules for clock clk at root pin i_CLK:
i_CLK :   shield_130nm_rule
i_CLK :   shield_130nm_rule
w_clk_p :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2IP :   shield_130nm_rule
khu_sensor_top/n3 :   shield_130nm_rule
khu_sensor_top/CTS_257_GB :   shield_130nm_rule
khu_sensor_top/CTS_253_GB :   shield_130nm_rule
khu_sensor_top/CTS_250_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/CTS_249_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/CTS_235_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/CTS_239_GB :   shield_130nm_rule
khu_sensor_top/CTS_246_GB :   shield_130nm_rule
khu_sensor_top/CTS_231_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/CTS_244_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/CTS_234_GB :   shield_130nm_rule
khu_sensor_top/CTS_255_GB :   shield_130nm_rule
khu_sensor_top/CTS_254_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/CTS_252_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/CTS_240_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/CTS_230_GB :   shield_130nm_rule
khu_sensor_top/CTS_248_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/CTS_236_GB :   shield_130nm_rule
khu_sensor_top/CTS_247_GB :   shield_130nm_rule
khu_sensor_top/CTS_245_GB :   shield_130nm_rule
khu_sensor_top/CTS_232_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/CTS_238_GB :   shield_130nm_rule
khu_sensor_top/CTS_256_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/CTS_237_GB :   shield_130nm_rule
khu_sensor_top/CTS_251_GB :   shield_130nm_rule
khu_sensor_top/CTS_242_GB :   shield_130nm_rule
khu_sensor_top/CTS_241_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/CTS_229_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/CTS_243_GB :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/CTS_233_GB :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B1I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B2I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B3I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B4I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B5I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B6I3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B7I2 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B8I6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B9I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/w_clk_p_G2B10I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/w_clk_p_G2B10I24 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B9I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/w_clk_p_G2B10I43 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I31 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B7I3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B8I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B9I5 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I36 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I33 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B9I6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I18 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I28 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I49 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I19 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B8I7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B9I17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I41 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B9I4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I42 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I23 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B9I9 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I26 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I32 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I6 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B8I2 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B9I12 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/w_clk_p_G2B10I45 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I3 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I10 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B6I2 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B7I4 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B8I3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B9I7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B10I47 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B10I37 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B10I4 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B9I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B10I7 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I2 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I48 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B8I8 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B9I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B10I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B10I17 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I35 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B9I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I27 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I9 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I30 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B6I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B7I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B8I4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/w_clk_p_G2B9I3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/w_clk_p_G2B10I29 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B9I2 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/w_clk_p_G2B10I8 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I44 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I40 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I21 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B9I10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B10I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I38 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B8I5 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B9I8 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/w_clk_p_G2B10I46 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/w_clk_p_G2B10I12 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I39 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B9I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I34 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B10I5 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I13 :   shield_130nm_rule
khu_sensor_top/divider_by_2/w_clk_p_G2B4I2 :   shield_130nm_rule
khu_sensor_top/divider_by_2/o_CLK_DIV_2 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B1I1 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B2I1 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B3I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B4I4 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I3 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B3I2 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B4I9 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I7 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I5 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B3I3 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B4I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B4I8 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I6 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I2 :   shield_130nm_rule
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "MET3"
    "MET4"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "std150e_wst_105_p125/nid8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/nid6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/nid4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/nid3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/nid2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/nid24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/nid20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/nid1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/nid16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/nid12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/nid8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/nid6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/nid4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/nid3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/nid2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/nid24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/nid20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/nid1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/nid16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/nid12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_wst_105_p125/nid8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/nid6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/nid4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/nid3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/nid2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/nid24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/nid20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/nid1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/nid16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/nid12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/nid8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/nid6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/nid4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/nid3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/nid2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/nid24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/nid20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/nid1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/nid16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/nid12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
}
Inverters Available for Clock Tree Synthesis {
    "std150e_wst_105_p125/ivd8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
}
Clock Tree Settings for clock clk_half at root pin khu_sensor_top/divider_by_2/o_CLK_DIV_2
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.300000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No
Clock specific nondefault routing rule: shield_130nm_rule

Nets with nondefault routing rules for clock clk_half at root pin khu_sensor_top/divider_by_2/o_CLK_DIV_2:
khu_sensor_top/w_CLOCK_HALF_G4B1I1 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B2I1 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B3I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B4I4 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I3 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B3I2 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B4I9 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I7 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I5 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B3I3 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B4I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B4I8 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I6 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I2 :   shield_130nm_rule
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "MET3"
    "MET4"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "std150e_wst_105_p125/nid8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/nid6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/nid4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/nid3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/nid2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/nid24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/nid20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/nid1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/nid16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/nid12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/nid8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/nid6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/nid4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/nid3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/nid2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/nid24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/nid20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/nid1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/nid16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/nid12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_wst_105_p125/nid8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/nid6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/nid4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/nid3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/nid2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/nid24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/nid20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/nid1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/nid16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/nid12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/nid8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/nid6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/nid4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/nid3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/nid2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/nid24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/nid20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/nid1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/nid16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/nid12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
}
Inverters Available for Clock Tree Synthesis {
    "std150e_wst_105_p125/ivd8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
}
1
