
	  Graphic Card: GeForce RTX 2080 Ti (cc: 7.5)
	          # SM: 68	  Threads per SM: 1024	    Max Resident Thread: 69632
	   Global Mem.: 10989 MB	     Shared Mem.: 48 KB	               L2 Cache: 5632 KB
	smemPerThreads: 48 Byte	  regsPerThreads: 64	              regsPerSM: 65536


Read Header:	rmat.3Mv	Size: 376 MB

	Nodes: 3,000,000	Edges: 20,000,000	GraphType: Directed (UnDef)	Degree AVG: 6.7

Reading Graph File...     0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%        COO To CSR...		0 812 1303 1778 2050 2050 2577 2854 3103 3242 3242 3242 3737 4012 4318 4454 4454 4734 4912 5056 5149 5149 5149 5633 5904 6182 6345 6345 6623 6771 6957 7041 7041 7041 7345 7503 7674 7776 7776 7928 8019 8106 8169 8169 8169 8169 8699 9001 9285 9449 9449 9734 9876 10045 10129 10129 10129 10444 10614 10786 10873 10873 11029 11124 11203 11248 11248 11248 11528 11704 11861 11955 11955 12110 12194 12299 12354 12354 12354 12524 12635 12735 12790 12790 12889 12935 12991 13027 13027 13027 13027 13027 13535 13811 14094 14261 14261 14532 14693 14862 

Complete!

 100% Complete!

==PROF== Connected to process 1127
==PROF== Profiling "EdgeDifference" - 1: 0%....50%....100% - 33 passes
==PROF== Profiling "EdgeDifference" - 2: 0%....50%....100% - 34 passes
==PROF== Profiling "NodeMarksCompute" - 3: 0%....50%....100% - 34 passes
==PROF== Profiling "EdgeDifference" - 4: 0%....50%....100% - 33 passes
==PROF== Profiling "EdgeDifference" - 5: 0%....50%....100% - 34 passes
==PROF== Profiling "NodeMarksCompute" - 6: 0%....50%....100% - 33 passes
==PROF== Profiling "EdgeDifference" - 7: 0%....50%....100% - 33 passes
==PROF== Profiling "EdgeDifference" - 8: 0%....50%....100% - 34 passes
==PROF== Profiling "NodeMarksCompute" - 9: 0%....50%....100% - 33 passes
==PROF== Profiling "EdgeDifference" - 10: 0%....50%....100% - 34 passes
==PROF== Profiling "EdgeDifference" - 11: 0%....50%....100% - 34 passes
==PROF== Profiling "NodeMarksCompute" - 12: 0%....50%....100% - 33 passes
==PROF== Profiling "EdgeDifference" - 13: 0%....50%....100% - 34 passes
==PROF== Profiling "EdgeDifference" - 14: 0%....50%....100% - 34 passes
==PROF== Profiling "NodeMarksCompute" - 15: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 16: 0%init PreDeal
start PreDeal
edgeDiffrence
NodeMarksCompute
SelectNodesThresholdOrTOP
ShortCut
CSRMerge
newSize:21630
edgeDiffrence
NodeMarksCompute
SelectNodesThresholdOrTOP
ShortCut
CSRMerge
newSize:336455
edgeDiffrence
NodeMarksCompute
SelectNodesThresholdOrTOP
ShortCut
CSRMerge
newSize:462395
edgeDiffrence
NodeMarksCompute
SelectNodesThresholdOrTOP
ShortCut
CSRMerge
newSize:654800
edgeDiffrence
NodeMarksCompute
SelectNodesThresholdOrTOP
ShortCut
CSRMerge
newSize:553485
predeal time:53245.558594end PreDeal
newSize:22028765

malloc devgraph
copy to devicecuda start
source id:25604
....50%....100% - 32 passes
==PROF== Profiling "GNRSearchUp" - 17: 0%....50%....100% - 32 passes
==PROF== Profiling "GNRSearchUp" - 18: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 19: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 20: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 21: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 22: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 23: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 24: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 25: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 26: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 27: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 28: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 29: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 30: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 31: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 32: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 33: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 34: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 35: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 36: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 37: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 38: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 39: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 40: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 41: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 42: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 43: 0%....50%....100% - 34 passes
==PROF== Profiling "GNRSearchUp" - 44: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 45: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 46: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 47: 0%....50%....100% - 33 passes
==PROF== Profiling "GNRSearchUp" - 48: 0%....50%....100% - 32 passes
==PROF== Profiling "GNRSearchUp" - 49: 0%....50%....100% - 32 passes
==PROF== Profiling "GNRSearchUp" - 50: 0%....50%....100% - 32 passes
==PROF== Profiling "GNRSearchUp" - 51: 0%....50%....100% - 32 passes
==PROF== Profiling "GNRSearchUp" - 52: 0%....50%....100%
	Number of TESTS: 1
	      Avg. Time: 57772.2 ms
	     Avg. MTEPS: 0.3
	    maxFrontier: -2147483648

dijkstra:3558.240234 - 32 passes
==PROF== Disconnected from process 1127
[1127] HBF@127.0.0.1
  EdgeDifference, 2019-Nov-13 12:07:05, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          36.40
    Elapsed Cycles                                                                   cycle                        6506419
    SM Frequency                                                             cycle/nsecond                           1.35
    Memory [%]                                                                           %                          36.40
    Duration                                                                       msecond                           4.80
    SOL L2                                                                               %                          14.90
    SM Active Cycles                                                                 cycle                     6425982.87
    SM [%]                                                                               %                          40.47
    SOL TEX                                                                              %                          22.16
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.75
    Executed Ipc Elapsed                                                        inst/cycle                           0.75
    Issued Ipc Active                                                           inst/cycle                           0.75
    Issue Slots Busy                                                                     %                          18.84
    SM Busy                                                                              %                          18.84
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         235.92
    Mem Busy                                                                             %                          21.92
    Max Bandwidth                                                                        %                          36.40
    L2 Hit Rate                                                                          %                          50.32
    Mem Pipes Busy                                                                       %                          40.47
    L1 Hit Rate                                                                          %                          10.44
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.78
    Eligible Warps Per Scheduler                                                      warp                           0.24
    No Eligible                                                                          %                          81.17
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.19
    One or More Eligible                                                                 %                          18.83
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 5.3 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.78 active warps per scheduler, but only an average of 0.24 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        27.33
    Avg. Active Threads Per Warp                                                                                    30.96
    Warp Cycles Per Executed Instruction                                             cycle                          41.30
    Warp Cycles Per Issued Instruction                                                                              41.30
    Warp Cycles Per Issue Active                                                                                    41.30
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 33.3 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 80.7% of the total average of 41.3   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     1210749.69
    Executed Instructions                                                             inst                      329323916
    Avg. Issued Instructions Per Scheduler                                            inst                     1210761.94
    Issued Instructions                                                               inst                      329327248
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.33
    Achieved Occupancy                                                                   %                          97.90
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  EdgeDifference, 2019-Nov-13 12:07:08, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.71
    SOL FB                                                                               %                          34.77
    Elapsed Cycles                                                                   cycle                        6090019
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          34.77
    Duration                                                                       msecond                           4.46
    SOL L2                                                                               %                          15.84
    SM Active Cycles                                                                 cycle                     5983668.22
    SM [%]                                                                               %                          43.29
    SOL TEX                                                                              %                          23.81
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.81
    Executed Ipc Elapsed                                                        inst/cycle                           0.80
    Issued Ipc Active                                                           inst/cycle                           0.81
    Issue Slots Busy                                                                     %                          20.28
    SM Busy                                                                              %                          20.28
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         227.84
    Mem Busy                                                                             %                          23.44
    Max Bandwidth                                                                        %                          34.77
    L2 Hit Rate                                                                          %                          54.98
    Mem Pipes Busy                                                                       %                          43.29
    L1 Hit Rate                                                                          %                          11.54
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.80
    Eligible Warps Per Scheduler                                                      warp                           0.26
    No Eligible                                                                          %                          79.63
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.20
    One or More Eligible                                                                 %                          20.37
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 4.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.80 active warps per scheduler, but only an average of 0.26 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        27.28
    Avg. Active Threads Per Warp                                                                                    30.93
    Warp Cycles Per Executed Instruction                                             cycle                          38.28
    Warp Cycles Per Issued Instruction                                                                              38.28
    Warp Cycles Per Issue Active                                                                                    38.28
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 30.3 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 79.1% of the total average of 38.3   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     1213402.40
    Executed Instructions                                                             inst                      330045452
    Avg. Issued Instructions Per Scheduler                                            inst                     1213416.52
    Issued Instructions                                                               inst                      330049293
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.25
    Achieved Occupancy                                                                   %                          97.64
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  NodeMarksCompute, 2019-Nov-13 12:07:10, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          78.37
    Elapsed Cycles                                                                   cycle                         192518
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          78.37
    Duration                                                                       usecond                         141.18
    SOL L2                                                                               %                          28.19
    SM Active Cycles                                                                 cycle                      188024.68
    SM [%]                                                                               %                           8.82
    SOL TEX                                                                              %                          14.70
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Memory is more heavily utilized than Compute: Look at `Memory Workload Analysis` report section to see where  
          the memory system bottleneck is. Check memory replay (coalescing) metrics to make sure you're efficiently     
          utilizing the bytes transferred. Also consider whether it is possible to do more work per memory access       
          (kernel fusion) or whether there are values you can (re)compute.                                              

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.20
    Executed Ipc Elapsed                                                        inst/cycle                           0.20
    Issued Ipc Active                                                           inst/cycle                           0.20
    Issue Slots Busy                                                                     %                           5.06
    SM Busy                                                                              %                           5.87
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         508.85
    Mem Busy                                                                             %                          28.19
    Max Bandwidth                                                                        %                          78.37
    L2 Hit Rate                                                                          %                          16.92
    Mem Pipes Busy                                                                       %                           8.82
    L1 Hit Rate                                                                          %                              0
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.80
    Eligible Warps Per Scheduler                                                      warp                           0.07
    No Eligible                                                                          %                          94.90
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.05
    One or More Eligible                                                                 %                           5.10
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 19.6 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.80 active warps per scheduler, but only an average of 0.07 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        31.53
    Avg. Active Threads Per Warp                                                                                       32
    Warp Cycles Per Executed Instruction                                             cycle                         153.34
    Warp Cycles Per Issued Instruction                                                                             152.98
    Warp Cycles Per Issue Active                                                                                   152.98
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 147.4 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 96.4% of the total average of      
          153.0 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        9498.07
    Executed Instructions                                                             inst                        2583474
    Avg. Issued Instructions Per Scheduler                                            inst                        9520.35
    Issued Instructions                                                               inst                        2589535
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             20
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             42
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.23
    Achieved Occupancy                                                                   %                          97.60
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  EdgeDifference, 2019-Nov-13 12:07:15, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          37.43
    Elapsed Cycles                                                                   cycle                        5605733
    SM Frequency                                                             cycle/nsecond                           1.35
    Memory [%]                                                                           %                          37.43
    Duration                                                                       msecond                           4.14
    SOL L2                                                                               %                          14.30
    SM Active Cycles                                                                 cycle                     5519097.74
    SM [%]                                                                               %                          31.50
    SOL TEX                                                                              %                          17.95
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.61
    Executed Ipc Elapsed                                                        inst/cycle                           0.60
    Issued Ipc Active                                                           inst/cycle                           0.61
    Issue Slots Busy                                                                     %                          15.30
    SM Busy                                                                              %                          15.30
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         243.29
    Mem Busy                                                                             %                          17.71
    Max Bandwidth                                                                        %                          37.43
    L2 Hit Rate                                                                          %                          48.85
    Mem Pipes Busy                                                                       %                          31.50
    L1 Hit Rate                                                                          %                          10.74
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.87
    Eligible Warps Per Scheduler                                                      warp                           0.20
    No Eligible                                                                          %                          84.75
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.15
    One or More Eligible                                                                 %                          15.25
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 6.6 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.87 active warps per scheduler, but only an average of 0.20 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        26.55
    Avg. Active Threads Per Warp                                                                                    30.54
    Warp Cycles Per Executed Instruction                                             cycle                          51.58
    Warp Cycles Per Issued Instruction                                                                              51.58
    Warp Cycles Per Issue Active                                                                                    51.58
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 42.9 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 83.2% of the total average of 51.6   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      844190.49
    Executed Instructions                                                             inst                      229619813
    Avg. Issued Instructions Per Scheduler                                            inst                      844204.49
    Issued Instructions                                                               inst                      229623621
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.34
    Achieved Occupancy                                                                   %                          97.93
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  EdgeDifference, 2019-Nov-13 12:07:19, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          36.11
    Elapsed Cycles                                                                   cycle                        4677944
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          36.11
    Duration                                                                       msecond                           3.44
    SOL L2                                                                               %                          16.50
    SM Active Cycles                                                                 cycle                     4617125.10
    SM [%]                                                                               %                          37.49
    SOL TEX                                                                              %                          21.28
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.72
    Executed Ipc Elapsed                                                        inst/cycle                           0.71
    Issued Ipc Active                                                           inst/cycle                           0.72
    Issue Slots Busy                                                                     %                          18.07
    SM Busy                                                                              %                          18.07
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         234.54
    Mem Busy                                                                             %                          21.05
    Max Bandwidth                                                                        %                          36.11
    L2 Hit Rate                                                                          %                          56.78
    Mem Pipes Busy                                                                       %                          37.49
    L1 Hit Rate                                                                          %                          13.96
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.83
    Eligible Warps Per Scheduler                                                      warp                           0.23
    No Eligible                                                                          %                          81.92
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.18
    One or More Eligible                                                                 %                          18.08
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 5.5 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.83 active warps per scheduler, but only an average of 0.23 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        26.65
    Avg. Active Threads Per Warp                                                                                    30.60
    Warp Cycles Per Executed Instruction                                             cycle                          43.33
    Warp Cycles Per Issued Instruction                                                                              43.33
    Warp Cycles Per Issue Active                                                                                    43.33
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 35.0 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 80.7% of the total average of 43.3   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      834150.94
    Executed Instructions                                                             inst                      226889057
    Avg. Issued Instructions Per Scheduler                                            inst                      834164.51
    Issued Instructions                                                               inst                      226892746
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.35
    Achieved Occupancy                                                                   %                          97.97
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  NodeMarksCompute, 2019-Nov-13 12:07:22, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.68
    SOL FB                                                                               %                          70.25
    Elapsed Cycles                                                                   cycle                         202924
    SM Frequency                                                             cycle/nsecond                           1.35
    Memory [%]                                                                           %                          70.25
    Duration                                                                       usecond                         150.27
    SOL L2                                                                               %                          26.50
    SM Active Cycles                                                                 cycle                      197898.96
    SM [%]                                                                               %                           5.40
    SOL TEX                                                                              %                          13.52
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Memory is more heavily utilized than Compute: Look at `Memory Workload Analysis` report section to see where  
          the memory system bottleneck is. Check memory replay (coalescing) metrics to make sure you're efficiently     
          utilizing the bytes transferred. Also consider whether it is possible to do more work per memory access       
          (kernel fusion) or whether there are values you can (re)compute.                                              

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.12
    Executed Ipc Elapsed                                                        inst/cycle                           0.12
    Issued Ipc Active                                                           inst/cycle                           0.12
    Issue Slots Busy                                                                     %                           3.11
    SM Busy                                                                              %                           3.56
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         454.10
    Mem Busy                                                                             %                          26.50
    Max Bandwidth                                                                        %                          70.25
    L2 Hit Rate                                                                          %                          26.28
    Mem Pipes Busy                                                                       %                           5.40
    L1 Hit Rate                                                                          %                           7.85
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.82
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          96.87
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.03
    One or More Eligible                                                                 %                           3.13
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 32.0 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.82 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        31.29
    Avg. Active Threads Per Warp                                                                                    32.00
    Warp Cycles Per Executed Instruction                                             cycle                         250.85
    Warp Cycles Per Issued Instruction                                                                             249.92
    Warp Cycles Per Issue Active                                                                                   249.92
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 239.0 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 95.6% of the total average of      
          249.9 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        6130.22
    Executed Instructions                                                             inst                        1667419
    Avg. Issued Instructions Per Scheduler                                            inst                        6152.88
    Issued Instructions                                                               inst                        1673582
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             20
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             42
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.11
    Achieved Occupancy                                                                   %                          97.22
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  EdgeDifference, 2019-Nov-13 12:07:26, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          38.30
    Elapsed Cycles                                                                   cycle                        5591122
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          38.30
    Duration                                                                       msecond                           4.11
    SOL L2                                                                               %                          14.20
    SM Active Cycles                                                                 cycle                     5529877.84
    SM [%]                                                                               %                          29.17
    SOL TEX                                                                              %                          16.76
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.57
    Executed Ipc Elapsed                                                        inst/cycle                           0.56
    Issued Ipc Active                                                           inst/cycle                           0.57
    Issue Slots Busy                                                                     %                          14.13
    SM Busy                                                                              %                          14.13
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         248.89
    Mem Busy                                                                             %                          16.58
    Max Bandwidth                                                                        %                          38.30
    L2 Hit Rate                                                                          %                          47.55
    Mem Pipes Busy                                                                       %                          29.17
    L1 Hit Rate                                                                          %                           9.26
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.86
    Eligible Warps Per Scheduler                                                      warp                           0.18
    No Eligible                                                                          %                          85.79
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.14
    One or More Eligible                                                                 %                          14.21
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 7.0 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.86 active warps per scheduler, but only an average of 0.18 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        26.62
    Avg. Active Threads Per Warp                                                                                    30.57
    Warp Cycles Per Executed Instruction                                             cycle                          55.30
    Warp Cycles Per Issued Instruction                                                                              55.30
    Warp Cycles Per Issue Active                                                                                    55.30
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 47.0 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 85.0% of the total average of 55.3   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                         781409
    Executed Instructions                                                             inst                      212543248
    Avg. Issued Instructions Per Scheduler                                            inst                      781422.59
    Issued Instructions                                                               inst                      212546944
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.30
    Achieved Occupancy                                                                   %                          97.82
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  EdgeDifference, 2019-Nov-13 12:07:30, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.70
    SOL FB                                                                               %                          37.05
    Elapsed Cycles                                                                   cycle                        4570411
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          37.05
    Duration                                                                       msecond                           3.36
    SOL L2                                                                               %                          16.60
    SM Active Cycles                                                                 cycle                     4519346.32
    SM [%]                                                                               %                          35.43
    SOL TEX                                                                              %                          20.30
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.68
    Executed Ipc Elapsed                                                        inst/cycle                           0.68
    Issued Ipc Active                                                           inst/cycle                           0.68
    Issue Slots Busy                                                                     %                          17.08
    SM Busy                                                                              %                          17.08
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         241.15
    Mem Busy                                                                             %                          20.08
    Max Bandwidth                                                                        %                          37.05
    L2 Hit Rate                                                                          %                          55.71
    Mem Pipes Busy                                                                       %                          35.43
    L1 Hit Rate                                                                          %                          12.82
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.79
    Eligible Warps Per Scheduler                                                      warp                           0.22
    No Eligible                                                                          %                          82.94
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.17
    One or More Eligible                                                                 %                          17.06
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 5.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.79 active warps per scheduler, but only an average of 0.22 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        26.70
    Avg. Active Threads Per Warp                                                                                    30.63
    Warp Cycles Per Executed Instruction                                             cycle                          45.69
    Warp Cycles Per Issued Instruction                                                                              45.68
    Warp Cycles Per Issue Active                                                                                    45.68
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 37.3 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 81.7% of the total average of 45.7   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      772060.10
    Executed Instructions                                                             inst                      210000346
    Avg. Issued Instructions Per Scheduler                                            inst                      772074.27
    Issued Instructions                                                               inst                      210004201
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.33
    Achieved Occupancy                                                                   %                          97.90
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  NodeMarksCompute, 2019-Nov-13 12:07:33, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.68
    SOL FB                                                                               %                          70.30
    Elapsed Cycles                                                                   cycle                         201996
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          70.30
    Duration                                                                       usecond                         148.22
    SOL L2                                                                               %                          25.85
    SM Active Cycles                                                                 cycle                      195252.69
    SM [%]                                                                               %                           5.03
    SOL TEX                                                                              %                          13.28
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Memory is more heavily utilized than Compute: Look at `Memory Workload Analysis` report section to see where  
          the memory system bottleneck is. Check memory replay (coalescing) metrics to make sure you're efficiently     
          utilizing the bytes transferred. Also consider whether it is possible to do more work per memory access       
          (kernel fusion) or whether there are values you can (re)compute.                                              

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.12
    Executed Ipc Elapsed                                                        inst/cycle                           0.11
    Issued Ipc Active                                                           inst/cycle                           0.12
    Issue Slots Busy                                                                     %                           2.92
    SM Busy                                                                              %                           3.33
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         454.74
    Mem Busy                                                                             %                          25.85
    Max Bandwidth                                                                        %                          70.30
    L2 Hit Rate                                                                          %                          25.68
    Mem Pipes Busy                                                                       %                           5.03
    L1 Hit Rate                                                                          %                           7.19
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.84
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          97.05
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.03
    One or More Eligible                                                                 %                           2.95
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 33.9 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.84 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        31.23
    Avg. Active Threads Per Warp                                                                                    32.00
    Warp Cycles Per Executed Instruction                                             cycle                         266.55
    Warp Cycles Per Issued Instruction                                                                             265.49
    Warp Cycles Per Issue Active                                                                                   265.49
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 249.4 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 93.9% of the total average of      
          265.5 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        5679.46
    Executed Instructions                                                             inst                        1544812
    Avg. Issued Instructions Per Scheduler                                            inst                        5702.17
    Issued Instructions                                                               inst                        1550989
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             20
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             42
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          30.88
    Achieved Occupancy                                                                   %                          96.51
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  EdgeDifference, 2019-Nov-13 12:07:38, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.71
    SOL FB                                                                               %                          38.84
    Elapsed Cycles                                                                   cycle                        5526112
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          38.84
    Duration                                                                       msecond                           4.06
    SOL L2                                                                               %                          14.40
    SM Active Cycles                                                                 cycle                     5477950.12
    SM [%]                                                                               %                          27.95
    SOL TEX                                                                              %                          16.17
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.54
    Executed Ipc Elapsed                                                        inst/cycle                           0.54
    Issued Ipc Active                                                           inst/cycle                           0.54
    Issue Slots Busy                                                                     %                          13.52
    SM Busy                                                                              %                          13.52
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         254.92
    Mem Busy                                                                             %                          16.04
    Max Bandwidth                                                                        %                          38.84
    L2 Hit Rate                                                                          %                          46.74
    Mem Pipes Busy                                                                       %                          27.95
    L1 Hit Rate                                                                          %                           8.11
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.85
    Eligible Warps Per Scheduler                                                      warp                           0.17
    No Eligible                                                                          %                          86.49
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.14
    One or More Eligible                                                                 %                          13.51
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 7.4 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.85 active warps per scheduler, but only an average of 0.17 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        26.67
    Avg. Active Threads Per Warp                                                                                    30.61
    Warp Cycles Per Executed Instruction                                             cycle                          58.11
    Warp Cycles Per Issued Instruction                                                                              58.11
    Warp Cycles Per Issue Active                                                                                    58.11
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 49.4 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 85.0% of the total average of 58.1   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      740414.65
    Executed Instructions                                                             inst                      201392786
    Avg. Issued Instructions Per Scheduler                                            inst                      740428.76
    Issued Instructions                                                               inst                      201396622
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.29
    Achieved Occupancy                                                                   %                          97.77
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  EdgeDifference, 2019-Nov-13 12:07:41, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.70
    SOL FB                                                                               %                          37.84
    Elapsed Cycles                                                                   cycle                        4565703
    SM Frequency                                                             cycle/nsecond                           1.37
    Memory [%]                                                                           %                          37.84
    Duration                                                                       msecond                           3.33
    SOL L2                                                                               %                          16.53
    SM Active Cycles                                                                 cycle                     4522502.54
    SM [%]                                                                               %                          33.57
    SOL TEX                                                                              %                          19.36
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.65
    Executed Ipc Elapsed                                                        inst/cycle                           0.64
    Issued Ipc Active                                                           inst/cycle                           0.65
    Issue Slots Busy                                                                     %                          16.16
    SM Busy                                                                              %                          16.16
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         247.54
    Mem Busy                                                                             %                          19.18
    Max Bandwidth                                                                        %                          37.84
    L2 Hit Rate                                                                          %                          54.55
    Mem Pipes Busy                                                                       %                          33.57
    L1 Hit Rate                                                                          %                          11.53
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.86
    Eligible Warps Per Scheduler                                                      warp                           0.21
    No Eligible                                                                          %                          83.64
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.16
    One or More Eligible                                                                 %                          16.36
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 6.1 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.86 active warps per scheduler, but only an average of 0.21 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        26.75
    Avg. Active Threads Per Warp                                                                                    30.66
    Warp Cycles Per Executed Instruction                                             cycle                          48.07
    Warp Cycles Per Issued Instruction                                                                              48.07
    Warp Cycles Per Issue Active                                                                                    48.07
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 39.8 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 82.8% of the total average of 48.1   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      731029.47
    Executed Instructions                                                             inst                      198840015
    Avg. Issued Instructions Per Scheduler                                            inst                      731043.43
    Issued Instructions                                                               inst                      198843814
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.30
    Achieved Occupancy                                                                   %                          97.81
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  NodeMarksCompute, 2019-Nov-13 12:07:44, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.68
    SOL FB                                                                               %                          70.13
    Elapsed Cycles                                                                   cycle                         197131
    SM Frequency                                                             cycle/nsecond                           1.35
    Memory [%]                                                                           %                          70.13
    Duration                                                                       usecond                         146.27
    SOL L2                                                                               %                          25.88
    SM Active Cycles                                                                 cycle                      192223.88
    SM [%]                                                                               %                           4.89
    SOL TEX                                                                              %                          13.18
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Memory is more heavily utilized than Compute: Look at `Memory Workload Analysis` report section to see where  
          the memory system bottleneck is. Check memory replay (coalescing) metrics to make sure you're efficiently     
          utilizing the bytes transferred. Also consider whether it is possible to do more work per memory access       
          (kernel fusion) or whether there are values you can (re)compute.                                              

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.11
    Executed Ipc Elapsed                                                        inst/cycle                           0.11
    Issued Ipc Active                                                           inst/cycle                           0.11
    Issue Slots Busy                                                                     %                           2.81
    SM Busy                                                                              %                           3.20
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         453.16
    Mem Busy                                                                             %                          25.88
    Max Bandwidth                                                                        %                          70.13
    L2 Hit Rate                                                                          %                          25.65
    Mem Pipes Busy                                                                       %                           4.89
    L1 Hit Rate                                                                          %                           6.88
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.69
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          97.16
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.03
    One or More Eligible                                                                 %                           2.84
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 35.2 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.69 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        31.19
    Avg. Active Threads Per Warp                                                                                    32.00
    Warp Cycles Per Executed Instruction                                             cycle                         272.20
    Warp Cycles Per Issued Instruction                                                                             271.05
    Warp Cycles Per Issue Active                                                                                   271.05
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 254.0 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 93.7% of the total average of      
          271.1 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        5383.15
    Executed Instructions                                                             inst                        1464217
    Avg. Issued Instructions Per Scheduler                                            inst                        5405.91
    Issued Instructions                                                               inst                        1470407
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             20
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             42
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          30.56
    Achieved Occupancy                                                                   %                          95.49
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  EdgeDifference, 2019-Nov-13 12:07:49, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          39.71
    Elapsed Cycles                                                                   cycle                        5618399
    SM Frequency                                                             cycle/nsecond                           1.37
    Memory [%]                                                                           %                          39.71
    Duration                                                                       msecond                           4.10
    SOL L2                                                                               %                          14.25
    SM Active Cycles                                                                 cycle                     5546679.78
    SM [%]                                                                               %                          25.98
    SOL TEX                                                                              %                          15.27
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.51
    Executed Ipc Elapsed                                                        inst/cycle                           0.50
    Issued Ipc Active                                                           inst/cycle                           0.51
    Issue Slots Busy                                                                     %                          12.63
    SM Busy                                                                              %                          12.63
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         258.18
    Mem Busy                                                                             %                          15.08
    Max Bandwidth                                                                        %                          39.71
    L2 Hit Rate                                                                          %                          45.73
    Mem Pipes Busy                                                                       %                          25.98
    L1 Hit Rate                                                                          %                           7.36
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.84
    Eligible Warps Per Scheduler                                                      warp                           0.16
    No Eligible                                                                          %                          87.30
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.13
    One or More Eligible                                                                 %                          12.70
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 7.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.84 active warps per scheduler, but only an average of 0.16 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        26.73
    Avg. Active Threads Per Warp                                                                                    30.64
    Warp Cycles Per Executed Instruction                                             cycle                          61.72
    Warp Cycles Per Issued Instruction                                                                              61.71
    Warp Cycles Per Issue Active                                                                                    61.71
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 53.2 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 86.3% of the total average of 61.7   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      700463.68
    Executed Instructions                                                             inst                      190526120
    Avg. Issued Instructions Per Scheduler                                            inst                      700477.25
    Issued Instructions                                                               inst                      190529811
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.26
    Achieved Occupancy                                                                   %                          97.70
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  EdgeDifference, 2019-Nov-13 12:07:52, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          38.60
    Elapsed Cycles                                                                   cycle                        4588499
    SM Frequency                                                             cycle/nsecond                           1.37
    Memory [%]                                                                           %                          38.60
    Duration                                                                       msecond                           3.35
    SOL L2                                                                               %                          16.47
    SM Active Cycles                                                                 cycle                     4502673.01
    SM [%]                                                                               %                          31.56
    SOL TEX                                                                              %                          18.56
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.61
    Executed Ipc Elapsed                                                        inst/cycle                           0.60
    Issued Ipc Active                                                           inst/cycle                           0.61
    Issue Slots Busy                                                                     %                          15.34
    SM Busy                                                                              %                          15.34
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         250.75
    Mem Busy                                                                             %                          18.22
    Max Bandwidth                                                                        %                          38.60
    L2 Hit Rate                                                                          %                          53.56
    Mem Pipes Busy                                                                       %                          31.56
    L1 Hit Rate                                                                          %                          10.32
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.82
    Eligible Warps Per Scheduler                                                      warp                           0.20
    No Eligible                                                                          %                          84.73
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.15
    One or More Eligible                                                                 %                          15.27
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 6.5 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.82 active warps per scheduler, but only an average of 0.20 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        26.81
    Avg. Active Threads Per Warp                                                                                    30.69
    Warp Cycles Per Executed Instruction                                             cycle                          51.19
    Warp Cycles Per Issued Instruction                                                                              51.19
    Warp Cycles Per Issue Active                                                                                    51.19
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 42.3 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 82.6% of the total average of 51.2   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      690829.11
    Executed Instructions                                                             inst                      187905517
    Avg. Issued Instructions Per Scheduler                                            inst                      690843.40
    Issued Instructions                                                               inst                      187909405
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             28
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             32
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.32
    Achieved Occupancy                                                                   %                          97.88
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  NodeMarksCompute, 2019-Nov-13 12:07:55, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          69.97
    Elapsed Cycles                                                                   cycle                         195243
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          69.97
    Duration                                                                       usecond                         143.84
    SOL L2                                                                               %                          25.36
    SM Active Cycles                                                                 cycle                      189408.03
    SM [%]                                                                               %                           4.67
    SOL TEX                                                                              %                          12.98
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Memory is more heavily utilized than Compute: Look at `Memory Workload Analysis` report section to see where  
          the memory system bottleneck is. Check memory replay (coalescing) metrics to make sure you're efficiently     
          utilizing the bytes transferred. Also consider whether it is possible to do more work per memory access       
          (kernel fusion) or whether there are values you can (re)compute.                                              

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.11
    Executed Ipc Elapsed                                                        inst/cycle                           0.10
    Issued Ipc Active                                                           inst/cycle                           0.11
    Issue Slots Busy                                                                     %                           2.70
    SM Busy                                                                              %                           3.07
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         453.06
    Mem Busy                                                                             %                          25.36
    Max Bandwidth                                                                        %                          69.97
    L2 Hit Rate                                                                          %                          25.39
    Mem Pipes Busy                                                                       %                           4.67
    L1 Hit Rate                                                                          %                           6.53
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.68
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          97.28
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.03
    One or More Eligible                                                                 %                           2.72
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 36.8 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.68 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        31.13
    Avg. Active Threads Per Warp                                                                                    32.00
    Warp Cycles Per Executed Instruction                                             cycle                         283.94
    Warp Cycles Per Issued Instruction                                                                             282.71
    Warp Cycles Per Issue Active                                                                                   282.71
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 261.2 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 92.4% of the total average of      
          282.7 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        5092.70
    Executed Instructions                                                             inst                        1385215
    Avg. Issued Instructions Per Scheduler                                            inst                        5114.90
    Issued Instructions                                                               inst                        1391252
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             20
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             42
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          30.65
    Achieved Occupancy                                                                   %                          95.77
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:07:58, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.20
    SOL FB                                                                               %                           0.39
    Elapsed Cycles                                                                   cycle                           9349
    SM Frequency                                                             cycle/usecond                         959.10
    Memory [%]                                                                           %                           9.61
    Duration                                                                       usecond                           9.73
    SOL L2                                                                               %                           0.69
    SM Active Cycles                                                                 cycle                        3598.28
    SM [%]                                                                               %                          19.22
    SOL TEX                                                                              %                          24.92
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           1.00
    Executed Ipc Elapsed                                                        inst/cycle                           0.38
    Issued Ipc Active                                                           inst/cycle                           1.03
    Issue Slots Busy                                                                     %                          25.63
    SM Busy                                                                              %                          25.63
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           1.81
    Mem Busy                                                                             %                           9.61
    Max Bandwidth                                                                        %                           8.92
    L2 Hit Rate                                                                          %                          85.01
    Mem Pipes Busy                                                                       %                          19.22
    L1 Hit Rate                                                                          %                          97.30
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           4.57
    Eligible Warps Per Scheduler                                                      warp                           0.41
    No Eligible                                                                          %                          72.95
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.27
    One or More Eligible                                                                 %                          27.05
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 3.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.57 active warps per scheduler, but only an average of 0.41 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        30.86
    Avg. Active Threads Per Warp                                                                                    31.99
    Warp Cycles Per Executed Instruction                                             cycle                          17.39
    Warp Cycles Per Issued Instruction                                                                              16.91
    Warp Cycles Per Issue Active                                                                                    16.91
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                         896.62
    Executed Instructions                                                             inst                         243882
    Avg. Issued Instructions Per Scheduler                                            inst                         922.36
    Issued Instructions                                                               inst                         250882
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          17.32
    Achieved Occupancy                                                                   %                          54.14
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:00, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.35
    SOL FB                                                                               %                           1.13
    Elapsed Cycles                                                                   cycle                          14380
    SM Frequency                                                             cycle/nsecond                           1.08
    Memory [%]                                                                           %                           6.36
    Duration                                                                       usecond                          13.28
    SOL L2                                                                               %                           0.67
    SM Active Cycles                                                                 cycle                        3905.66
    SM [%]                                                                               %                          12.53
    SOL TEX                                                                              %                          23.40
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.92
    Executed Ipc Elapsed                                                        inst/cycle                           0.25
    Issued Ipc Active                                                           inst/cycle                           0.95
    Issue Slots Busy                                                                     %                          23.79
    SM Busy                                                                              %                          23.79
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           5.87
    Mem Busy                                                                             %                           6.36
    Max Bandwidth                                                                        %                           5.86
    L2 Hit Rate                                                                          %                          70.64
    Mem Pipes Busy                                                                       %                          12.53
    L1 Hit Rate                                                                          %                          78.31
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           4.38
    Eligible Warps Per Scheduler                                                      warp                           0.39
    No Eligible                                                                          %                          74.32
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.26
    One or More Eligible                                                                 %                          25.68
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 3.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.38 active warps per scheduler, but only an average of 0.39 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        30.79
    Avg. Active Threads Per Warp                                                                                    31.92
    Warp Cycles Per Executed Instruction                                             cycle                          17.53
    Warp Cycles Per Issued Instruction                                                                              17.04
    Warp Cycles Per Issue Active                                                                                    17.04
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                         902.97
    Executed Instructions                                                             inst                         245609
    Avg. Issued Instructions Per Scheduler                                            inst                         929.16
    Issued Instructions                                                               inst                         252732
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          16.72
    Achieved Occupancy                                                                   %                          52.25
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:01, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.60
    SOL FB                                                                               %                           9.48
    Elapsed Cycles                                                                   cycle                          47131
    SM Frequency                                                             cycle/nsecond                           1.29
    Memory [%]                                                                           %                           9.48
    Duration                                                                       usecond                          36.42
    SOL L2                                                                               %                           2.02
    SM Active Cycles                                                                 cycle                       16673.06
    SM [%]                                                                               %                           4.25
    SOL TEX                                                                              %                           8.19
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.26
    Executed Ipc Elapsed                                                        inst/cycle                           0.09
    Issued Ipc Active                                                           inst/cycle                           0.27
    Issue Slots Busy                                                                     %                           6.67
    SM Busy                                                                              %                           6.67
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          58.42
    Mem Busy                                                                             %                           2.90
    Max Bandwidth                                                                        %                           9.48
    L2 Hit Rate                                                                          %                          47.56
    Mem Pipes Busy                                                                       %                           4.25
    L1 Hit Rate                                                                          %                          18.24
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           2.11
    Eligible Warps Per Scheduler                                                      warp                           0.12
    No Eligible                                                                          %                          91.29
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.09
    One or More Eligible                                                                 %                           8.71
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 11.5 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          2.11 active warps per scheduler, but only an average of 0.12 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        28.93
    Avg. Active Threads Per Warp                                                                                    30.23
    Warp Cycles Per Executed Instruction                                             cycle                          24.95
    Warp Cycles Per Issued Instruction                                                                              24.20
    Warp Cycles Per Issue Active                                                                                    24.20
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 10.9 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 45.2% of the total average of 24.2   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        1078.53
    Executed Instructions                                                             inst                         293359
    Avg. Issued Instructions Per Scheduler                                            inst                        1112.05
    Issued Instructions                                                               inst                         302477
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                           6.48
    Achieved Occupancy                                                                   %                          20.24
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:03, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.65
    SOL FB                                                                               %                          13.70
    Elapsed Cycles                                                                   cycle                         593582
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          13.70
    Duration                                                                       usecond                         437.92
    SOL L2                                                                               %                           4.26
    SM Active Cycles                                                                 cycle                      533324.82
    SM [%]                                                                               %                           1.25
    SOL TEX                                                                              %                           2.89
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.04
    Executed Ipc Elapsed                                                        inst/cycle                           0.04
    Issued Ipc Active                                                           inst/cycle                           0.04
    Issue Slots Busy                                                                     %                           1.12
    SM Busy                                                                              %                           1.12
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          86.53
    Mem Busy                                                                             %                           3.97
    Max Bandwidth                                                                        %                          13.70
    L2 Hit Rate                                                                          %                          49.08
    Mem Pipes Busy                                                                       %                           1.25
    L1 Hit Rate                                                                          %                           7.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           6.80
    Eligible Warps Per Scheduler                                                      warp                           0.01
    No Eligible                                                                          %                          98.85
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.01
    One or More Eligible                                                                 %                           1.15
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 87.1 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.80 active warps per scheduler, but only an average of 0.01 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        20.69
    Avg. Active Threads Per Warp                                                                                    22.60
    Warp Cycles Per Executed Instruction                                             cycle                         614.93
    Warp Cycles Per Issued Instruction                                                                             592.44
    Warp Cycles Per Issue Active                                                                                   592.44
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 412.6 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 69.6% of the total average of      
          592.4 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 22.6 threads being active per cycle. This is further reduced    
          to 20.7 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        5770.78
    Executed Instructions                                                             inst                        1569651
    Avg. Issued Instructions Per Scheduler                                            inst                        5989.87
    Issued Instructions                                                               inst                        1629244
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          25.78
    Achieved Occupancy                                                                   %                          80.55
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:04, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.68
    SOL FB                                                                               %                          16.99
    Elapsed Cycles                                                                   cycle                        7337182
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          16.99
    Duration                                                                       msecond                           5.40
    SOL L2                                                                               %                           4.45
    SM Active Cycles                                                                 cycle                        7111170
    SM [%]                                                                               %                           1.69
    SOL TEX                                                                              %                           2.80
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.06
    Executed Ipc Elapsed                                                        inst/cycle                           0.06
    Issued Ipc Active                                                           inst/cycle                           0.06
    Issue Slots Busy                                                                     %                           1.52
    SM Busy                                                                              %                           1.52
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         109.56
    Mem Busy                                                                             %                           4.10
    Max Bandwidth                                                                        %                          16.99
    L2 Hit Rate                                                                          %                          40.18
    Mem Pipes Busy                                                                       %                           1.69
    L1 Hit Rate                                                                          %                          10.65
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.75
    Eligible Warps Per Scheduler                                                      warp                           0.02
    No Eligible                                                                          %                          98.44
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.02
    One or More Eligible                                                                 %                           1.56
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 64.2 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.75 active warps per scheduler, but only an average of 0.02 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        17.08
    Avg. Active Threads Per Warp                                                                                    18.84
    Warp Cycles Per Executed Instruction                                             cycle                         521.02
    Warp Cycles Per Issued Instruction                                                                             497.18
    Warp Cycles Per Issue Active                                                                                   497.18
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 458.5 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 92.2% of the total average of      
          497.2 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 18.8 threads being active per cycle. This is further reduced    
          to 17.1 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      103455.31
    Executed Instructions                                                             inst                       28139843
    Avg. Issued Instructions Per Scheduler                                            inst                      108416.08
    Issued Instructions                                                               inst                       29489175
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          30.86
    Achieved Occupancy                                                                   %                          96.43
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:07, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          24.25
    Elapsed Cycles                                                                   cycle                       17707689
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          24.25
    Duration                                                                       msecond                          13.04
    SOL L2                                                                               %                           4.39
    SM Active Cycles                                                                 cycle                    17454248.54
    SM [%]                                                                               %                           3.46
    SOL TEX                                                                              %                           3.43
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.13
    Executed Ipc Elapsed                                                        inst/cycle                           0.13
    Issued Ipc Active                                                           inst/cycle                           0.14
    Issue Slots Busy                                                                     %                           3.51
    SM Busy                                                                              %                           3.51
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         157.25
    Mem Busy                                                                             %                           4.39
    Max Bandwidth                                                                        %                          24.25
    L2 Hit Rate                                                                          %                          20.75
    Mem Pipes Busy                                                                       %                           3.40
    L1 Hit Rate                                                                          %                           8.66
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.82
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          96.48
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.52
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 28.4 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.82 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        17.87
    Avg. Active Threads Per Warp                                                                                    19.81
    Warp Cycles Per Executed Instruction                                             cycle                         231.99
    Warp Cycles Per Issued Instruction                                                                             222.00
    Warp Cycles Per Issue Active                                                                                   222.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 214.2 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 96.5% of the total average of      
          222.0 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 19.8 threads being active per cycle. This is further reduced    
          to 17.9 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      586839.45
    Executed Instructions                                                             inst                      159620331
    Avg. Issued Instructions Per Scheduler                                            inst                      613233.25
    Issued Instructions                                                               inst                      166799444
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.53
    Achieved Occupancy                                                                   %                          98.53
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:09, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          23.53
    Elapsed Cycles                                                                   cycle                       18513546
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          23.53
    Duration                                                                       msecond                          13.65
    SOL L2                                                                               %                           4.13
    SM Active Cycles                                                                 cycle                    18253986.15
    SM [%]                                                                               %                           3.63
    SOL TEX                                                                              %                           3.45
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.14
    Executed Ipc Elapsed                                                        inst/cycle                           0.14
    Issued Ipc Active                                                           inst/cycle                           0.15
    Issue Slots Busy                                                                     %                           3.68
    SM Busy                                                                              %                           3.68
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         152.84
    Mem Busy                                                                             %                           4.13
    Max Bandwidth                                                                        %                          23.53
    L2 Hit Rate                                                                          %                          18.80
    Mem Pipes Busy                                                                       %                           3.57
    L1 Hit Rate                                                                          %                           8.03
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.80
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          96.31
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.69
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 27.1 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.80 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.14
    Avg. Active Threads Per Warp                                                                                    21.24
    Warp Cycles Per Executed Instruction                                             cycle                         220.56
    Warp Cycles Per Issued Instruction                                                                             211.63
    Warp Cycles Per Issue Active                                                                                   211.63
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 203.6 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 96.2% of the total average of      
          211.6 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.2 threads being active per cycle. This is further reduced    
          to 19.1 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      644777.55
    Executed Instructions                                                             inst                      175379493
    Avg. Issued Instructions Per Scheduler                                            inst                      671995.48
    Issued Instructions                                                               inst                      182782770
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.49
    Achieved Occupancy                                                                   %                          98.40
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:11, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          23.50
    Elapsed Cycles                                                                   cycle                       14623886
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          23.50
    Duration                                                                       msecond                          10.74
    SOL L2                                                                               %                           4.08
    SM Active Cycles                                                                 cycle                    14384814.71
    SM [%]                                                                               %                           3.61
    SOL TEX                                                                              %                           3.47
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.14
    Executed Ipc Elapsed                                                        inst/cycle                           0.14
    Issued Ipc Active                                                           inst/cycle                           0.15
    Issue Slots Busy                                                                     %                           3.66
    SM Busy                                                                              %                           3.66
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         152.60
    Mem Busy                                                                             %                           4.08
    Max Bandwidth                                                                        %                          23.50
    L2 Hit Rate                                                                          %                          18.70
    Mem Pipes Busy                                                                       %                           3.59
    L1 Hit Rate                                                                          %                           7.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.88
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          96.33
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.67
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 27.3 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.88 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.50
    Avg. Active Threads Per Warp                                                                                    21.63
    Warp Cycles Per Executed Instruction                                             cycle                         223.46
    Warp Cycles Per Issued Instruction                                                                             214.65
    Warp Cycles Per Issue Active                                                                                   214.65
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 204.4 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 95.2% of the total average of      
          214.6 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.6 threads being active per cycle. This is further reduced    
          to 19.5 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      506147.31
    Executed Instructions                                                             inst                      137672067
    Avg. Issued Instructions Per Scheduler                                            inst                      526914.21
    Issued Instructions                                                               inst                      143320664
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.44
    Achieved Occupancy                                                                   %                          98.25
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:13, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.70
    SOL FB                                                                               %                          23.41
    Elapsed Cycles                                                                   cycle                       10706416
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          23.41
    Duration                                                                       msecond                           7.86
    SOL L2                                                                               %                           4.08
    SM Active Cycles                                                                 cycle                    10504955.44
    SM [%]                                                                               %                           3.60
    SOL TEX                                                                              %                           3.48
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.14
    Executed Ipc Elapsed                                                        inst/cycle                           0.14
    Issued Ipc Active                                                           inst/cycle                           0.15
    Issue Slots Busy                                                                     %                           3.66
    SM Busy                                                                              %                           3.66
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         152.40
    Mem Busy                                                                             %                           4.08
    Max Bandwidth                                                                        %                          23.41
    L2 Hit Rate                                                                          %                          18.83
    Mem Pipes Busy                                                                       %                           3.60
    L1 Hit Rate                                                                          %                           7.94
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.89
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          96.33
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.67
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 27.2 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.89 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.50
    Avg. Active Threads Per Warp                                                                                    21.64
    Warp Cycles Per Executed Instruction                                             cycle                         223.46
    Warp Cycles Per Issued Instruction                                                                             214.72
    Warp Cycles Per Issue Active                                                                                   214.72
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 204.0 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 95.0% of the total average of      
          214.7 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.6 threads being active per cycle. This is further reduced    
          to 19.5 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      369886.18
    Executed Instructions                                                             inst                      100609040
    Avg. Issued Instructions Per Scheduler                                            inst                      384936.76
    Issued Instructions                                                               inst                      104702799
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.39
    Achieved Occupancy                                                                   %                          98.10
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:14, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.70
    SOL FB                                                                               %                          23.38
    Elapsed Cycles                                                                   cycle                        8186108
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          23.38
    Duration                                                                       msecond                           6.01
    SOL L2                                                                               %                           4.09
    SM Active Cycles                                                                 cycle                     8034497.16
    SM [%]                                                                               %                           3.61
    SOL TEX                                                                              %                           3.48
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.14
    Executed Ipc Elapsed                                                        inst/cycle                           0.14
    Issued Ipc Active                                                           inst/cycle                           0.15
    Issue Slots Busy                                                                     %                           3.67
    SM Busy                                                                              %                           3.67
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         152.37
    Mem Busy                                                                             %                           4.09
    Max Bandwidth                                                                        %                          23.38
    L2 Hit Rate                                                                          %                          19.15
    Mem Pipes Busy                                                                       %                           3.59
    L1 Hit Rate                                                                          %                           8.08
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.83
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          96.33
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.67
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 27.3 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.83 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.38
    Avg. Active Threads Per Warp                                                                                    21.50
    Warp Cycles Per Executed Instruction                                             cycle                         222.21
    Warp Cycles Per Issued Instruction                                                                             213.53
    Warp Cycles Per Issue Active                                                                                   213.53
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 203.3 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 95.2% of the total average of      
          213.5 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.5 threads being active per cycle. This is further reduced    
          to 19.4 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      282982.01
    Executed Instructions                                                             inst                       76971107
    Avg. Issued Instructions Per Scheduler                                            inst                      294477.64
    Issued Instructions                                                               inst                       80097919
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.30
    Achieved Occupancy                                                                   %                          97.82
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:16, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.70
    SOL FB                                                                               %                          23.25
    Elapsed Cycles                                                                   cycle                        6760936
    SM Frequency                                                             cycle/nsecond                           1.34
    Memory [%]                                                                           %                          23.25
    Duration                                                                       msecond                           5.01
    SOL L2                                                                               %                           4.10
    SM Active Cycles                                                                 cycle                     6691665.09
    SM [%]                                                                               %                           3.65
    SOL TEX                                                                              %                           3.47
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.14
    Executed Ipc Elapsed                                                        inst/cycle                           0.14
    Issued Ipc Active                                                           inst/cycle                           0.15
    Issue Slots Busy                                                                     %                           3.67
    SM Busy                                                                              %                           3.67
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         151.63
    Mem Busy                                                                             %                           4.10
    Max Bandwidth                                                                        %                          23.25
    L2 Hit Rate                                                                          %                          19.26
    Mem Pipes Busy                                                                       %                           3.64
    L1 Hit Rate                                                                          %                           8.13
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.82
    Eligible Warps Per Scheduler                                                      warp                           0.04
    No Eligible                                                                          %                          96.33
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.67
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 27.2 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.82 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.29
    Avg. Active Threads Per Warp                                                                                    21.40
    Warp Cycles Per Executed Instruction                                             cycle                         221.56
    Warp Cycles Per Issued Instruction                                                                             212.93
    Warp Cycles Per Issue Active                                                                                   212.93
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 202.8 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 95.2% of the total average of      
          212.9 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.4 threads being active per cycle. This is further reduced    
          to 19.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      235794.08
    Executed Instructions                                                             inst                       64135989
    Avg. Issued Instructions Per Scheduler                                            inst                      245341.65
    Issued Instructions                                                               inst                       66732928
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.24
    Achieved Occupancy                                                                   %                          97.63
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:18, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          23.31
    Elapsed Cycles                                                                   cycle                        5772740
    SM Frequency                                                             cycle/nsecond                           1.33
    Memory [%]                                                                           %                          23.31
    Duration                                                                       msecond                           4.30
    SOL L2                                                                               %                           4.11
    SM Active Cycles                                                                 cycle                     5726103.87
    SM [%]                                                                               %                           3.71
    SOL TEX                                                                              %                           3.49
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.14
    Executed Ipc Elapsed                                                        inst/cycle                           0.14
    Issued Ipc Active                                                           inst/cycle                           0.15
    Issue Slots Busy                                                                     %                           3.71
    SM Busy                                                                              %                           3.71
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         151.56
    Mem Busy                                                                             %                           4.11
    Max Bandwidth                                                                        %                          23.31
    L2 Hit Rate                                                                          %                          19.11
    Mem Pipes Busy                                                                       %                           3.70
    L1 Hit Rate                                                                          %                           8.13
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.84
    Eligible Warps Per Scheduler                                                      warp                           0.05
    No Eligible                                                                          %                          96.29
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.71
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 26.9 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.84 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.25
    Avg. Active Threads Per Warp                                                                                    21.36
    Warp Cycles Per Executed Instruction                                             cycle                         219.55
    Warp Cycles Per Issued Instruction                                                                             211.03
    Warp Cycles Per Issue Active                                                                                   211.03
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 200.3 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 94.9% of the total average of      
          211.0 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.4 threads being active per cycle. This is further reduced    
          to 19.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      204169.30
    Executed Instructions                                                             inst                       55534049
    Avg. Issued Instructions Per Scheduler                                            inst                      212408.96
    Issued Instructions                                                               inst                       57775237
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.23
    Achieved Occupancy                                                                   %                          97.59
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:20, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          23.41
    Elapsed Cycles                                                                   cycle                        4923248
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          23.41
    Duration                                                                       msecond                           3.62
    SOL L2                                                                               %                           4.06
    SM Active Cycles                                                                 cycle                     4824032.54
    SM [%]                                                                               %                           3.70
    SOL TEX                                                                              %                           3.51
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.14
    Executed Ipc Elapsed                                                        inst/cycle                           0.14
    Issued Ipc Active                                                           inst/cycle                           0.15
    Issue Slots Busy                                                                     %                           3.77
    SM Busy                                                                              %                           3.77
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         151.71
    Mem Busy                                                                             %                           4.06
    Max Bandwidth                                                                        %                          23.41
    L2 Hit Rate                                                                          %                          18.83
    Mem Pipes Busy                                                                       %                           3.70
    L1 Hit Rate                                                                          %                           8.10
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.81
    Eligible Warps Per Scheduler                                                      warp                           0.05
    No Eligible                                                                          %                          96.23
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.77
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 26.5 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.81 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.24
    Avg. Active Threads Per Warp                                                                                    21.34
    Warp Cycles Per Executed Instruction                                             cycle                         215.33
    Warp Cycles Per Issued Instruction                                                                             207.01
    Warp Cycles Per Issue Active                                                                                   207.01
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 196.8 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 95.1% of the total average of      
          207.0 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.3 threads being active per cycle. This is further reduced    
          to 19.2 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      174645.09
    Executed Instructions                                                             inst                       47503464
    Avg. Issued Instructions Per Scheduler                                            inst                      181665.05
    Issued Instructions                                                               inst                       49412894
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.18
    Achieved Occupancy                                                                   %                          97.44
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:22, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          23.51
    Elapsed Cycles                                                                   cycle                        3981274
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          23.51
    Duration                                                                       msecond                           2.93
    SOL L2                                                                               %                           4.09
    SM Active Cycles                                                                 cycle                     3913522.84
    SM [%]                                                                               %                           3.80
    SOL TEX                                                                              %                           3.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.15
    Executed Ipc Elapsed                                                        inst/cycle                           0.15
    Issued Ipc Active                                                           inst/cycle                           0.15
    Issue Slots Busy                                                                     %                           3.85
    SM Busy                                                                              %                           3.85
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         152.17
    Mem Busy                                                                             %                           4.09
    Max Bandwidth                                                                        %                          23.51
    L2 Hit Rate                                                                          %                          18.46
    Mem Pipes Busy                                                                       %                           3.80
    L1 Hit Rate                                                                          %                           8.12
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.80
    Eligible Warps Per Scheduler                                                      warp                           0.05
    No Eligible                                                                          %                          96.14
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.86
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 25.9 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.80 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.25
    Avg. Active Threads Per Warp                                                                                    21.36
    Warp Cycles Per Executed Instruction                                             cycle                         210.05
    Warp Cycles Per Issued Instruction                                                                             201.96
    Warp Cycles Per Issue Active                                                                                   201.96
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 192.3 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 95.2% of the total average of      
          202.0 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.4 threads being active per cycle. This is further reduced    
          to 19.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      144712.17
    Executed Instructions                                                             inst                       39361710
    Avg. Issued Instructions Per Scheduler                                            inst                      150504.91
    Issued Instructions                                                               inst                       40937335
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.15
    Achieved Occupancy                                                                   %                          97.33
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:24, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.70
    SOL FB                                                                               %                          23.38
    Elapsed Cycles                                                                   cycle                        3076905
    SM Frequency                                                             cycle/nsecond                           1.35
    Memory [%]                                                                           %                          23.38
    Duration                                                                       msecond                           2.27
    SOL L2                                                                               %                           4.07
    SM Active Cycles                                                                 cycle                     3037842.53
    SM [%]                                                                               %                           3.89
    SOL TEX                                                                              %                           3.57
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.15
    Executed Ipc Elapsed                                                        inst/cycle                           0.15
    Issued Ipc Active                                                           inst/cycle                           0.16
    Issue Slots Busy                                                                     %                           3.91
    SM Busy                                                                              %                           3.91
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         152.18
    Mem Busy                                                                             %                           4.07
    Max Bandwidth                                                                        %                          23.38
    L2 Hit Rate                                                                          %                          18.09
    Mem Pipes Busy                                                                       %                           3.89
    L1 Hit Rate                                                                          %                           8.13
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.82
    Eligible Warps Per Scheduler                                                      warp                           0.05
    No Eligible                                                                          %                          96.06
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           3.94
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 25.4 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.82 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.24
    Avg. Active Threads Per Warp                                                                                    21.34
    Warp Cycles Per Executed Instruction                                             cycle                         206.48
    Warp Cycles Per Issued Instruction                                                                             198.56
    Warp Cycles Per Issue Active                                                                                   198.56
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 188.3 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 94.8% of the total average of      
          198.6 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.3 threads being active per cycle. This is further reduced    
          to 19.2 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      114216.72
    Executed Instructions                                                             inst                       31066948
    Avg. Issued Instructions Per Scheduler                                            inst                      118771.80
    Issued Instructions                                                               inst                       32305930
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          31.05
    Achieved Occupancy                                                                   %                          97.02
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:25, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.70
    SOL FB                                                                               %                          23.48
    Elapsed Cycles                                                                   cycle                        2312758
    SM Frequency                                                             cycle/nsecond                           1.36
    Memory [%]                                                                           %                          23.48
    Duration                                                                       msecond                           1.69
    SOL L2                                                                               %                           4.10
    SM Active Cycles                                                                 cycle                     2273795.63
    SM [%]                                                                               %                           3.96
    SOL TEX                                                                              %                           3.60
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.15
    Executed Ipc Elapsed                                                        inst/cycle                           0.15
    Issued Ipc Active                                                           inst/cycle                           0.16
    Issue Slots Busy                                                                     %                           3.99
    SM Busy                                                                              %                           3.99
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         153.03
    Mem Busy                                                                             %                           4.10
    Max Bandwidth                                                                        %                          23.48
    L2 Hit Rate                                                                          %                          17.79
    Mem Pipes Busy                                                                       %                           3.96
    L1 Hit Rate                                                                          %                           8.09
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.79
    Eligible Warps Per Scheduler                                                      warp                           0.05
    No Eligible                                                                          %                          95.98
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           4.02
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 24.9 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.79 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.25
    Avg. Active Threads Per Warp                                                                                    21.34
    Warp Cycles Per Executed Instruction                                             cycle                         201.51
    Warp Cycles Per Issued Instruction                                                                             193.81
    Warp Cycles Per Issue Active                                                                                   193.81
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 184.0 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 94.9% of the total average of      
          193.8 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.3 threads being active per cycle. This is further reduced    
          to 19.2 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                       87177.94
    Executed Instructions                                                             inst                       23712400
    Avg. Issued Instructions Per Scheduler                                            inst                       90643.44
    Issued Instructions                                                               inst                       24655015
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          30.96
    Achieved Occupancy                                                                   %                          96.76
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:27, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          23.43
    Elapsed Cycles                                                                   cycle                        1681372
    SM Frequency                                                             cycle/nsecond                           1.35
    Memory [%]                                                                           %                          23.43
    Duration                                                                       msecond                           1.24
    SOL L2                                                                               %                           4.14
    SM Active Cycles                                                                 cycle                     1651107.35
    SM [%]                                                                               %                           4.05
    SOL TEX                                                                              %                           3.65
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.16
    Executed Ipc Elapsed                                                        inst/cycle                           0.15
    Issued Ipc Active                                                           inst/cycle                           0.16
    Issue Slots Busy                                                                     %                           4.06
    SM Busy                                                                              %                           4.06
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         152.21
    Mem Busy                                                                             %                           4.14
    Max Bandwidth                                                                        %                          23.43
    L2 Hit Rate                                                                          %                          17.59
    Mem Pipes Busy                                                                       %                           4.05
    L1 Hit Rate                                                                          %                           8.06
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.70
    Eligible Warps Per Scheduler                                                      warp                           0.05
    No Eligible                                                                          %                          95.93
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           4.07
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 24.5 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.70 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.26
    Avg. Active Threads Per Warp                                                                                    21.36
    Warp Cycles Per Executed Instruction                                             cycle                         196.60
    Warp Cycles Per Issued Instruction                                                                             189.10
    Warp Cycles Per Issue Active                                                                                   189.10
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 179.5 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 94.9% of the total average of      
          189.1 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.4 threads being active per cycle. This is further reduced    
          to 19.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                       64498.21
    Executed Instructions                                                             inst                       17543514
    Avg. Issued Instructions Per Scheduler                                            inst                       67056.38
    Issued Instructions                                                               inst                       18239335
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          30.81
    Achieved Occupancy                                                                   %                          96.29
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:28, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          23.47
    Elapsed Cycles                                                                   cycle                        1184226
    SM Frequency                                                             cycle/nsecond                           1.34
    Memory [%]                                                                           %                          23.47
    Duration                                                                       usecond                         878.66
    SOL L2                                                                               %                           4.17
    SM Active Cycles                                                                 cycle                     1156389.69
    SM [%]                                                                               %                           4.17
    SOL TEX                                                                              %                           3.73
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.16
    Executed Ipc Elapsed                                                        inst/cycle                           0.16
    Issued Ipc Active                                                           inst/cycle                           0.17
    Issue Slots Busy                                                                     %                           4.18
    SM Busy                                                                              %                           4.18
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         152.19
    Mem Busy                                                                             %                           4.17
    Max Bandwidth                                                                        %                          23.47
    L2 Hit Rate                                                                          %                          17.41
    Mem Pipes Busy                                                                       %                           4.17
    L1 Hit Rate                                                                          %                           8.18
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.66
    Eligible Warps Per Scheduler                                                      warp                           0.05
    No Eligible                                                                          %                          95.85
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           4.15
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 24.1 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.66 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.28
    Avg. Active Threads Per Warp                                                                                    21.37
    Warp Cycles Per Executed Instruction                                             cycle                         191.76
    Warp Cycles Per Issued Instruction                                                                             184.46
    Warp Cycles Per Issue Active                                                                                   184.46
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 173.1 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 93.8% of the total average of      
          184.5 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.4 threads being active per cycle. This is further reduced    
          to 19.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                       46531.58
    Executed Instructions                                                             inst                       12656590
    Avg. Issued Instructions Per Scheduler                                            inst                       48371.93
    Issued Instructions                                                               inst                       13157164
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          30.66
    Achieved Occupancy                                                                   %                          95.82
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:30, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          23.55
    Elapsed Cycles                                                                   cycle                         812971
    SM Frequency                                                             cycle/nsecond                           1.35
    Memory [%]                                                                           %                          23.55
    Duration                                                                       usecond                         599.10
    SOL L2                                                                               %                           4.12
    SM Active Cycles                                                                 cycle                      789304.85
    SM [%]                                                                               %                           4.27
    SOL TEX                                                                              %                           3.79
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.16
    Executed Ipc Elapsed                                                        inst/cycle                           0.16
    Issued Ipc Active                                                           inst/cycle                           0.17
    Issue Slots Busy                                                                     %                           4.28
    SM Busy                                                                              %                           4.28
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         152.83
    Mem Busy                                                                             %                           4.12
    Max Bandwidth                                                                        %                          23.55
    L2 Hit Rate                                                                          %                          17.17
    Mem Pipes Busy                                                                       %                           4.27
    L1 Hit Rate                                                                          %                           8.32
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.55
    Eligible Warps Per Scheduler                                                      warp                           0.05
    No Eligible                                                                          %                          95.70
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           4.30
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 23.2 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.55 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.33
    Avg. Active Threads Per Warp                                                                                    21.41
    Warp Cycles Per Executed Instruction                                             cycle                         182.35
    Warp Cycles Per Issued Instruction                                                                             175.43
    Warp Cycles Per Issue Active                                                                                   175.43
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 167.4 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 95.4% of the total average of      
          175.4 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.4 threads being active per cycle. This is further reduced    
          to 19.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                       32537.14
    Executed Instructions                                                             inst                        8850102
    Avg. Issued Instructions Per Scheduler                                            inst                       33820.03
    Issued Instructions                                                               inst                        9199049
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          30.44
    Achieved Occupancy                                                                   %                          95.13
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:31, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.69
    SOL FB                                                                               %                          23.74
    Elapsed Cycles                                                                   cycle                         521511
    SM Frequency                                                             cycle/nsecond                           1.34
    Memory [%]                                                                           %                          23.74
    Duration                                                                       usecond                         388.22
    SOL L2                                                                               %                           4.32
    SM Active Cycles                                                                 cycle                      509039.01
    SM [%]                                                                               %                           4.51
    SOL TEX                                                                              %                           3.90
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.17
    Executed Ipc Elapsed                                                        inst/cycle                           0.17
    Issued Ipc Active                                                           inst/cycle                           0.18
    Issue Slots Busy                                                                     %                           4.45
    SM Busy                                                                              %                           4.45
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         154.06
    Mem Busy                                                                             %                           4.32
    Max Bandwidth                                                                        %                          23.74
    L2 Hit Rate                                                                          %                          17.05
    Mem Pipes Busy                                                                       %                           4.51
    L1 Hit Rate                                                                          %                           8.71
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.63
    Eligible Warps Per Scheduler                                                      warp                           0.05
    No Eligible                                                                          %                          95.56
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.04
    One or More Eligible                                                                 %                           4.44
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 22.5 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.63 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.39
    Avg. Active Threads Per Warp                                                                                    21.46
    Warp Cycles Per Executed Instruction                                             cycle                         178.50
    Warp Cycles Per Issued Instruction                                                                             171.75
    Warp Cycles Per Issue Active                                                                                   171.75
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 160.5 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 93.4% of the total average of      
          171.8 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.5 threads being active per cycle. This is further reduced    
          to 19.4 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                       21799.00
    Executed Instructions                                                             inst                        5929329
    Avg. Issued Instructions Per Scheduler                                            inst                       22655.36
    Issued Instructions                                                               inst                        6162258
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          30.39
    Achieved Occupancy                                                                   %                          94.98
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:33, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.68
    SOL FB                                                                               %                          23.41
    Elapsed Cycles                                                                   cycle                         337156
    SM Frequency                                                             cycle/nsecond                           1.34
    Memory [%]                                                                           %                          23.41
    Duration                                                                       usecond                         250.78
    SOL L2                                                                               %                           4.43
    SM Active Cycles                                                                 cycle                      318268.82
    SM [%]                                                                               %                           4.61
    SOL TEX                                                                              %                           4.02
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.18
    Executed Ipc Elapsed                                                        inst/cycle                           0.17
    Issued Ipc Active                                                           inst/cycle                           0.19
    Issue Slots Busy                                                                     %                           4.63
    SM Busy                                                                              %                           4.63
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         150.97
    Mem Busy                                                                             %                           4.43
    Max Bandwidth                                                                        %                          23.41
    L2 Hit Rate                                                                          %                          17.38
    Mem Pipes Busy                                                                       %                           4.61
    L1 Hit Rate                                                                          %                           9.16
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.52
    Eligible Warps Per Scheduler                                                      warp                           0.06
    No Eligible                                                                          %                          95.31
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.05
    One or More Eligible                                                                 %                           4.69
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 21.3 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.52 active warps per scheduler, but only an average of 0.06 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.50
    Avg. Active Threads Per Warp                                                                                    21.56
    Warp Cycles Per Executed Instruction                                             cycle                         166.70
    Warp Cycles Per Issued Instruction                                                                             160.45
    Warp Cycles Per Issue Active                                                                                   160.45
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 150.9 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 94.0% of the total average of      
          160.5 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.6 threads being active per cycle. This is further reduced    
          to 19.5 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                       14187.20
    Executed Instructions                                                             inst                        3858918
    Avg. Issued Instructions Per Scheduler                                            inst                       14739.91
    Issued Instructions                                                               inst                        4009256
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          29.86
    Achieved Occupancy                                                                   %                          93.33
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:34, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.68
    SOL FB                                                                               %                          24.46
    Elapsed Cycles                                                                   cycle                         204712
    SM Frequency                                                             cycle/nsecond                           1.35
    Memory [%]                                                                           %                          24.46
    Duration                                                                       usecond                         151.71
    SOL L2                                                                               %                           4.74
    SM Active Cycles                                                                 cycle                      197418.57
    SM [%]                                                                               %                           5.02
    SOL TEX                                                                              %                           4.18
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.19
    Executed Ipc Elapsed                                                        inst/cycle                           0.18
    Issued Ipc Active                                                           inst/cycle                           0.19
    Issue Slots Busy                                                                     %                           4.82
    SM Busy                                                                              %                           4.82
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         158.19
    Mem Busy                                                                             %                           4.74
    Max Bandwidth                                                                        %                          24.46
    L2 Hit Rate                                                                          %                          17.60
    Mem Pipes Busy                                                                       %                           5.02
    L1 Hit Rate                                                                          %                           9.96
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           7.21
    Eligible Warps Per Scheduler                                                      warp                           0.06
    No Eligible                                                                          %                          95.05
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.05
    One or More Eligible                                                                 %                           4.95
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 20.2 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.21 active warps per scheduler, but only an average of 0.06 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        19.71
    Avg. Active Threads Per Warp                                                                                    21.75
    Warp Cycles Per Executed Instruction                                             cycle                         151.22
    Warp Cycles Per Issued Instruction                                                                             145.55
    Warp Cycles Per Issue Active                                                                                   145.55
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 137.2 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 94.3% of the total average of      
          145.5 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 21.8 threads being active per cycle. This is further reduced    
          to 19.7 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        9152.84
    Executed Instructions                                                             inst                        2489572
    Avg. Issued Instructions Per Scheduler                                            inst                        9509.68
    Issued Instructions                                                               inst                        2586634
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          28.43
    Achieved Occupancy                                                                   %                          88.84
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:36, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.71
    SOL FB                                                                               %                          23.79
    Elapsed Cycles                                                                   cycle                         136227
    SM Frequency                                                             cycle/nsecond                           1.34
    Memory [%]                                                                           %                          23.79
    Duration                                                                       usecond                         101.57
    SOL L2                                                                               %                           4.95
    SM Active Cycles                                                                 cycle                      123199.26
    SM [%]                                                                               %                           5.27
    SOL TEX                                                                              %                           4.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.20
    Executed Ipc Elapsed                                                        inst/cycle                           0.18
    Issued Ipc Active                                                           inst/cycle                           0.21
    Issue Slots Busy                                                                     %                           5.21
    SM Busy                                                                              %                           5.21
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         155.79
    Mem Busy                                                                             %                           4.95
    Max Bandwidth                                                                        %                          23.79
    L2 Hit Rate                                                                          %                          18.14
    Mem Pipes Busy                                                                       %                           5.27
    L1 Hit Rate                                                                          %                          10.73
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           6.82
    Eligible Warps Per Scheduler                                                      warp                           0.06
    No Eligible                                                                          %                          94.71
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.05
    One or More Eligible                                                                 %                           5.29
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 18.9 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.82 active warps per scheduler, but only an average of 0.06 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        20.10
    Avg. Active Threads Per Warp                                                                                    22.12
    Warp Cycles Per Executed Instruction                                             cycle                         134.02
    Warp Cycles Per Issued Instruction                                                                             129.00
    Warp Cycles Per Issue Active                                                                                   129.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 120.8 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 93.6% of the total average of      
          129.0 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 22.1 threads being active per cycle. This is further reduced    
          to 20.1 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        6176.37
    Executed Instructions                                                             inst                        1679973
    Avg. Issued Instructions Per Scheduler                                            inst                        6416.59
    Issued Instructions                                                               inst                        1745312
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          27.37
    Achieved Occupancy                                                                   %                          85.54
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:37, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.61
    SOL FB                                                                               %                          24.83
    Elapsed Cycles                                                                   cycle                          94646
    SM Frequency                                                             cycle/nsecond                           1.31
    Memory [%]                                                                           %                          24.83
    Duration                                                                       usecond                          71.97
    SOL L2                                                                               %                           5.41
    SM Active Cycles                                                                 cycle                       81740.25
    SM [%]                                                                               %                           5.66
    SOL TEX                                                                              %                           4.90
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.22
    Executed Ipc Elapsed                                                        inst/cycle                           0.19
    Issued Ipc Active                                                           inst/cycle                           0.22
    Issue Slots Busy                                                                     %                           5.62
    SM Busy                                                                              %                           5.62
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         153.56
    Mem Busy                                                                             %                           5.41
    Max Bandwidth                                                                        %                          24.83
    L2 Hit Rate                                                                          %                          18.41
    Mem Pipes Busy                                                                       %                           5.66
    L1 Hit Rate                                                                          %                          11.93
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           6.65
    Eligible Warps Per Scheduler                                                      warp                           0.07
    No Eligible                                                                          %                          94.13
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.06
    One or More Eligible                                                                 %                           5.87
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 17.0 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.65 active warps per scheduler, but only an average of 0.07 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        20.67
    Avg. Active Threads Per Warp                                                                                    22.68
    Warp Cycles Per Executed Instruction                                             cycle                         117.80
    Warp Cycles Per Issued Instruction                                                                             113.34
    Warp Cycles Per Issue Active                                                                                   113.34
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 102.6 cycles being stalled waiting for a scoreboard dependency on  
          a L1TEX (local, global, surface, texture) operation. This represents about 90.5% of the total average of      
          113.3 cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses  
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 22.7 threads being active per cycle. This is further reduced    
          to 20.7 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        4417.54
    Executed Instructions                                                             inst                        1201571
    Avg. Issued Instructions Per Scheduler                                            inst                        4591.31
    Issued Instructions                                                               inst                        1248836
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          25.47
    Achieved Occupancy                                                                   %                          79.61
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:39, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.58
    SOL FB                                                                               %                          25.94
    Elapsed Cycles                                                                   cycle                          68519
    SM Frequency                                                             cycle/nsecond                           1.28
    Memory [%]                                                                           %                          25.94
    Duration                                                                       usecond                          53.34
    SOL L2                                                                               %                           5.88
    SM Active Cycles                                                                 cycle                       56141.50
    SM [%]                                                                               %                           6.24
    SOL TEX                                                                              %                           5.51
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.24
    Executed Ipc Elapsed                                                        inst/cycle                           0.20
    Issued Ipc Active                                                           inst/cycle                           0.25
    Issue Slots Busy                                                                     %                           6.26
    SM Busy                                                                              %                           6.26
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         157.12
    Mem Busy                                                                             %                           5.88
    Max Bandwidth                                                                        %                          25.94
    L2 Hit Rate                                                                          %                          18.51
    Mem Pipes Busy                                                                       %                           6.24
    L1 Hit Rate                                                                          %                          13.49
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           6.22
    Eligible Warps Per Scheduler                                                      warp                           0.08
    No Eligible                                                                          %                          93.72
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.06
    One or More Eligible                                                                 %                           6.28
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 15.9 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.22 active warps per scheduler, but only an average of 0.08 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        21.28
    Avg. Active Threads Per Warp                                                                                    23.29
    Warp Cycles Per Executed Instruction                                             cycle                         102.96
    Warp Cycles Per Issued Instruction                                                                              99.04
    Warp Cycles Per Issue Active                                                                                    99.04
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 83.5 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 84.3% of the total average of 99.0   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 23.3 threads being active per cycle. This is further reduced    
          to 21.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        3379.80
    Executed Instructions                                                             inst                         919305
    Avg. Issued Instructions Per Scheduler                                            inst                        3513.85
    Issued Instructions                                                               inst                         955766
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          23.65
    Achieved Occupancy                                                                   %                          73.90
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:40, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.63
    SOL FB                                                                               %                          25.96
    Elapsed Cycles                                                                   cycle                          53820
    SM Frequency                                                             cycle/nsecond                           1.27
    Memory [%]                                                                           %                          25.96
    Duration                                                                       usecond                          42.27
    SOL L2                                                                               %                           6.22
    SM Active Cycles                                                                 cycle                       43838.31
    SM [%]                                                                               %                           6.90
    SOL TEX                                                                              %                           5.97
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.26
    Executed Ipc Elapsed                                                        inst/cycle                           0.21
    Issued Ipc Active                                                           inst/cycle                           0.27
    Issue Slots Busy                                                                     %                           6.70
    SM Busy                                                                              %                           6.70
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         162.96
    Mem Busy                                                                             %                           6.22
    Max Bandwidth                                                                        %                          25.96
    L2 Hit Rate                                                                          %                          18.65
    Mem Pipes Busy                                                                       %                           6.90
    L1 Hit Rate                                                                          %                          14.45
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           5.57
    Eligible Warps Per Scheduler                                                      warp                           0.09
    No Eligible                                                                          %                          92.97
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.07
    One or More Eligible                                                                 %                           7.03
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 14.2 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.57 active warps per scheduler, but only an average of 0.09 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        21.95
    Avg. Active Threads Per Warp                                                                                    23.92
    Warp Cycles Per Executed Instruction                                             cycle                          82.43
    Warp Cycles Per Issued Instruction                                                                              79.25
    Warp Cycles Per Issue Active                                                                                    79.25
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 68.8 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 86.8% of the total average of 79.3   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 23.9 threads being active per cycle. This is further reduced    
          to 21.9 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        2823.00
    Executed Instructions                                                             inst                         767855
    Avg. Issued Instructions Per Scheduler                                            inst                        2936.01
    Issued Instructions                                                               inst                         798596
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          21.50
    Achieved Occupancy                                                                   %                          67.19
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:41, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.57
    SOL FB                                                                               %                          26.23
    Elapsed Cycles                                                                   cycle                          45826
    SM Frequency                                                             cycle/nsecond                           1.25
    Memory [%]                                                                           %                          26.23
    Duration                                                                       usecond                          36.45
    SOL L2                                                                               %                           6.60
    SM Active Cycles                                                                 cycle                       33078.91
    SM [%]                                                                               %                           7.12
    SOL TEX                                                                              %                           6.75
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.29
    Executed Ipc Elapsed                                                        inst/cycle                           0.21
    Issued Ipc Active                                                           inst/cycle                           0.30
    Issue Slots Busy                                                                     %                           7.46
    SM Busy                                                                              %                           7.46
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         157.76
    Mem Busy                                                                             %                           6.60
    Max Bandwidth                                                                        %                          26.23
    L2 Hit Rate                                                                          %                          18.68
    Mem Pipes Busy                                                                       %                           7.12
    L1 Hit Rate                                                                          %                          15.48
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           5.52
    Eligible Warps Per Scheduler                                                      warp                           0.10
    No Eligible                                                                          %                          92.24
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.08
    One or More Eligible                                                                 %                           7.76
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 12.9 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.52 active warps per scheduler, but only an average of 0.10 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        22.74
    Avg. Active Threads Per Warp                                                                                    24.63
    Warp Cycles Per Executed Instruction                                             cycle                          74.09
    Warp Cycles Per Issued Instruction                                                                              71.16
    Warp Cycles Per Issue Active                                                                                    71.16
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 58.5 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 82.2% of the total average of 71.2   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 24.6 threads being active per cycle. This is further reduced    
          to 22.7 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        2369.01
    Executed Instructions                                                             inst                         644370
    Avg. Issued Instructions Per Scheduler                                            inst                        2466.59
    Issued Instructions                                                               inst                         670913
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          21.23
    Achieved Occupancy                                                                   %                          66.35
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:43, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.56
    SOL FB                                                                               %                          26.60
    Elapsed Cycles                                                                   cycle                          36470
    SM Frequency                                                             cycle/nsecond                           1.18
    Memory [%]                                                                           %                          26.60
    Duration                                                                       usecond                          30.56
    SOL L2                                                                               %                           7.48
    SM Active Cycles                                                                 cycle                       26771.40
    SM [%]                                                                               %                           8.21
    SOL TEX                                                                              %                           7.44
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.31
    Executed Ipc Elapsed                                                        inst/cycle                           0.23
    Issued Ipc Active                                                           inst/cycle                           0.33
    Issue Slots Busy                                                                     %                           8.14
    SM Busy                                                                              %                           8.14
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         159.21
    Mem Busy                                                                             %                           7.48
    Max Bandwidth                                                                        %                          26.60
    L2 Hit Rate                                                                          %                          19.17
    Mem Pipes Busy                                                                       %                           8.21
    L1 Hit Rate                                                                          %                          16.66
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           6.15
    Eligible Warps Per Scheduler                                                      warp                           0.10
    No Eligible                                                                          %                          91.62
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.08
    One or More Eligible                                                                 %                           8.38
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 11.9 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.15 active warps per scheduler, but only an average of 0.10 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        23.32
    Avg. Active Threads Per Warp                                                                                    25.15
    Warp Cycles Per Executed Instruction                                             cycle                          76.42
    Warp Cycles Per Issued Instruction                                                                              73.33
    Warp Cycles Per Issue Active                                                                                    73.33
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 55.7 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 75.9% of the total average of 73.3   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can signifcantly lower the number of active threads in a warp   
          per cycle. This kernel achieves an average of 25.1 threads being active per cycle. This is further reduced    
          to 23.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          assure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitely calling __syncwarp().                                         

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        2092.18
    Executed Instructions                                                             inst                         569072
    Avg. Issued Instructions Per Scheduler                                            inst                        2180.12
    Issued Instructions                                                               inst                         592992
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          22.47
    Achieved Occupancy                                                                   %                          70.23
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:44, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.55
    SOL FB                                                                               %                          24.23
    Elapsed Cycles                                                                   cycle                          31141
    SM Frequency                                                             cycle/nsecond                           1.16
    Memory [%]                                                                           %                          24.23
    Duration                                                                       usecond                          26.62
    SOL L2                                                                               %                           7.68
    SM Active Cycles                                                                 cycle                       21952.24
    SM [%]                                                                               %                           8.71
    SOL TEX                                                                              %                           7.83
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.33
    Executed Ipc Elapsed                                                        inst/cycle                           0.23
    Issued Ipc Active                                                           inst/cycle                           0.34
    Issue Slots Busy                                                                     %                           8.62
    SM Busy                                                                              %                           8.62
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         144.36
    Mem Busy                                                                             %                           7.68
    Max Bandwidth                                                                        %                          24.23
    L2 Hit Rate                                                                          %                          20.14
    Mem Pipes Busy                                                                       %                           8.71
    L1 Hit Rate                                                                          %                          18.88
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           5.84
    Eligible Warps Per Scheduler                                                      warp                           0.12
    No Eligible                                                                          %                          90.76
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.09
    One or More Eligible                                                                 %                           9.24
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 10.8 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.84 active warps per scheduler, but only an average of 0.12 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        24.21
    Avg. Active Threads Per Warp                                                                                    25.96
    Warp Cycles Per Executed Instruction                                             cycle                          65.82
    Warp Cycles Per Issued Instruction                                                                              63.18
    Warp Cycles Per Issue Active                                                                                    63.18
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 48.3 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 76.5% of the total average of 63.2   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        1815.69
    Executed Instructions                                                             inst                         493869
    Avg. Issued Instructions Per Scheduler                                            inst                        1891.67
    Issued Instructions                                                               inst                         514533
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          20.82
    Achieved Occupancy                                                                   %                          65.07
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:45, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.45
    SOL FB                                                                               %                          20.12
    Elapsed Cycles                                                                   cycle                          29098
    SM Frequency                                                             cycle/nsecond                           1.17
    Memory [%]                                                                           %                          20.12
    Duration                                                                       usecond                          24.67
    SOL L2                                                                               %                           5.08
    SM Active Cycles                                                                 cycle                       17619.44
    SM [%]                                                                               %                           8.46
    SOL TEX                                                                              %                           8.36
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.35
    Executed Ipc Elapsed                                                        inst/cycle                           0.22
    Issued Ipc Active                                                           inst/cycle                           0.37
    Issue Slots Busy                                                                     %                           9.22
    SM Busy                                                                              %                           9.22
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                         112.05
    Mem Busy                                                                             %                           5.08
    Max Bandwidth                                                                        %                          20.12
    L2 Hit Rate                                                                          %                          22.17
    Mem Pipes Busy                                                                       %                           8.46
    L1 Hit Rate                                                                          %                          22.37
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           4.34
    Eligible Warps Per Scheduler                                                      warp                           0.13
    No Eligible                                                                          %                          89.35
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.11
    One or More Eligible                                                                 %                          10.65
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 9.4 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.34 active warps per scheduler, but only an average of 0.13 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        25.32
    Avg. Active Threads Per Warp                                                                                    26.98
    Warp Cycles Per Executed Instruction                                             cycle                          42.45
    Warp Cycles Per Issued Instruction                                                                              40.81
    Warp Cycles Per Issue Active                                                                                    40.81
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 30.9 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 75.7% of the total average of 40.8   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        1561.59
    Executed Instructions                                                             inst                         424752
    Avg. Issued Instructions Per Scheduler                                            inst                        1624.43
    Issued Instructions                                                               inst                         441846
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          15.55
    Achieved Occupancy                                                                   %                          48.59
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:47, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.49
    SOL FB                                                                               %                          16.82
    Elapsed Cycles                                                                   cycle                          20686
    SM Frequency                                                             cycle/nsecond                           1.19
    Memory [%]                                                                           %                          16.82
    Duration                                                                       usecond                          17.31
    SOL L2                                                                               %                           2.67
    SM Active Cycles                                                                 cycle                       12153.56
    SM [%]                                                                               %                          10.75
    SOL TEX                                                                              %                          10.37
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.43
    Executed Ipc Elapsed                                                        inst/cycle                           0.26
    Issued Ipc Active                                                           inst/cycle                           0.45
    Issue Slots Busy                                                                     %                          11.28
    SM Busy                                                                              %                          11.28
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          96.49
    Mem Busy                                                                             %                           6.12
    Max Bandwidth                                                                        %                          16.82
    L2 Hit Rate                                                                          %                          26.28
    Mem Pipes Busy                                                                       %                          10.75
    L1 Hit Rate                                                                          %                          28.10
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           3.59
    Eligible Warps Per Scheduler                                                      warp                           0.17
    No Eligible                                                                          %                          87.02
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.13
    One or More Eligible                                                                 %                          12.98
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 7.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          3.59 active warps per scheduler, but only an average of 0.17 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        26.70
    Avg. Active Threads Per Warp                                                                                    28.23
    Warp Cycles Per Executed Instruction                                             cycle                          28.74
    Warp Cycles Per Issued Instruction                                                                              27.69
    Warp Cycles Per Issue Active                                                                                    27.69
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 16.0 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 57.7% of the total average of 27.7   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        1321.26
    Executed Instructions                                                             inst                         359383
    Avg. Issued Instructions Per Scheduler                                            inst                        1371.36
    Issued Instructions                                                               inst                         373009
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          12.78
    Achieved Occupancy                                                                   %                          39.93
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:48, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.47
    SOL FB                                                                               %                          12.08
    Elapsed Cycles                                                                   cycle                          15001
    SM Frequency                                                             cycle/nsecond                           1.17
    Memory [%]                                                                           %                          12.08
    Duration                                                                       usecond                          12.80
    SOL L2                                                                               %                           2.15
    SM Active Cycles                                                                 cycle                        8907.74
    SM [%]                                                                               %                          13.75
    SOL TEX                                                                              %                          12.48
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.52
    Executed Ipc Elapsed                                                        inst/cycle                           0.31
    Issued Ipc Active                                                           inst/cycle                           0.54
    Issue Slots Busy                                                                     %                          13.49
    SM Busy                                                                              %                          13.49
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          67.96
    Mem Busy                                                                             %                           7.44
    Max Bandwidth                                                                        %                          12.08
    L2 Hit Rate                                                                          %                          34.39
    Mem Pipes Busy                                                                       %                          13.75
    L1 Hit Rate                                                                          %                          37.25
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           3.39
    Eligible Warps Per Scheduler                                                      warp                           0.21
    No Eligible                                                                          %                          84.48
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.16
    One or More Eligible                                                                 %                          15.52
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 6.4 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          3.39 active warps per scheduler, but only an average of 0.21 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        27.93
    Avg. Active Threads Per Warp                                                                                    29.34
    Warp Cycles Per Executed Instruction                                             cycle                          22.62
    Warp Cycles Per Issued Instruction                                                                              21.85
    Warp Cycles Per Issue Active                                                                                    21.85
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 8.9 cycles being stalled waiting for a scoreboard dependency on a  
          L1TEX (local, global, surface, texture) operation. This represents about 40.6% of the total average of 21.8   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        1160.55
    Executed Instructions                                                             inst                         315669
    Avg. Issued Instructions Per Scheduler                                            inst                        1201.78
    Issued Instructions                                                               inst                         326885
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          11.82
    Achieved Occupancy                                                                   %                          36.93
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:50, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.35
    SOL FB                                                                               %                           6.65
    Elapsed Cycles                                                                   cycle                          11378
    SM Frequency                                                             cycle/nsecond                           1.09
    Memory [%]                                                                           %                           8.76
    Duration                                                                       usecond                          10.37
    SOL L2                                                                               %                           1.73
    SM Active Cycles                                                                 cycle                        6340.21
    SM [%]                                                                               %                          16.87
    SOL TEX                                                                              %                          15.66
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.64
    Executed Ipc Elapsed                                                        inst/cycle                           0.36
    Issued Ipc Active                                                           inst/cycle                           0.66
    Issue Slots Busy                                                                     %                          16.52
    SM Busy                                                                              %                          16.52
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          34.38
    Mem Busy                                                                             %                           8.76
    Max Bandwidth                                                                        %                           7.75
    L2 Hit Rate                                                                          %                          48.15
    Mem Pipes Busy                                                                       %                          16.87
    L1 Hit Rate                                                                          %                          53.54
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           3.54
    Eligible Warps Per Scheduler                                                      warp                           0.27
    No Eligible                                                                          %                          80.40
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.20
    One or More Eligible                                                                 %                          19.60
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 5.1 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          3.54 active warps per scheduler, but only an average of 0.27 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        29.47
    Avg. Active Threads Per Warp                                                                                    30.76
    Warp Cycles Per Executed Instruction                                             cycle                          18.65
    Warp Cycles Per Issued Instruction                                                                              18.08
    Warp Cycles Per Issue Active                                                                                    18.08
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        1015.45
    Executed Instructions                                                             inst                         276202
    Avg. Issued Instructions Per Scheduler                                            inst                        1047.62
    Issued Instructions                                                               inst                         284952
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          12.13
    Achieved Occupancy                                                                   %                          37.90
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:51, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.26
    SOL FB                                                                               %                           2.26
    Elapsed Cycles                                                                   cycle                           9923
    SM Frequency                                                             cycle/nsecond                           1.03
    Memory [%]                                                                           %                           9.39
    Duration                                                                       usecond                           9.63
    SOL L2                                                                               %                           1.15
    SM Active Cycles                                                                 cycle                        4393.84
    SM [%]                                                                               %                          18.54
    SOL TEX                                                                              %                          21.12
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.85
    Executed Ipc Elapsed                                                        inst/cycle                           0.38
    Issued Ipc Active                                                           inst/cycle                           0.88
    Issue Slots Busy                                                                     %                          21.96
    SM Busy                                                                              %                          21.96
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          10.97
    Mem Busy                                                                             %                           9.39
    Max Bandwidth                                                                        %                           8.58
    L2 Hit Rate                                                                          %                          66.27
    Mem Pipes Busy                                                                       %                          18.54
    L1 Hit Rate                                                                          %                          76.25
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           4.22
    Eligible Warps Per Scheduler                                                      warp                           0.36
    No Eligible                                                                          %                          75.81
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.24
    One or More Eligible                                                                 %                          24.19
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 4.1 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.22 active warps per scheduler, but only an average of 0.36 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        30.34
    Avg. Active Threads Per Warp                                                                                    31.53
    Warp Cycles Per Executed Instruction                                             cycle                          17.99
    Warp Cycles Per Issued Instruction                                                                              17.47
    Warp Cycles Per Issue Active                                                                                    17.47
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                         936.71
    Executed Instructions                                                             inst                         254786
    Avg. Issued Instructions Per Scheduler                                            inst                         964.96
    Issued Instructions                                                               inst                         262468
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          15.61
    Achieved Occupancy                                                                   %                          48.78
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:52, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.21
    SOL FB                                                                               %                           0.90
    Elapsed Cycles                                                                   cycle                           9683
    SM Frequency                                                             cycle/usecond                         957.47
    Memory [%]                                                                           %                           9.39
    Duration                                                                       usecond                          10.08
    SOL L2                                                                               %                           0.85
    SM Active Cycles                                                                 cycle                        3824.37
    SM [%]                                                                               %                          18.71
    SOL TEX                                                                              %                          23.70
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.95
    Executed Ipc Elapsed                                                        inst/cycle                           0.38
    Issued Ipc Active                                                           inst/cycle                           0.98
    Issue Slots Busy                                                                     %                          24.45
    SM Busy                                                                              %                          24.45
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           4.17
    Mem Busy                                                                             %                           9.39
    Max Bandwidth                                                                        %                           8.68
    L2 Hit Rate                                                                          %                          77.04
    Mem Pipes Busy                                                                       %                          18.71
    L1 Hit Rate                                                                          %                          89.50
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           4.36
    Eligible Warps Per Scheduler                                                      warp                           0.39
    No Eligible                                                                          %                          74.12
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.26
    One or More Eligible                                                                 %                          25.88
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 3.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.36 active warps per scheduler, but only an average of 0.39 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        30.70
    Avg. Active Threads Per Warp                                                                                    31.85
    Warp Cycles Per Executed Instruction                                             cycle                          17.32
    Warp Cycles Per Issued Instruction                                                                              16.85
    Warp Cycles Per Issue Active                                                                                    16.85
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                         909.51
    Executed Instructions                                                             inst                         247387
    Avg. Issued Instructions Per Scheduler                                            inst                         935.17
    Issued Instructions                                                               inst                         254365
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          17.02
    Achieved Occupancy                                                                   %                          53.18
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:53, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.18
    SOL FB                                                                               %                           0.42
    Elapsed Cycles                                                                   cycle                           8027
    SM Frequency                                                             cycle/usecond                         939.63
    Memory [%]                                                                           %                          11.23
    Duration                                                                       usecond                           8.51
    SOL L2                                                                               %                           0.82
    SM Active Cycles                                                                 cycle                        3648.16
    SM [%]                                                                               %                          22.44
    SOL TEX                                                                              %                          24.61
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0.99
    Executed Ipc Elapsed                                                        inst/cycle                           0.45
    Issued Ipc Active                                                           inst/cycle                           1.01
    Issue Slots Busy                                                                     %                          25.33
    SM Busy                                                                              %                          25.33
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           1.90
    Mem Busy                                                                             %                          11.23
    Max Bandwidth                                                                        %                          10.42
    L2 Hit Rate                                                                          %                          84.24
    Mem Pipes Busy                                                                       %                          22.44
    L1 Hit Rate                                                                          %                          96.91
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           4.50
    Eligible Warps Per Scheduler                                                      warp                           0.41
    No Eligible                                                                          %                          73.27
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.27
    One or More Eligible                                                                 %                          26.73
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 3.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.50 active warps per scheduler, but only an average of 0.41 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        30.84
    Avg. Active Threads Per Warp                                                                                    31.97
    Warp Cycles Per Executed Instruction                                             cycle                          17.32
    Warp Cycles Per Issued Instruction                                                                              16.84
    Warp Cycles Per Issue Active                                                                                    16.84
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                         898.61
    Executed Instructions                                                             inst                         244421
    Avg. Issued Instructions Per Scheduler                                            inst                         923.91
    Issued Instructions                                                               inst                         251304
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          17.62
    Achieved Occupancy                                                                   %                          55.05
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

  GNRSearchUp, 2019-Nov-13 12:08:55, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Frequency                                                         cycle/nsecond                           1.16
    SOL FB                                                                               %                           0.42
    Elapsed Cycles                                                                   cycle                           6847
    SM Frequency                                                             cycle/usecond                         930.52
    Memory [%]                                                                           %                          13.15
    Duration                                                                       usecond                           7.33
    SOL L2                                                                               %                           0.92
    SM Active Cycles                                                                 cycle                        3560.37
    SM [%]                                                                               %                          26.29
    SOL TEX                                                                              %                          25.17
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at `Scheduler Statistics` and `Warp State Statistics` for potential reasons.             

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           1.01
    Executed Ipc Elapsed                                                        inst/cycle                           0.53
    Issued Ipc Active                                                           inst/cycle                           1.04
    Issue Slots Busy                                                                     %                          25.88
    SM Busy                                                                              %                          25.88
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           1.88
    Mem Busy                                                                             %                          13.15
    Max Bandwidth                                                                        %                          12.21
    L2 Hit Rate                                                                          %                          85.59
    Mem Pipes Busy                                                                       %                          26.29
    L1 Hit Rate                                                                          %                          98.23
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Active Warps Per Scheduler                                                        warp                           4.67
    Eligible Warps Per Scheduler                                                      warp                           0.42
    No Eligible                                                                          %                          72.69
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    Issued Warp Per Scheduler                                                                                        0.27
    One or More Eligible                                                                 %                          27.31
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 3.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.67 active warps per scheduler, but only an average of 0.42 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Not Predicated Off Threads Per Warp                                                                        30.87
    Avg. Active Threads Per Warp                                                                                    32.00
    Warp Cycles Per Executed Instruction                                             cycle                          17.59
    Warp Cycles Per Issued Instruction                                                                              17.11
    Warp Cycles Per Issue Active                                                                                    17.11
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                         896.40
    Executed Instructions                                                             inst                         243820
    Avg. Issued Instructions Per Scheduler                                            inst                         921.25
    Issued Instructions                                                               inst                         250581
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         64
    Grid Size                                                                                                        2176
    Registers Per Thread                                                   register/thread                             34
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Dynamic Shared Memory Per Block                                            Kbyte/block                           3.07
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         139264
    Waves Per SM                                                                                                        2
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             24
    Block Limit Shared Mem                                                           block                             21
    Block Limit Warps                                                                block                             16
    Achieved Active Warps Per SM                                                      warp                          17.64
    Achieved Occupancy                                                                   %                          55.13
    Theoretical Active Warps per SM                                             warp/cycle                             32
    Theoretical Occupancy                                                                %                            100
    ---------------------------------------------------------------------- --------------- ------------------------------

