
lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049a4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08004ab0  08004ab0  00014ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ba0  08004ba0  000200dc  2**0
                  CONTENTS
  4 .ARM          00000000  08004ba0  08004ba0  000200dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ba0  08004ba0  000200dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ba0  08004ba0  00014ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ba4  08004ba4  00014ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  08004ba8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  200000dc  08004c84  000200dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  08004c84  000201f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016869  00000000  00000000  00020105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002da4  00000000  00000000  0003696e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  00039718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000de0  00000000  00000000  0003a620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a4a4  00000000  00000000  0003b400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012b8f  00000000  00000000  000558a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f09c  00000000  00000000  00068433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f74cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045a8  00000000  00000000  000f7524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000dc 	.word	0x200000dc
 8000128:	00000000 	.word	0x00000000
 800012c:	08004a98 	.word	0x08004a98

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000e0 	.word	0x200000e0
 8000148:	08004a98 	.word	0x08004a98

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <printERROR>:
uint8_t ERROR_CODE = 0;
uint8_t error_1[] = "ERROR: CMD_NOT_EXISTED\r\n";
uint8_t error_2[] = "\r\nERROR: BUFFER_IS_FULL\r\n";
uint8_t error_3[] = "\r\nERROR: INVALID_INPUT\r\n";

void printERROR() {
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
	switch(ERROR_CODE) {
 8000164:	4b10      	ldr	r3, [pc, #64]	; (80001a8 <printERROR+0x48>)
 8000166:	781b      	ldrb	r3, [r3, #0]
 8000168:	2b03      	cmp	r3, #3
 800016a:	d014      	beq.n	8000196 <printERROR+0x36>
 800016c:	2b03      	cmp	r3, #3
 800016e:	dc19      	bgt.n	80001a4 <printERROR+0x44>
 8000170:	2b01      	cmp	r3, #1
 8000172:	d002      	beq.n	800017a <printERROR+0x1a>
 8000174:	2b02      	cmp	r3, #2
 8000176:	d007      	beq.n	8000188 <printERROR+0x28>
		break;
	case INVALID_INPUT:
		HAL_UART_Transmit(&huart2, error_3, sizeof(error_3), 100);
		break;
	}
}
 8000178:	e014      	b.n	80001a4 <printERROR+0x44>
		HAL_UART_Transmit(&huart2, error_1, sizeof(error_1), 100);
 800017a:	2364      	movs	r3, #100	; 0x64
 800017c:	2219      	movs	r2, #25
 800017e:	490b      	ldr	r1, [pc, #44]	; (80001ac <printERROR+0x4c>)
 8000180:	480b      	ldr	r0, [pc, #44]	; (80001b0 <printERROR+0x50>)
 8000182:	f002 fdf7 	bl	8002d74 <HAL_UART_Transmit>
		break;
 8000186:	e00d      	b.n	80001a4 <printERROR+0x44>
		HAL_UART_Transmit(&huart2, error_2, sizeof(error_2), 100);
 8000188:	2364      	movs	r3, #100	; 0x64
 800018a:	221a      	movs	r2, #26
 800018c:	4909      	ldr	r1, [pc, #36]	; (80001b4 <printERROR+0x54>)
 800018e:	4808      	ldr	r0, [pc, #32]	; (80001b0 <printERROR+0x50>)
 8000190:	f002 fdf0 	bl	8002d74 <HAL_UART_Transmit>
		break;
 8000194:	e006      	b.n	80001a4 <printERROR+0x44>
		HAL_UART_Transmit(&huart2, error_3, sizeof(error_3), 100);
 8000196:	2364      	movs	r3, #100	; 0x64
 8000198:	2219      	movs	r2, #25
 800019a:	4907      	ldr	r1, [pc, #28]	; (80001b8 <printERROR+0x58>)
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <printERROR+0x50>)
 800019e:	f002 fde9 	bl	8002d74 <HAL_UART_Transmit>
		break;
 80001a2:	bf00      	nop
}
 80001a4:	bf00      	nop
 80001a6:	bd80      	pop	{r7, pc}
 80001a8:	200000f8 	.word	0x200000f8
 80001ac:	20000000 	.word	0x20000000
 80001b0:	2000019c 	.word	0x2000019c
 80001b4:	2000001c 	.word	0x2000001c
 80001b8:	20000038 	.word	0x20000038

080001bc <uart_communiation_fsm>:
const uint8_t cmd_RST[] = "!RST#";
const uint8_t cmd_OK[] = "!OK#";
uint8_t UARTstate = IDLE;
uint8_t buffer_flag = 0;

void uart_communiation_fsm() {
 80001bc:	b580      	push	{r7, lr}
 80001be:	af00      	add	r7, sp, #0
	switch(UARTstate) {
 80001c0:	4b1b      	ldr	r3, [pc, #108]	; (8000230 <uart_communiation_fsm+0x74>)
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	2b04      	cmp	r3, #4
 80001c6:	d831      	bhi.n	800022c <uart_communiation_fsm+0x70>
 80001c8:	a201      	add	r2, pc, #4	; (adr r2, 80001d0 <uart_communiation_fsm+0x14>)
 80001ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001ce:	bf00      	nop
 80001d0:	08000227 	.word	0x08000227
 80001d4:	0800022d 	.word	0x0800022d
 80001d8:	080001e5 	.word	0x080001e5
 80001dc:	080001f7 	.word	0x080001f7
 80001e0:	08000217 	.word	0x08000217
	case IDLE:
		break;
	case RESPONSE_ADC:
		printADC(GET_NEW_ADC);
 80001e4:	2000      	movs	r0, #0
 80001e6:	f000 f885 	bl	80002f4 <printADC>
		setTimer();
 80001ea:	f000 fc91 	bl	8000b10 <setTimer>
		UARTstate = WAIT_FOR_REPLY;
 80001ee:	4b10      	ldr	r3, [pc, #64]	; (8000230 <uart_communiation_fsm+0x74>)
 80001f0:	2203      	movs	r2, #3
 80001f2:	701a      	strb	r2, [r3, #0]
		break;
 80001f4:	e01a      	b.n	800022c <uart_communiation_fsm+0x70>
	case WAIT_FOR_REPLY:
		if (timeout_flag == 1) {
 80001f6:	4b0f      	ldr	r3, [pc, #60]	; (8000234 <uart_communiation_fsm+0x78>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	2b01      	cmp	r3, #1
 80001fc:	d115      	bne.n	800022a <uart_communiation_fsm+0x6e>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80001fe:	2120      	movs	r1, #32
 8000200:	480d      	ldr	r0, [pc, #52]	; (8000238 <uart_communiation_fsm+0x7c>)
 8000202:	f001 fca1 	bl	8001b48 <HAL_GPIO_TogglePin>
			resetBuffer();
 8000206:	f000 f865 	bl	80002d4 <resetBuffer>
			printADC(GET_OLD_ADC);
 800020a:	2001      	movs	r0, #1
 800020c:	f000 f872 	bl	80002f4 <printADC>
			setTimer();
 8000210:	f000 fc7e 	bl	8000b10 <setTimer>
		}
		break;
 8000214:	e009      	b.n	800022a <uart_communiation_fsm+0x6e>
	case ERROR:
		printERROR();
 8000216:	f7ff ffa3 	bl	8000160 <printERROR>
		resetBuffer();
 800021a:	f000 f85b 	bl	80002d4 <resetBuffer>
		UARTstate = IDLE;
 800021e:	4b04      	ldr	r3, [pc, #16]	; (8000230 <uart_communiation_fsm+0x74>)
 8000220:	2200      	movs	r2, #0
 8000222:	701a      	strb	r2, [r3, #0]
		break;
 8000224:	e002      	b.n	800022c <uart_communiation_fsm+0x70>
		break;
 8000226:	bf00      	nop
 8000228:	e000      	b.n	800022c <uart_communiation_fsm+0x70>
		break;
 800022a:	bf00      	nop
	}
}
 800022c:	bf00      	nop
 800022e:	bd80      	pop	{r7, pc}
 8000230:	200000f9 	.word	0x200000f9
 8000234:	20000108 	.word	0x20000108
 8000238:	40010800 	.word	0x40010800

0800023c <command_parser_fsm>:

void command_parser_fsm() {
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
	switch(cmd_length) {
 8000240:	4b1e      	ldr	r3, [pc, #120]	; (80002bc <command_parser_fsm+0x80>)
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	2b05      	cmp	r3, #5
 8000246:	d022      	beq.n	800028e <command_parser_fsm+0x52>
 8000248:	2b05      	cmp	r3, #5
 800024a:	dc32      	bgt.n	80002b2 <command_parser_fsm+0x76>
 800024c:	2b02      	cmp	r3, #2
 800024e:	dc02      	bgt.n	8000256 <command_parser_fsm+0x1a>
 8000250:	2b00      	cmp	r3, #0
 8000252:	da03      	bge.n	800025c <command_parser_fsm+0x20>
 8000254:	e02d      	b.n	80002b2 <command_parser_fsm+0x76>
 8000256:	2b04      	cmp	r3, #4
 8000258:	d007      	beq.n	800026a <command_parser_fsm+0x2e>
 800025a:	e02a      	b.n	80002b2 <command_parser_fsm+0x76>
	case 0:
	case 1:
	case 2:
		ERROR_CODE = CMD_NOT_EXISTED;
 800025c:	4b18      	ldr	r3, [pc, #96]	; (80002c0 <command_parser_fsm+0x84>)
 800025e:	2201      	movs	r2, #1
 8000260:	701a      	strb	r2, [r3, #0]
		UARTstate = ERROR;
 8000262:	4b18      	ldr	r3, [pc, #96]	; (80002c4 <command_parser_fsm+0x88>)
 8000264:	2204      	movs	r2, #4
 8000266:	701a      	strb	r2, [r3, #0]
		break;
 8000268:	e023      	b.n	80002b2 <command_parser_fsm+0x76>
	case 4: 	// "!OK#"
		if (strcmp((void*)cmdBuffer, (void*)cmd_OK) == 0)
 800026a:	4917      	ldr	r1, [pc, #92]	; (80002c8 <command_parser_fsm+0x8c>)
 800026c:	4817      	ldr	r0, [pc, #92]	; (80002cc <command_parser_fsm+0x90>)
 800026e:	f7ff ff6d 	bl	800014c <strcmp>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d103      	bne.n	8000280 <command_parser_fsm+0x44>
			UARTstate = IDLE;
 8000278:	4b12      	ldr	r3, [pc, #72]	; (80002c4 <command_parser_fsm+0x88>)
 800027a:	2200      	movs	r2, #0
 800027c:	701a      	strb	r2, [r3, #0]
		else {
			ERROR_CODE = CMD_NOT_EXISTED;
			UARTstate = ERROR;
		}
		break;
 800027e:	e018      	b.n	80002b2 <command_parser_fsm+0x76>
			ERROR_CODE = CMD_NOT_EXISTED;
 8000280:	4b0f      	ldr	r3, [pc, #60]	; (80002c0 <command_parser_fsm+0x84>)
 8000282:	2201      	movs	r2, #1
 8000284:	701a      	strb	r2, [r3, #0]
			UARTstate = ERROR;
 8000286:	4b0f      	ldr	r3, [pc, #60]	; (80002c4 <command_parser_fsm+0x88>)
 8000288:	2204      	movs	r2, #4
 800028a:	701a      	strb	r2, [r3, #0]
		break;
 800028c:	e011      	b.n	80002b2 <command_parser_fsm+0x76>
	case 5:		// "!RST#"
		if (strcmp((void*)cmdBuffer, (void*)cmd_RST) == 0)
 800028e:	4910      	ldr	r1, [pc, #64]	; (80002d0 <command_parser_fsm+0x94>)
 8000290:	480e      	ldr	r0, [pc, #56]	; (80002cc <command_parser_fsm+0x90>)
 8000292:	f7ff ff5b 	bl	800014c <strcmp>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d103      	bne.n	80002a4 <command_parser_fsm+0x68>
			UARTstate = RESPONSE_ADC;
 800029c:	4b09      	ldr	r3, [pc, #36]	; (80002c4 <command_parser_fsm+0x88>)
 800029e:	2202      	movs	r2, #2
 80002a0:	701a      	strb	r2, [r3, #0]
		else {
			ERROR_CODE = CMD_NOT_EXISTED;
			UARTstate = ERROR;
		}
		break;
 80002a2:	e005      	b.n	80002b0 <command_parser_fsm+0x74>
			ERROR_CODE = CMD_NOT_EXISTED;
 80002a4:	4b06      	ldr	r3, [pc, #24]	; (80002c0 <command_parser_fsm+0x84>)
 80002a6:	2201      	movs	r2, #1
 80002a8:	701a      	strb	r2, [r3, #0]
			UARTstate = ERROR;
 80002aa:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <command_parser_fsm+0x88>)
 80002ac:	2204      	movs	r2, #4
 80002ae:	701a      	strb	r2, [r3, #0]
		break;
 80002b0:	bf00      	nop
	}
	resetBuffer();
 80002b2:	f000 f80f 	bl	80002d4 <resetBuffer>
}
 80002b6:	bf00      	nop
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	20000101 	.word	0x20000101
 80002c0:	200000f8 	.word	0x200000f8
 80002c4:	200000f9 	.word	0x200000f9
 80002c8:	08004ad4 	.word	0x08004ad4
 80002cc:	2000011c 	.word	0x2000011c
 80002d0:	08004acc 	.word	0x08004acc

080002d4 <resetBuffer>:

uint8_t response_format_1_old[] = "\r\n!ADC=";
uint8_t response_format_1_new[] = "!ADC=";
uint8_t response_format_2[] = "#\r\n";

void resetBuffer() {
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
	memset(cmdBuffer, 0, CMD_MAX_LENGTH);
 80002d8:	2205      	movs	r2, #5
 80002da:	2100      	movs	r1, #0
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <resetBuffer+0x18>)
 80002de:	f003 fb9b 	bl	8003a18 <memset>
	cmd_length = 0;
 80002e2:	4b03      	ldr	r3, [pc, #12]	; (80002f0 <resetBuffer+0x1c>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	701a      	strb	r2, [r3, #0]
}
 80002e8:	bf00      	nop
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	2000011c 	.word	0x2000011c
 80002f0:	20000101 	.word	0x20000101

080002f4 <printADC>:

void printADC(int indicator) {
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
	if (indicator == GET_OLD_ADC)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d106      	bne.n	8000310 <printADC+0x1c>
		HAL_UART_Transmit(&huart2, response_format_1_old, sizeof(response_format_1_old), 100);
 8000302:	2364      	movs	r3, #100	; 0x64
 8000304:	2208      	movs	r2, #8
 8000306:	4915      	ldr	r1, [pc, #84]	; (800035c <printADC+0x68>)
 8000308:	4815      	ldr	r0, [pc, #84]	; (8000360 <printADC+0x6c>)
 800030a:	f002 fd33 	bl	8002d74 <HAL_UART_Transmit>
 800030e:	e015      	b.n	800033c <printADC+0x48>
	else if (indicator == GET_NEW_ADC) {
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2b00      	cmp	r3, #0
 8000314:	d112      	bne.n	800033c <printADC+0x48>
		HAL_UART_Transmit(&huart2, response_format_1_new, sizeof(response_format_1_new), 100);
 8000316:	2364      	movs	r3, #100	; 0x64
 8000318:	2206      	movs	r2, #6
 800031a:	4912      	ldr	r1, [pc, #72]	; (8000364 <printADC+0x70>)
 800031c:	4810      	ldr	r0, [pc, #64]	; (8000360 <printADC+0x6c>)
 800031e:	f002 fd29 	bl	8002d74 <HAL_UART_Transmit>
		ADC_value = HAL_ADC_GetValue(&hadc1);
 8000322:	4811      	ldr	r0, [pc, #68]	; (8000368 <printADC+0x74>)
 8000324:	f000 fe44 	bl	8000fb0 <HAL_ADC_GetValue>
 8000328:	4603      	mov	r3, r0
 800032a:	4a10      	ldr	r2, [pc, #64]	; (800036c <printADC+0x78>)
 800032c:	6013      	str	r3, [r2, #0]
		sprintf(ADC_print, "%d", (int)ADC_value);
 800032e:	4b0f      	ldr	r3, [pc, #60]	; (800036c <printADC+0x78>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	461a      	mov	r2, r3
 8000334:	490e      	ldr	r1, [pc, #56]	; (8000370 <printADC+0x7c>)
 8000336:	480f      	ldr	r0, [pc, #60]	; (8000374 <printADC+0x80>)
 8000338:	f003 fbec 	bl	8003b14 <siprintf>
	}

	HAL_UART_Transmit(&huart2, (uint8_t*)ADC_print, sizeof(ADC_print), 100);
 800033c:	2364      	movs	r3, #100	; 0x64
 800033e:	2204      	movs	r2, #4
 8000340:	490c      	ldr	r1, [pc, #48]	; (8000374 <printADC+0x80>)
 8000342:	4807      	ldr	r0, [pc, #28]	; (8000360 <printADC+0x6c>)
 8000344:	f002 fd16 	bl	8002d74 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, response_format_2, sizeof(response_format_2), 100);
 8000348:	2364      	movs	r3, #100	; 0x64
 800034a:	2204      	movs	r2, #4
 800034c:	490a      	ldr	r1, [pc, #40]	; (8000378 <printADC+0x84>)
 800034e:	4804      	ldr	r0, [pc, #16]	; (8000360 <printADC+0x6c>)
 8000350:	f002 fd10 	bl	8002d74 <HAL_UART_Transmit>
}
 8000354:	bf00      	nop
 8000356:	3708      	adds	r7, #8
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	20000054 	.word	0x20000054
 8000360:	2000019c 	.word	0x2000019c
 8000364:	2000005c 	.word	0x2000005c
 8000368:	20000124 	.word	0x20000124
 800036c:	200000fc 	.word	0x200000fc
 8000370:	08004ab0 	.word	0x08004ab0
 8000374:	20000118 	.word	0x20000118
 8000378:	20000064 	.word	0x20000064

0800037c <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4a29      	ldr	r2, [pc, #164]	; (8000430 <HAL_UART_RxCpltCallback+0xb4>)
 800038a:	4293      	cmp	r3, r2
 800038c:	d14c      	bne.n	8000428 <HAL_UART_RxCpltCallback+0xac>
		HAL_UART_Transmit(&huart2, &rxBuffer, 1, 50);
 800038e:	2332      	movs	r3, #50	; 0x32
 8000390:	2201      	movs	r2, #1
 8000392:	4928      	ldr	r1, [pc, #160]	; (8000434 <HAL_UART_RxCpltCallback+0xb8>)
 8000394:	4828      	ldr	r0, [pc, #160]	; (8000438 <HAL_UART_RxCpltCallback+0xbc>)
 8000396:	f002 fced 	bl	8002d74 <HAL_UART_Transmit>

		if (cmd_length >= CMD_MAX_LENGTH && rxBuffer != '\r') {
 800039a:	4b28      	ldr	r3, [pc, #160]	; (800043c <HAL_UART_RxCpltCallback+0xc0>)
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	2b04      	cmp	r3, #4
 80003a0:	d90a      	bls.n	80003b8 <HAL_UART_RxCpltCallback+0x3c>
 80003a2:	4b24      	ldr	r3, [pc, #144]	; (8000434 <HAL_UART_RxCpltCallback+0xb8>)
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	2b0d      	cmp	r3, #13
 80003a8:	d006      	beq.n	80003b8 <HAL_UART_RxCpltCallback+0x3c>
			ERROR_CODE = BUFFER_IS_FULL;
 80003aa:	4b25      	ldr	r3, [pc, #148]	; (8000440 <HAL_UART_RxCpltCallback+0xc4>)
 80003ac:	2202      	movs	r2, #2
 80003ae:	701a      	strb	r2, [r3, #0]
			UARTstate = ERROR;
 80003b0:	4b24      	ldr	r3, [pc, #144]	; (8000444 <HAL_UART_RxCpltCallback+0xc8>)
 80003b2:	2204      	movs	r2, #4
 80003b4:	701a      	strb	r2, [r3, #0]
 80003b6:	e030      	b.n	800041a <HAL_UART_RxCpltCallback+0x9e>
		} else {
			switch(rxBuffer) {
 80003b8:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <HAL_UART_RxCpltCallback+0xb8>)
 80003ba:	781b      	ldrb	r3, [r3, #0]
 80003bc:	2b20      	cmp	r3, #32
 80003be:	d013      	beq.n	80003e8 <HAL_UART_RxCpltCallback+0x6c>
 80003c0:	2b20      	cmp	r3, #32
 80003c2:	dc1c      	bgt.n	80003fe <HAL_UART_RxCpltCallback+0x82>
 80003c4:	2b08      	cmp	r3, #8
 80003c6:	d002      	beq.n	80003ce <HAL_UART_RxCpltCallback+0x52>
 80003c8:	2b0d      	cmp	r3, #13
 80003ca:	d014      	beq.n	80003f6 <HAL_UART_RxCpltCallback+0x7a>
 80003cc:	e017      	b.n	80003fe <HAL_UART_RxCpltCallback+0x82>
			case '\b':
				cmdBuffer[cmd_length - 1] = 0;
 80003ce:	4b1b      	ldr	r3, [pc, #108]	; (800043c <HAL_UART_RxCpltCallback+0xc0>)
 80003d0:	781b      	ldrb	r3, [r3, #0]
 80003d2:	3b01      	subs	r3, #1
 80003d4:	4a1c      	ldr	r2, [pc, #112]	; (8000448 <HAL_UART_RxCpltCallback+0xcc>)
 80003d6:	2100      	movs	r1, #0
 80003d8:	54d1      	strb	r1, [r2, r3]
				cmd_length--;
 80003da:	4b18      	ldr	r3, [pc, #96]	; (800043c <HAL_UART_RxCpltCallback+0xc0>)
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	3b01      	subs	r3, #1
 80003e0:	b2da      	uxtb	r2, r3
 80003e2:	4b16      	ldr	r3, [pc, #88]	; (800043c <HAL_UART_RxCpltCallback+0xc0>)
 80003e4:	701a      	strb	r2, [r3, #0]
				break;
 80003e6:	e018      	b.n	800041a <HAL_UART_RxCpltCallback+0x9e>
			case ' ':		// space
				ERROR_CODE = INVALID_INPUT;
 80003e8:	4b15      	ldr	r3, [pc, #84]	; (8000440 <HAL_UART_RxCpltCallback+0xc4>)
 80003ea:	2203      	movs	r2, #3
 80003ec:	701a      	strb	r2, [r3, #0]
				UARTstate = ERROR;
 80003ee:	4b15      	ldr	r3, [pc, #84]	; (8000444 <HAL_UART_RxCpltCallback+0xc8>)
 80003f0:	2204      	movs	r2, #4
 80003f2:	701a      	strb	r2, [r3, #0]
				break;
 80003f4:	e011      	b.n	800041a <HAL_UART_RxCpltCallback+0x9e>
			case '\r':
				buffer_flag = 1;
 80003f6:	4b15      	ldr	r3, [pc, #84]	; (800044c <HAL_UART_RxCpltCallback+0xd0>)
 80003f8:	2201      	movs	r2, #1
 80003fa:	701a      	strb	r2, [r3, #0]
				break;
 80003fc:	e00d      	b.n	800041a <HAL_UART_RxCpltCallback+0x9e>
			default:
				cmdBuffer[cmd_length] = rxBuffer;
 80003fe:	4b0f      	ldr	r3, [pc, #60]	; (800043c <HAL_UART_RxCpltCallback+0xc0>)
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	461a      	mov	r2, r3
 8000404:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <HAL_UART_RxCpltCallback+0xb8>)
 8000406:	7819      	ldrb	r1, [r3, #0]
 8000408:	4b0f      	ldr	r3, [pc, #60]	; (8000448 <HAL_UART_RxCpltCallback+0xcc>)
 800040a:	5499      	strb	r1, [r3, r2]
				cmd_length++;
 800040c:	4b0b      	ldr	r3, [pc, #44]	; (800043c <HAL_UART_RxCpltCallback+0xc0>)
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	3301      	adds	r3, #1
 8000412:	b2da      	uxtb	r2, r3
 8000414:	4b09      	ldr	r3, [pc, #36]	; (800043c <HAL_UART_RxCpltCallback+0xc0>)
 8000416:	701a      	strb	r2, [r3, #0]
				break;
 8000418:	bf00      	nop
			}
		}
		setTimer();
 800041a:	f000 fb79 	bl	8000b10 <setTimer>
		HAL_UART_Receive_IT(&huart2, &rxBuffer, 1);
 800041e:	2201      	movs	r2, #1
 8000420:	4904      	ldr	r1, [pc, #16]	; (8000434 <HAL_UART_RxCpltCallback+0xb8>)
 8000422:	4805      	ldr	r0, [pc, #20]	; (8000438 <HAL_UART_RxCpltCallback+0xbc>)
 8000424:	f002 fd29 	bl	8002e7a <HAL_UART_Receive_IT>
	}
}
 8000428:	bf00      	nop
 800042a:	3708      	adds	r7, #8
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}
 8000430:	40004400 	.word	0x40004400
 8000434:	20000100 	.word	0x20000100
 8000438:	2000019c 	.word	0x2000019c
 800043c:	20000101 	.word	0x20000101
 8000440:	200000f8 	.word	0x200000f8
 8000444:	200000f9 	.word	0x200000f9
 8000448:	2000011c 	.word	0x2000011c
 800044c:	200000fa 	.word	0x200000fa

08000450 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000454:	f000 fbbc 	bl	8000bd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000458:	f000 f830 	bl	80004bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800045c:	f000 f932 	bl	80006c4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000460:	f000 f8ba 	bl	80005d8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000464:	f000 f904 	bl	8000670 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000468:	f000 f878 	bl	800055c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  timerInit();
 800046c:	f000 fb68 	bl	8000b40 <timerInit>
  HAL_ADC_Start_IT(&hadc1);
 8000470:	480c      	ldr	r0, [pc, #48]	; (80004a4 <main+0x54>)
 8000472:	f000 fce7 	bl	8000e44 <HAL_ADC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000476:	480c      	ldr	r0, [pc, #48]	; (80004a8 <main+0x58>)
 8000478:	f002 f894 	bl	80025a4 <HAL_TIM_Base_Start_IT>
  printf("The system has started\r\n");
 800047c:	480b      	ldr	r0, [pc, #44]	; (80004ac <main+0x5c>)
 800047e:	f003 fb41 	bl	8003b04 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT (&huart2, &rxBuffer, 1);
 8000482:	2201      	movs	r2, #1
 8000484:	490a      	ldr	r1, [pc, #40]	; (80004b0 <main+0x60>)
 8000486:	480b      	ldr	r0, [pc, #44]	; (80004b4 <main+0x64>)
 8000488:	f002 fcf7 	bl	8002e7a <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (buffer_flag == 1) {
 800048c:	4b0a      	ldr	r3, [pc, #40]	; (80004b8 <main+0x68>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	2b01      	cmp	r3, #1
 8000492:	d104      	bne.n	800049e <main+0x4e>
		command_parser_fsm();
 8000494:	f7ff fed2 	bl	800023c <command_parser_fsm>
		buffer_flag = 0;
 8000498:	4b07      	ldr	r3, [pc, #28]	; (80004b8 <main+0x68>)
 800049a:	2200      	movs	r2, #0
 800049c:	701a      	strb	r2, [r3, #0]
	}
	uart_communiation_fsm();
 800049e:	f7ff fe8d 	bl	80001bc <uart_communiation_fsm>
	if (buffer_flag == 1) {
 80004a2:	e7f3      	b.n	800048c <main+0x3c>
 80004a4:	20000124 	.word	0x20000124
 80004a8:	20000154 	.word	0x20000154
 80004ac:	08004ab4 	.word	0x08004ab4
 80004b0:	20000100 	.word	0x20000100
 80004b4:	2000019c 	.word	0x2000019c
 80004b8:	200000fa 	.word	0x200000fa

080004bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b094      	sub	sp, #80	; 0x50
 80004c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004c6:	2228      	movs	r2, #40	; 0x28
 80004c8:	2100      	movs	r1, #0
 80004ca:	4618      	mov	r0, r3
 80004cc:	f003 faa4 	bl	8003a18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d0:	f107 0314 	add.w	r3, r7, #20
 80004d4:	2200      	movs	r2, #0
 80004d6:	601a      	str	r2, [r3, #0]
 80004d8:	605a      	str	r2, [r3, #4]
 80004da:	609a      	str	r2, [r3, #8]
 80004dc:	60da      	str	r2, [r3, #12]
 80004de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
 80004e6:	605a      	str	r2, [r3, #4]
 80004e8:	609a      	str	r2, [r3, #8]
 80004ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004ec:	2302      	movs	r3, #2
 80004ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004f0:	2301      	movs	r3, #1
 80004f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004f4:	2310      	movs	r3, #16
 80004f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004f8:	2300      	movs	r3, #0
 80004fa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000500:	4618      	mov	r0, r3
 8000502:	f001 fb3b 	bl	8001b7c <HAL_RCC_OscConfig>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800050c:	f000 f922 	bl	8000754 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000510:	230f      	movs	r3, #15
 8000512:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000514:	2300      	movs	r3, #0
 8000516:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000518:	2300      	movs	r3, #0
 800051a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800051c:	2300      	movs	r3, #0
 800051e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000520:	2300      	movs	r3, #0
 8000522:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000524:	f107 0314 	add.w	r3, r7, #20
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f001 fda6 	bl	800207c <HAL_RCC_ClockConfig>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000536:	f000 f90d 	bl	8000754 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800053a:	2302      	movs	r3, #2
 800053c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800053e:	2300      	movs	r3, #0
 8000540:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000542:	1d3b      	adds	r3, r7, #4
 8000544:	4618      	mov	r0, r3
 8000546:	f001 ff27 	bl	8002398 <HAL_RCCEx_PeriphCLKConfig>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000550:	f000 f900 	bl	8000754 <Error_Handler>
  }
}
 8000554:	bf00      	nop
 8000556:	3750      	adds	r7, #80	; 0x50
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}

0800055c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800056c:	4b18      	ldr	r3, [pc, #96]	; (80005d0 <MX_ADC1_Init+0x74>)
 800056e:	4a19      	ldr	r2, [pc, #100]	; (80005d4 <MX_ADC1_Init+0x78>)
 8000570:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000572:	4b17      	ldr	r3, [pc, #92]	; (80005d0 <MX_ADC1_Init+0x74>)
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000578:	4b15      	ldr	r3, [pc, #84]	; (80005d0 <MX_ADC1_Init+0x74>)
 800057a:	2201      	movs	r2, #1
 800057c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800057e:	4b14      	ldr	r3, [pc, #80]	; (80005d0 <MX_ADC1_Init+0x74>)
 8000580:	2200      	movs	r2, #0
 8000582:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000584:	4b12      	ldr	r3, [pc, #72]	; (80005d0 <MX_ADC1_Init+0x74>)
 8000586:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800058a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800058c:	4b10      	ldr	r3, [pc, #64]	; (80005d0 <MX_ADC1_Init+0x74>)
 800058e:	2200      	movs	r2, #0
 8000590:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000592:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <MX_ADC1_Init+0x74>)
 8000594:	2201      	movs	r2, #1
 8000596:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000598:	480d      	ldr	r0, [pc, #52]	; (80005d0 <MX_ADC1_Init+0x74>)
 800059a:	f000 fb7b 	bl	8000c94 <HAL_ADC_Init>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80005a4:	f000 f8d6 	bl	8000754 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005a8:	2300      	movs	r3, #0
 80005aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ac:	2301      	movs	r3, #1
 80005ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005b4:	1d3b      	adds	r3, r7, #4
 80005b6:	4619      	mov	r1, r3
 80005b8:	4805      	ldr	r0, [pc, #20]	; (80005d0 <MX_ADC1_Init+0x74>)
 80005ba:	f000 fdd7 	bl	800116c <HAL_ADC_ConfigChannel>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d001      	beq.n	80005c8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80005c4:	f000 f8c6 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005c8:	bf00      	nop
 80005ca:	3710      	adds	r7, #16
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000124 	.word	0x20000124
 80005d4:	40012400 	.word	0x40012400

080005d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005de:	f107 0308 	add.w	r3, r7, #8
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	605a      	str	r2, [r3, #4]
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ec:	463b      	mov	r3, r7
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005f4:	4b1d      	ldr	r3, [pc, #116]	; (800066c <MX_TIM2_Init+0x94>)
 80005f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80005fc:	4b1b      	ldr	r3, [pc, #108]	; (800066c <MX_TIM2_Init+0x94>)
 80005fe:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000602:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000604:	4b19      	ldr	r3, [pc, #100]	; (800066c <MX_TIM2_Init+0x94>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800060a:	4b18      	ldr	r3, [pc, #96]	; (800066c <MX_TIM2_Init+0x94>)
 800060c:	2209      	movs	r2, #9
 800060e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000610:	4b16      	ldr	r3, [pc, #88]	; (800066c <MX_TIM2_Init+0x94>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000616:	4b15      	ldr	r3, [pc, #84]	; (800066c <MX_TIM2_Init+0x94>)
 8000618:	2200      	movs	r2, #0
 800061a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800061c:	4813      	ldr	r0, [pc, #76]	; (800066c <MX_TIM2_Init+0x94>)
 800061e:	f001 ff71 	bl	8002504 <HAL_TIM_Base_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000628:	f000 f894 	bl	8000754 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800062c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000630:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000632:	f107 0308 	add.w	r3, r7, #8
 8000636:	4619      	mov	r1, r3
 8000638:	480c      	ldr	r0, [pc, #48]	; (800066c <MX_TIM2_Init+0x94>)
 800063a:	f002 f907 	bl	800284c <HAL_TIM_ConfigClockSource>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000644:	f000 f886 	bl	8000754 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000648:	2300      	movs	r3, #0
 800064a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800064c:	2300      	movs	r3, #0
 800064e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000650:	463b      	mov	r3, r7
 8000652:	4619      	mov	r1, r3
 8000654:	4805      	ldr	r0, [pc, #20]	; (800066c <MX_TIM2_Init+0x94>)
 8000656:	f002 fad3 	bl	8002c00 <HAL_TIMEx_MasterConfigSynchronization>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000660:	f000 f878 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000664:	bf00      	nop
 8000666:	3718      	adds	r7, #24
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	20000154 	.word	0x20000154

08000670 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000674:	4b11      	ldr	r3, [pc, #68]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 8000676:	4a12      	ldr	r2, [pc, #72]	; (80006c0 <MX_USART2_UART_Init+0x50>)
 8000678:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800067a:	4b10      	ldr	r3, [pc, #64]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 800067c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000680:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000682:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000688:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800068e:	4b0b      	ldr	r3, [pc, #44]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 8000690:	2200      	movs	r2, #0
 8000692:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000694:	4b09      	ldr	r3, [pc, #36]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 8000696:	220c      	movs	r2, #12
 8000698:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069a:	4b08      	ldr	r3, [pc, #32]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 800069c:	2200      	movs	r2, #0
 800069e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006a6:	4805      	ldr	r0, [pc, #20]	; (80006bc <MX_USART2_UART_Init+0x4c>)
 80006a8:	f002 fb14 	bl	8002cd4 <HAL_UART_Init>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006b2:	f000 f84f 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	2000019c 	.word	0x2000019c
 80006c0:	40004400 	.word	0x40004400

080006c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b086      	sub	sp, #24
 80006c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ca:	f107 0308 	add.w	r3, r7, #8
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d8:	4b17      	ldr	r3, [pc, #92]	; (8000738 <MX_GPIO_Init+0x74>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	4a16      	ldr	r2, [pc, #88]	; (8000738 <MX_GPIO_Init+0x74>)
 80006de:	f043 0310 	orr.w	r3, r3, #16
 80006e2:	6193      	str	r3, [r2, #24]
 80006e4:	4b14      	ldr	r3, [pc, #80]	; (8000738 <MX_GPIO_Init+0x74>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	f003 0310 	and.w	r3, r3, #16
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f0:	4b11      	ldr	r3, [pc, #68]	; (8000738 <MX_GPIO_Init+0x74>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	4a10      	ldr	r2, [pc, #64]	; (8000738 <MX_GPIO_Init+0x74>)
 80006f6:	f043 0304 	orr.w	r3, r3, #4
 80006fa:	6193      	str	r3, [r2, #24]
 80006fc:	4b0e      	ldr	r3, [pc, #56]	; (8000738 <MX_GPIO_Init+0x74>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	f003 0304 	and.w	r3, r3, #4
 8000704:	603b      	str	r3, [r7, #0]
 8000706:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2120      	movs	r1, #32
 800070c:	480b      	ldr	r0, [pc, #44]	; (800073c <MX_GPIO_Init+0x78>)
 800070e:	f001 fa03 	bl	8001b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000712:	2320      	movs	r3, #32
 8000714:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000716:	2301      	movs	r3, #1
 8000718:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071e:	2302      	movs	r3, #2
 8000720:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000722:	f107 0308 	add.w	r3, r7, #8
 8000726:	4619      	mov	r1, r3
 8000728:	4804      	ldr	r0, [pc, #16]	; (800073c <MX_GPIO_Init+0x78>)
 800072a:	f001 f87b 	bl	8001824 <HAL_GPIO_Init>

}
 800072e:	bf00      	nop
 8000730:	3718      	adds	r7, #24
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40021000 	.word	0x40021000
 800073c:	40010800 	.word	0x40010800

08000740 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
	timer_run();
 8000748:	f000 fa02 	bl	8000b50 <timer_run>
}
 800074c:	bf00      	nop
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000758:	b672      	cpsid	i
}
 800075a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800075c:	e7fe      	b.n	800075c <Error_Handler+0x8>
	...

08000760 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000766:	4b15      	ldr	r3, [pc, #84]	; (80007bc <HAL_MspInit+0x5c>)
 8000768:	699b      	ldr	r3, [r3, #24]
 800076a:	4a14      	ldr	r2, [pc, #80]	; (80007bc <HAL_MspInit+0x5c>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6193      	str	r3, [r2, #24]
 8000772:	4b12      	ldr	r3, [pc, #72]	; (80007bc <HAL_MspInit+0x5c>)
 8000774:	699b      	ldr	r3, [r3, #24]
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800077e:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <HAL_MspInit+0x5c>)
 8000780:	69db      	ldr	r3, [r3, #28]
 8000782:	4a0e      	ldr	r2, [pc, #56]	; (80007bc <HAL_MspInit+0x5c>)
 8000784:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000788:	61d3      	str	r3, [r2, #28]
 800078a:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <HAL_MspInit+0x5c>)
 800078c:	69db      	ldr	r3, [r3, #28]
 800078e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000796:	4b0a      	ldr	r3, [pc, #40]	; (80007c0 <HAL_MspInit+0x60>)
 8000798:	685b      	ldr	r3, [r3, #4]
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	4a04      	ldr	r2, [pc, #16]	; (80007c0 <HAL_MspInit+0x60>)
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b2:	bf00      	nop
 80007b4:	3714      	adds	r7, #20
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bc80      	pop	{r7}
 80007ba:	4770      	bx	lr
 80007bc:	40021000 	.word	0x40021000
 80007c0:	40010000 	.word	0x40010000

080007c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	f107 0310 	add.w	r3, r7, #16
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	605a      	str	r2, [r3, #4]
 80007d6:	609a      	str	r2, [r3, #8]
 80007d8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a18      	ldr	r2, [pc, #96]	; (8000840 <HAL_ADC_MspInit+0x7c>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d129      	bne.n	8000838 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007e4:	4b17      	ldr	r3, [pc, #92]	; (8000844 <HAL_ADC_MspInit+0x80>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	4a16      	ldr	r2, [pc, #88]	; (8000844 <HAL_ADC_MspInit+0x80>)
 80007ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007ee:	6193      	str	r3, [r2, #24]
 80007f0:	4b14      	ldr	r3, [pc, #80]	; (8000844 <HAL_ADC_MspInit+0x80>)
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fc:	4b11      	ldr	r3, [pc, #68]	; (8000844 <HAL_ADC_MspInit+0x80>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	4a10      	ldr	r2, [pc, #64]	; (8000844 <HAL_ADC_MspInit+0x80>)
 8000802:	f043 0304 	orr.w	r3, r3, #4
 8000806:	6193      	str	r3, [r2, #24]
 8000808:	4b0e      	ldr	r3, [pc, #56]	; (8000844 <HAL_ADC_MspInit+0x80>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	f003 0304 	and.w	r3, r3, #4
 8000810:	60bb      	str	r3, [r7, #8]
 8000812:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000814:	2301      	movs	r3, #1
 8000816:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000818:	2303      	movs	r3, #3
 800081a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081c:	f107 0310 	add.w	r3, r7, #16
 8000820:	4619      	mov	r1, r3
 8000822:	4809      	ldr	r0, [pc, #36]	; (8000848 <HAL_ADC_MspInit+0x84>)
 8000824:	f000 fffe 	bl	8001824 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000828:	2200      	movs	r2, #0
 800082a:	2100      	movs	r1, #0
 800082c:	2012      	movs	r0, #18
 800082e:	f000 ff10 	bl	8001652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000832:	2012      	movs	r0, #18
 8000834:	f000 ff29 	bl	800168a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000838:	bf00      	nop
 800083a:	3720      	adds	r7, #32
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40012400 	.word	0x40012400
 8000844:	40021000 	.word	0x40021000
 8000848:	40010800 	.word	0x40010800

0800084c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800085c:	d113      	bne.n	8000886 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <HAL_TIM_Base_MspInit+0x44>)
 8000860:	69db      	ldr	r3, [r3, #28]
 8000862:	4a0b      	ldr	r2, [pc, #44]	; (8000890 <HAL_TIM_Base_MspInit+0x44>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	61d3      	str	r3, [r2, #28]
 800086a:	4b09      	ldr	r3, [pc, #36]	; (8000890 <HAL_TIM_Base_MspInit+0x44>)
 800086c:	69db      	ldr	r3, [r3, #28]
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000876:	2200      	movs	r2, #0
 8000878:	2100      	movs	r1, #0
 800087a:	201c      	movs	r0, #28
 800087c:	f000 fee9 	bl	8001652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000880:	201c      	movs	r0, #28
 8000882:	f000 ff02 	bl	800168a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000886:	bf00      	nop
 8000888:	3710      	adds	r7, #16
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40021000 	.word	0x40021000

08000894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b088      	sub	sp, #32
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089c:	f107 0310 	add.w	r3, r7, #16
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a1f      	ldr	r2, [pc, #124]	; (800092c <HAL_UART_MspInit+0x98>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d137      	bne.n	8000924 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008b4:	4b1e      	ldr	r3, [pc, #120]	; (8000930 <HAL_UART_MspInit+0x9c>)
 80008b6:	69db      	ldr	r3, [r3, #28]
 80008b8:	4a1d      	ldr	r2, [pc, #116]	; (8000930 <HAL_UART_MspInit+0x9c>)
 80008ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008be:	61d3      	str	r3, [r2, #28]
 80008c0:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <HAL_UART_MspInit+0x9c>)
 80008c2:	69db      	ldr	r3, [r3, #28]
 80008c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008cc:	4b18      	ldr	r3, [pc, #96]	; (8000930 <HAL_UART_MspInit+0x9c>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	4a17      	ldr	r2, [pc, #92]	; (8000930 <HAL_UART_MspInit+0x9c>)
 80008d2:	f043 0304 	orr.w	r3, r3, #4
 80008d6:	6193      	str	r3, [r2, #24]
 80008d8:	4b15      	ldr	r3, [pc, #84]	; (8000930 <HAL_UART_MspInit+0x9c>)
 80008da:	699b      	ldr	r3, [r3, #24]
 80008dc:	f003 0304 	and.w	r3, r3, #4
 80008e0:	60bb      	str	r3, [r7, #8]
 80008e2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008e4:	2304      	movs	r3, #4
 80008e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e8:	2302      	movs	r3, #2
 80008ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008ec:	2303      	movs	r3, #3
 80008ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f0:	f107 0310 	add.w	r3, r7, #16
 80008f4:	4619      	mov	r1, r3
 80008f6:	480f      	ldr	r0, [pc, #60]	; (8000934 <HAL_UART_MspInit+0xa0>)
 80008f8:	f000 ff94 	bl	8001824 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80008fc:	2308      	movs	r3, #8
 80008fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000900:	2300      	movs	r3, #0
 8000902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000908:	f107 0310 	add.w	r3, r7, #16
 800090c:	4619      	mov	r1, r3
 800090e:	4809      	ldr	r0, [pc, #36]	; (8000934 <HAL_UART_MspInit+0xa0>)
 8000910:	f000 ff88 	bl	8001824 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000914:	2200      	movs	r2, #0
 8000916:	2100      	movs	r1, #0
 8000918:	2026      	movs	r0, #38	; 0x26
 800091a:	f000 fe9a 	bl	8001652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800091e:	2026      	movs	r0, #38	; 0x26
 8000920:	f000 feb3 	bl	800168a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000924:	bf00      	nop
 8000926:	3720      	adds	r7, #32
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	40004400 	.word	0x40004400
 8000930:	40021000 	.word	0x40021000
 8000934:	40010800 	.word	0x40010800

08000938 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800093c:	e7fe      	b.n	800093c <NMI_Handler+0x4>

0800093e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000942:	e7fe      	b.n	8000942 <HardFault_Handler+0x4>

08000944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000948:	e7fe      	b.n	8000948 <MemManage_Handler+0x4>

0800094a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094a:	b480      	push	{r7}
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800094e:	e7fe      	b.n	800094e <BusFault_Handler+0x4>

08000950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000954:	e7fe      	b.n	8000954 <UsageFault_Handler+0x4>

08000956 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000956:	b480      	push	{r7}
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	46bd      	mov	sp, r7
 800095e:	bc80      	pop	{r7}
 8000960:	4770      	bx	lr

08000962 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	bc80      	pop	{r7}
 800096c:	4770      	bx	lr

0800096e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800096e:	b480      	push	{r7}
 8000970:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000972:	bf00      	nop
 8000974:	46bd      	mov	sp, r7
 8000976:	bc80      	pop	{r7}
 8000978:	4770      	bx	lr

0800097a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800097e:	f000 f96d 	bl	8000c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800098c:	4802      	ldr	r0, [pc, #8]	; (8000998 <ADC1_2_IRQHandler+0x10>)
 800098e:	f000 fb1b 	bl	8000fc8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000124 	.word	0x20000124

0800099c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80009a0:	4802      	ldr	r0, [pc, #8]	; (80009ac <TIM2_IRQHandler+0x10>)
 80009a2:	f001 fe4b 	bl	800263c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	20000154 	.word	0x20000154

080009b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80009b4:	4802      	ldr	r0, [pc, #8]	; (80009c0 <USART2_IRQHandler+0x10>)
 80009b6:	f002 fa85 	bl	8002ec4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	2000019c 	.word	0x2000019c

080009c4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
 80009d4:	e00a      	b.n	80009ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009d6:	f3af 8000 	nop.w
 80009da:	4601      	mov	r1, r0
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	1c5a      	adds	r2, r3, #1
 80009e0:	60ba      	str	r2, [r7, #8]
 80009e2:	b2ca      	uxtb	r2, r1
 80009e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	3301      	adds	r3, #1
 80009ea:	617b      	str	r3, [r7, #20]
 80009ec:	697a      	ldr	r2, [r7, #20]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	dbf0      	blt.n	80009d6 <_read+0x12>
	}

return len;
 80009f4:	687b      	ldr	r3, [r7, #4]
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3718      	adds	r7, #24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b086      	sub	sp, #24
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	60f8      	str	r0, [r7, #12]
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
 8000a0e:	e009      	b.n	8000a24 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	60ba      	str	r2, [r7, #8]
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	3301      	adds	r3, #1
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	697a      	ldr	r2, [r7, #20]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	dbf1      	blt.n	8000a10 <_write+0x12>
	}
	return len;
 8000a2c:	687b      	ldr	r3, [r7, #4]
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <_close>:

int _close(int file)
{
 8000a36:	b480      	push	{r7}
 8000a38:	b083      	sub	sp, #12
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
	return -1;
 8000a3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a5c:	605a      	str	r2, [r3, #4]
	return 0;
 8000a5e:	2300      	movs	r3, #0
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bc80      	pop	{r7}
 8000a68:	4770      	bx	lr

08000a6a <_isatty>:

int _isatty(int file)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	b083      	sub	sp, #12
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
	return 1;
 8000a72:	2301      	movs	r3, #1
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr

08000a7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	b085      	sub	sp, #20
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	60f8      	str	r0, [r7, #12]
 8000a86:	60b9      	str	r1, [r7, #8]
 8000a88:	607a      	str	r2, [r7, #4]
	return 0;
 8000a8a:	2300      	movs	r3, #0
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr
	...

08000a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aa0:	4a14      	ldr	r2, [pc, #80]	; (8000af4 <_sbrk+0x5c>)
 8000aa2:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <_sbrk+0x60>)
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aac:	4b13      	ldr	r3, [pc, #76]	; (8000afc <_sbrk+0x64>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d102      	bne.n	8000aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	; (8000afc <_sbrk+0x64>)
 8000ab6:	4a12      	ldr	r2, [pc, #72]	; (8000b00 <_sbrk+0x68>)
 8000ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aba:	4b10      	ldr	r3, [pc, #64]	; (8000afc <_sbrk+0x64>)
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d207      	bcs.n	8000ad8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac8:	f002 ff7c 	bl	80039c4 <__errno>
 8000acc:	4603      	mov	r3, r0
 8000ace:	220c      	movs	r2, #12
 8000ad0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad6:	e009      	b.n	8000aec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ade:	4b07      	ldr	r3, [pc, #28]	; (8000afc <_sbrk+0x64>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	4a05      	ldr	r2, [pc, #20]	; (8000afc <_sbrk+0x64>)
 8000ae8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aea:	68fb      	ldr	r3, [r7, #12]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3718      	adds	r7, #24
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20002800 	.word	0x20002800
 8000af8:	00000400 	.word	0x00000400
 8000afc:	20000104 	.word	0x20000104
 8000b00:	200001f8 	.word	0x200001f8

08000b04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr

08000b10 <setTimer>:

int timeout_flag = 0;
int timeout_counter = 0;
int TIMER_CYCLE = 10;

void setTimer() {
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
	timeout_counter = TIMEOUT_VALUE / TIMER_CYCLE;
 8000b14:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <setTimer+0x24>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000b1c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b20:	4a05      	ldr	r2, [pc, #20]	; (8000b38 <setTimer+0x28>)
 8000b22:	6013      	str	r3, [r2, #0]
	timeout_flag = 0;
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <setTimer+0x2c>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
}
 8000b2a:	bf00      	nop
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bc80      	pop	{r7}
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	2000006c 	.word	0x2000006c
 8000b38:	2000010c 	.word	0x2000010c
 8000b3c:	20000108 	.word	0x20000108

08000b40 <timerInit>:
void timerInit() {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
	setTimer(TIMER_INIT);
 8000b44:	2064      	movs	r0, #100	; 0x64
 8000b46:	f7ff ffe3 	bl	8000b10 <setTimer>
}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <timer_run>:
void timer_run() {
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
	if (timeout_counter > 0) {
 8000b54:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <timer_run+0x2c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	dd0b      	ble.n	8000b74 <timer_run+0x24>
		timeout_counter--;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	; (8000b7c <timer_run+0x2c>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	3b01      	subs	r3, #1
 8000b62:	4a06      	ldr	r2, [pc, #24]	; (8000b7c <timer_run+0x2c>)
 8000b64:	6013      	str	r3, [r2, #0]
		if (timeout_counter == 0) timeout_flag = 1;
 8000b66:	4b05      	ldr	r3, [pc, #20]	; (8000b7c <timer_run+0x2c>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d102      	bne.n	8000b74 <timer_run+0x24>
 8000b6e:	4b04      	ldr	r3, [pc, #16]	; (8000b80 <timer_run+0x30>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	601a      	str	r2, [r3, #0]
	}
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr
 8000b7c:	2000010c 	.word	0x2000010c
 8000b80:	20000108 	.word	0x20000108

08000b84 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b84:	f7ff ffbe 	bl	8000b04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b88:	480b      	ldr	r0, [pc, #44]	; (8000bb8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b8a:	490c      	ldr	r1, [pc, #48]	; (8000bbc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b8c:	4a0c      	ldr	r2, [pc, #48]	; (8000bc0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b90:	e002      	b.n	8000b98 <LoopCopyDataInit>

08000b92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b96:	3304      	adds	r3, #4

08000b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b9c:	d3f9      	bcc.n	8000b92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b9e:	4a09      	ldr	r2, [pc, #36]	; (8000bc4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ba0:	4c09      	ldr	r4, [pc, #36]	; (8000bc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ba2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba4:	e001      	b.n	8000baa <LoopFillZerobss>

08000ba6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ba6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba8:	3204      	adds	r2, #4

08000baa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000baa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bac:	d3fb      	bcc.n	8000ba6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bae:	f002 ff0f 	bl	80039d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bb2:	f7ff fc4d 	bl	8000450 <main>
  bx lr
 8000bb6:	4770      	bx	lr
  ldr r0, =_sdata
 8000bb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bbc:	200000dc 	.word	0x200000dc
  ldr r2, =_sidata
 8000bc0:	08004ba8 	.word	0x08004ba8
  ldr r2, =_sbss
 8000bc4:	200000dc 	.word	0x200000dc
  ldr r4, =_ebss
 8000bc8:	200001f8 	.word	0x200001f8

08000bcc <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bcc:	e7fe      	b.n	8000bcc <CAN1_RX1_IRQHandler>
	...

08000bd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bd4:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <HAL_Init+0x28>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a07      	ldr	r2, [pc, #28]	; (8000bf8 <HAL_Init+0x28>)
 8000bda:	f043 0310 	orr.w	r3, r3, #16
 8000bde:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be0:	2003      	movs	r0, #3
 8000be2:	f000 fd2b 	bl	800163c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000be6:	200f      	movs	r0, #15
 8000be8:	f000 f808 	bl	8000bfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bec:	f7ff fdb8 	bl	8000760 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40022000 	.word	0x40022000

08000bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c04:	4b12      	ldr	r3, [pc, #72]	; (8000c50 <HAL_InitTick+0x54>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b12      	ldr	r3, [pc, #72]	; (8000c54 <HAL_InitTick+0x58>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f000 fd43 	bl	80016a6 <HAL_SYSTICK_Config>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	e00e      	b.n	8000c48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2b0f      	cmp	r3, #15
 8000c2e:	d80a      	bhi.n	8000c46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c30:	2200      	movs	r2, #0
 8000c32:	6879      	ldr	r1, [r7, #4]
 8000c34:	f04f 30ff 	mov.w	r0, #4294967295
 8000c38:	f000 fd0b 	bl	8001652 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c3c:	4a06      	ldr	r2, [pc, #24]	; (8000c58 <HAL_InitTick+0x5c>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c42:	2300      	movs	r3, #0
 8000c44:	e000      	b.n	8000c48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3708      	adds	r7, #8
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000068 	.word	0x20000068
 8000c54:	20000074 	.word	0x20000074
 8000c58:	20000070 	.word	0x20000070

08000c5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <HAL_IncTick+0x1c>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	461a      	mov	r2, r3
 8000c66:	4b05      	ldr	r3, [pc, #20]	; (8000c7c <HAL_IncTick+0x20>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	4a03      	ldr	r2, [pc, #12]	; (8000c7c <HAL_IncTick+0x20>)
 8000c6e:	6013      	str	r3, [r2, #0]
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr
 8000c78:	20000074 	.word	0x20000074
 8000c7c:	200001e4 	.word	0x200001e4

08000c80 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  return uwTick;
 8000c84:	4b02      	ldr	r3, [pc, #8]	; (8000c90 <HAL_GetTick+0x10>)
 8000c86:	681b      	ldr	r3, [r3, #0]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr
 8000c90:	200001e4 	.word	0x200001e4

08000c94 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d101      	bne.n	8000cb6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e0be      	b.n	8000e34 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d109      	bne.n	8000cd8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f7ff fd76 	bl	80007c4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f000 fb99 	bl	8001410 <ADC_ConversionStop_Disable>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ce6:	f003 0310 	and.w	r3, r3, #16
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	f040 8099 	bne.w	8000e22 <HAL_ADC_Init+0x18e>
 8000cf0:	7dfb      	ldrb	r3, [r7, #23]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f040 8095 	bne.w	8000e22 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cfc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000d00:	f023 0302 	bic.w	r3, r3, #2
 8000d04:	f043 0202 	orr.w	r2, r3, #2
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d14:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	7b1b      	ldrb	r3, [r3, #12]
 8000d1a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d1c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d2c:	d003      	beq.n	8000d36 <HAL_ADC_Init+0xa2>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d102      	bne.n	8000d3c <HAL_ADC_Init+0xa8>
 8000d36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d3a:	e000      	b.n	8000d3e <HAL_ADC_Init+0xaa>
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	7d1b      	ldrb	r3, [r3, #20]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d119      	bne.n	8000d80 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	7b1b      	ldrb	r3, [r3, #12]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d109      	bne.n	8000d68 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	3b01      	subs	r3, #1
 8000d5a:	035a      	lsls	r2, r3, #13
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d64:	613b      	str	r3, [r7, #16]
 8000d66:	e00b      	b.n	8000d80 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d6c:	f043 0220 	orr.w	r2, r3, #32
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d78:	f043 0201 	orr.w	r2, r3, #1
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	430a      	orrs	r2, r1
 8000d92:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	689a      	ldr	r2, [r3, #8]
 8000d9a:	4b28      	ldr	r3, [pc, #160]	; (8000e3c <HAL_ADC_Init+0x1a8>)
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	6812      	ldr	r2, [r2, #0]
 8000da2:	68b9      	ldr	r1, [r7, #8]
 8000da4:	430b      	orrs	r3, r1
 8000da6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000db0:	d003      	beq.n	8000dba <HAL_ADC_Init+0x126>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d104      	bne.n	8000dc4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	691b      	ldr	r3, [r3, #16]
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	051b      	lsls	r3, r3, #20
 8000dc2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dca:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	430a      	orrs	r2, r1
 8000dd6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	689a      	ldr	r2, [r3, #8]
 8000dde:	4b18      	ldr	r3, [pc, #96]	; (8000e40 <HAL_ADC_Init+0x1ac>)
 8000de0:	4013      	ands	r3, r2
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d10b      	bne.n	8000e00 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2200      	movs	r2, #0
 8000dec:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000df2:	f023 0303 	bic.w	r3, r3, #3
 8000df6:	f043 0201 	orr.w	r2, r3, #1
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000dfe:	e018      	b.n	8000e32 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e04:	f023 0312 	bic.w	r3, r3, #18
 8000e08:	f043 0210 	orr.w	r2, r3, #16
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e14:	f043 0201 	orr.w	r2, r3, #1
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e20:	e007      	b.n	8000e32 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e26:	f043 0210 	orr.w	r2, r3, #16
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3718      	adds	r7, #24
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	ffe1f7fd 	.word	0xffe1f7fd
 8000e40:	ff1f0efe 	.word	0xff1f0efe

08000e44 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d101      	bne.n	8000e5e <HAL_ADC_Start_IT+0x1a>
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	e0a0      	b.n	8000fa0 <HAL_ADC_Start_IT+0x15c>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2201      	movs	r2, #1
 8000e62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f000 fa78 	bl	800135c <ADC_Enable>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000e70:	7bfb      	ldrb	r3, [r7, #15]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	f040 808f 	bne.w	8000f96 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e7c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000e80:	f023 0301 	bic.w	r3, r3, #1
 8000e84:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a45      	ldr	r2, [pc, #276]	; (8000fa8 <HAL_ADC_Start_IT+0x164>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d105      	bne.n	8000ea2 <HAL_ADC_Start_IT+0x5e>
 8000e96:	4b45      	ldr	r3, [pc, #276]	; (8000fac <HAL_ADC_Start_IT+0x168>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d115      	bne.n	8000ece <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d026      	beq.n	8000f0a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ec0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ec4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ecc:	e01d      	b.n	8000f0a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ed2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a33      	ldr	r2, [pc, #204]	; (8000fac <HAL_ADC_Start_IT+0x168>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d004      	beq.n	8000eee <HAL_ADC_Start_IT+0xaa>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a2f      	ldr	r2, [pc, #188]	; (8000fa8 <HAL_ADC_Start_IT+0x164>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d10d      	bne.n	8000f0a <HAL_ADC_Start_IT+0xc6>
 8000eee:	4b2f      	ldr	r3, [pc, #188]	; (8000fac <HAL_ADC_Start_IT+0x168>)
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d007      	beq.n	8000f0a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000efe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f02:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d006      	beq.n	8000f24 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f1a:	f023 0206 	bic.w	r2, r3, #6
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f22:	e002      	b.n	8000f2a <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2200      	movs	r2, #0
 8000f28:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f06f 0202 	mvn.w	r2, #2
 8000f3a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	685a      	ldr	r2, [r3, #4]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f042 0220 	orr.w	r2, r2, #32
 8000f4a:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000f56:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000f5a:	d113      	bne.n	8000f84 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000f60:	4a11      	ldr	r2, [pc, #68]	; (8000fa8 <HAL_ADC_Start_IT+0x164>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d105      	bne.n	8000f72 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000f66:	4b11      	ldr	r3, [pc, #68]	; (8000fac <HAL_ADC_Start_IT+0x168>)
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d108      	bne.n	8000f84 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	689a      	ldr	r2, [r3, #8]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	e00c      	b.n	8000f9e <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	689a      	ldr	r2, [r3, #8]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	e003      	b.n	8000f9e <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40012800 	.word	0x40012800
 8000fac:	40012400 	.word	0x40012400

08000fb0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr

08000fc8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	f003 0320 	and.w	r3, r3, #32
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d03e      	beq.n	8001068 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	f003 0302 	and.w	r3, r3, #2
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d039      	beq.n	8001068 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ff8:	f003 0310 	and.w	r3, r3, #16
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d105      	bne.n	800100c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001004:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001016:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800101a:	d11d      	bne.n	8001058 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001020:	2b00      	cmp	r3, #0
 8001022:	d119      	bne.n	8001058 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f022 0220 	bic.w	r2, r2, #32
 8001032:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001038:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001044:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d105      	bne.n	8001058 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001050:	f043 0201 	orr.w	r2, r3, #1
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f000 f874 	bl	8001146 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f06f 0212 	mvn.w	r2, #18
 8001066:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800106e:	2b00      	cmp	r3, #0
 8001070:	d04d      	beq.n	800110e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	f003 0304 	and.w	r3, r3, #4
 8001078:	2b00      	cmp	r3, #0
 800107a:	d048      	beq.n	800110e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001080:	f003 0310 	and.w	r3, r3, #16
 8001084:	2b00      	cmp	r3, #0
 8001086:	d105      	bne.n	8001094 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800108c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800109e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80010a2:	d012      	beq.n	80010ca <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d125      	bne.n	80010fe <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80010bc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80010c0:	d11d      	bne.n	80010fe <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d119      	bne.n	80010fe <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	685a      	ldr	r2, [r3, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010d8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d105      	bne.n	80010fe <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010f6:	f043 0201 	orr.w	r2, r3, #1
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f000 f9c7 	bl	8001492 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f06f 020c 	mvn.w	r2, #12
 800110c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001114:	2b00      	cmp	r3, #0
 8001116:	d012      	beq.n	800113e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	2b00      	cmp	r3, #0
 8001120:	d00d      	beq.n	800113e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001126:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f000 f812 	bl	8001158 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f06f 0201 	mvn.w	r2, #1
 800113c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800113e:	bf00      	nop
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	bc80      	pop	{r7}
 8001168:	4770      	bx	lr
	...

0800116c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001176:	2300      	movs	r3, #0
 8001178:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800117a:	2300      	movs	r3, #0
 800117c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001184:	2b01      	cmp	r3, #1
 8001186:	d101      	bne.n	800118c <HAL_ADC_ConfigChannel+0x20>
 8001188:	2302      	movs	r3, #2
 800118a:	e0dc      	b.n	8001346 <HAL_ADC_ConfigChannel+0x1da>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2201      	movs	r2, #1
 8001190:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	2b06      	cmp	r3, #6
 800119a:	d81c      	bhi.n	80011d6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685a      	ldr	r2, [r3, #4]
 80011a6:	4613      	mov	r3, r2
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	4413      	add	r3, r2
 80011ac:	3b05      	subs	r3, #5
 80011ae:	221f      	movs	r2, #31
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	4019      	ands	r1, r3
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	6818      	ldr	r0, [r3, #0]
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685a      	ldr	r2, [r3, #4]
 80011c0:	4613      	mov	r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	4413      	add	r3, r2
 80011c6:	3b05      	subs	r3, #5
 80011c8:	fa00 f203 	lsl.w	r2, r0, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	430a      	orrs	r2, r1
 80011d2:	635a      	str	r2, [r3, #52]	; 0x34
 80011d4:	e03c      	b.n	8001250 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	2b0c      	cmp	r3, #12
 80011dc:	d81c      	bhi.n	8001218 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685a      	ldr	r2, [r3, #4]
 80011e8:	4613      	mov	r3, r2
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4413      	add	r3, r2
 80011ee:	3b23      	subs	r3, #35	; 0x23
 80011f0:	221f      	movs	r2, #31
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	43db      	mvns	r3, r3
 80011f8:	4019      	ands	r1, r3
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	6818      	ldr	r0, [r3, #0]
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685a      	ldr	r2, [r3, #4]
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	3b23      	subs	r3, #35	; 0x23
 800120a:	fa00 f203 	lsl.w	r2, r0, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	430a      	orrs	r2, r1
 8001214:	631a      	str	r2, [r3, #48]	; 0x30
 8001216:	e01b      	b.n	8001250 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685a      	ldr	r2, [r3, #4]
 8001222:	4613      	mov	r3, r2
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4413      	add	r3, r2
 8001228:	3b41      	subs	r3, #65	; 0x41
 800122a:	221f      	movs	r2, #31
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	43db      	mvns	r3, r3
 8001232:	4019      	ands	r1, r3
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	6818      	ldr	r0, [r3, #0]
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685a      	ldr	r2, [r3, #4]
 800123c:	4613      	mov	r3, r2
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	4413      	add	r3, r2
 8001242:	3b41      	subs	r3, #65	; 0x41
 8001244:	fa00 f203 	lsl.w	r2, r0, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	430a      	orrs	r2, r1
 800124e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b09      	cmp	r3, #9
 8001256:	d91c      	bls.n	8001292 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	68d9      	ldr	r1, [r3, #12]
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	4613      	mov	r3, r2
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	4413      	add	r3, r2
 8001268:	3b1e      	subs	r3, #30
 800126a:	2207      	movs	r2, #7
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	43db      	mvns	r3, r3
 8001272:	4019      	ands	r1, r3
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	6898      	ldr	r0, [r3, #8]
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	4613      	mov	r3, r2
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	4413      	add	r3, r2
 8001282:	3b1e      	subs	r3, #30
 8001284:	fa00 f203 	lsl.w	r2, r0, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	430a      	orrs	r2, r1
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	e019      	b.n	80012c6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	6919      	ldr	r1, [r3, #16]
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4613      	mov	r3, r2
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	4413      	add	r3, r2
 80012a2:	2207      	movs	r2, #7
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	43db      	mvns	r3, r3
 80012aa:	4019      	ands	r1, r3
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	6898      	ldr	r0, [r3, #8]
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	4613      	mov	r3, r2
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4413      	add	r3, r2
 80012ba:	fa00 f203 	lsl.w	r2, r0, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	430a      	orrs	r2, r1
 80012c4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b10      	cmp	r3, #16
 80012cc:	d003      	beq.n	80012d6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80012d2:	2b11      	cmp	r3, #17
 80012d4:	d132      	bne.n	800133c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a1d      	ldr	r2, [pc, #116]	; (8001350 <HAL_ADC_ConfigChannel+0x1e4>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d125      	bne.n	800132c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d126      	bne.n	800133c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	689a      	ldr	r2, [r3, #8]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80012fc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2b10      	cmp	r3, #16
 8001304:	d11a      	bne.n	800133c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001306:	4b13      	ldr	r3, [pc, #76]	; (8001354 <HAL_ADC_ConfigChannel+0x1e8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a13      	ldr	r2, [pc, #76]	; (8001358 <HAL_ADC_ConfigChannel+0x1ec>)
 800130c:	fba2 2303 	umull	r2, r3, r2, r3
 8001310:	0c9a      	lsrs	r2, r3, #18
 8001312:	4613      	mov	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	4413      	add	r3, r2
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800131c:	e002      	b.n	8001324 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	3b01      	subs	r3, #1
 8001322:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f9      	bne.n	800131e <HAL_ADC_ConfigChannel+0x1b2>
 800132a:	e007      	b.n	800133c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001330:	f043 0220 	orr.w	r2, r3, #32
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001344:	7bfb      	ldrb	r3, [r7, #15]
}
 8001346:	4618      	mov	r0, r3
 8001348:	3714      	adds	r7, #20
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	40012400 	.word	0x40012400
 8001354:	20000068 	.word	0x20000068
 8001358:	431bde83 	.word	0x431bde83

0800135c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001364:	2300      	movs	r3, #0
 8001366:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001368:	2300      	movs	r3, #0
 800136a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	f003 0301 	and.w	r3, r3, #1
 8001376:	2b01      	cmp	r3, #1
 8001378:	d040      	beq.n	80013fc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	689a      	ldr	r2, [r3, #8]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f042 0201 	orr.w	r2, r2, #1
 8001388:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800138a:	4b1f      	ldr	r3, [pc, #124]	; (8001408 <ADC_Enable+0xac>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a1f      	ldr	r2, [pc, #124]	; (800140c <ADC_Enable+0xb0>)
 8001390:	fba2 2303 	umull	r2, r3, r2, r3
 8001394:	0c9b      	lsrs	r3, r3, #18
 8001396:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001398:	e002      	b.n	80013a0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	3b01      	subs	r3, #1
 800139e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f9      	bne.n	800139a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80013a6:	f7ff fc6b 	bl	8000c80 <HAL_GetTick>
 80013aa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80013ac:	e01f      	b.n	80013ee <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013ae:	f7ff fc67 	bl	8000c80 <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d918      	bls.n	80013ee <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d011      	beq.n	80013ee <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013ce:	f043 0210 	orr.w	r2, r3, #16
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013da:	f043 0201 	orr.w	r2, r3, #1
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e007      	b.n	80013fe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f003 0301 	and.w	r3, r3, #1
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d1d8      	bne.n	80013ae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000068 	.word	0x20000068
 800140c:	431bde83 	.word	0x431bde83

08001410 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	2b01      	cmp	r3, #1
 8001428:	d12e      	bne.n	8001488 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	689a      	ldr	r2, [r3, #8]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f022 0201 	bic.w	r2, r2, #1
 8001438:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800143a:	f7ff fc21 	bl	8000c80 <HAL_GetTick>
 800143e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001440:	e01b      	b.n	800147a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001442:	f7ff fc1d 	bl	8000c80 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d914      	bls.n	800147a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b01      	cmp	r3, #1
 800145c:	d10d      	bne.n	800147a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001462:	f043 0210 	orr.w	r2, r3, #16
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146e:	f043 0201 	orr.w	r2, r3, #1
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e007      	b.n	800148a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 0301 	and.w	r3, r3, #1
 8001484:	2b01      	cmp	r3, #1
 8001486:	d0dc      	beq.n	8001442 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001492:	b480      	push	{r7}
 8001494:	b083      	sub	sp, #12
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr

080014a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <__NVIC_SetPriorityGrouping+0x44>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014c0:	4013      	ands	r3, r2
 80014c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014d6:	4a04      	ldr	r2, [pc, #16]	; (80014e8 <__NVIC_SetPriorityGrouping+0x44>)
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	60d3      	str	r3, [r2, #12]
}
 80014dc:	bf00      	nop
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bc80      	pop	{r7}
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f0:	4b04      	ldr	r3, [pc, #16]	; (8001504 <__NVIC_GetPriorityGrouping+0x18>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	0a1b      	lsrs	r3, r3, #8
 80014f6:	f003 0307 	and.w	r3, r3, #7
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	e000ed00 	.word	0xe000ed00

08001508 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001516:	2b00      	cmp	r3, #0
 8001518:	db0b      	blt.n	8001532 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	f003 021f 	and.w	r2, r3, #31
 8001520:	4906      	ldr	r1, [pc, #24]	; (800153c <__NVIC_EnableIRQ+0x34>)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	095b      	lsrs	r3, r3, #5
 8001528:	2001      	movs	r0, #1
 800152a:	fa00 f202 	lsl.w	r2, r0, r2
 800152e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr
 800153c:	e000e100 	.word	0xe000e100

08001540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	6039      	str	r1, [r7, #0]
 800154a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800154c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001550:	2b00      	cmp	r3, #0
 8001552:	db0a      	blt.n	800156a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	b2da      	uxtb	r2, r3
 8001558:	490c      	ldr	r1, [pc, #48]	; (800158c <__NVIC_SetPriority+0x4c>)
 800155a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155e:	0112      	lsls	r2, r2, #4
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	440b      	add	r3, r1
 8001564:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001568:	e00a      	b.n	8001580 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4908      	ldr	r1, [pc, #32]	; (8001590 <__NVIC_SetPriority+0x50>)
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	f003 030f 	and.w	r3, r3, #15
 8001576:	3b04      	subs	r3, #4
 8001578:	0112      	lsls	r2, r2, #4
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	440b      	add	r3, r1
 800157e:	761a      	strb	r2, [r3, #24]
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e000e100 	.word	0xe000e100
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001594:	b480      	push	{r7}
 8001596:	b089      	sub	sp, #36	; 0x24
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	f1c3 0307 	rsb	r3, r3, #7
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	bf28      	it	cs
 80015b2:	2304      	movcs	r3, #4
 80015b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	3304      	adds	r3, #4
 80015ba:	2b06      	cmp	r3, #6
 80015bc:	d902      	bls.n	80015c4 <NVIC_EncodePriority+0x30>
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3b03      	subs	r3, #3
 80015c2:	e000      	b.n	80015c6 <NVIC_EncodePriority+0x32>
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	43da      	mvns	r2, r3
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	401a      	ands	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015dc:	f04f 31ff 	mov.w	r1, #4294967295
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	fa01 f303 	lsl.w	r3, r1, r3
 80015e6:	43d9      	mvns	r1, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ec:	4313      	orrs	r3, r2
         );
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3724      	adds	r7, #36	; 0x24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001608:	d301      	bcc.n	800160e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800160a:	2301      	movs	r3, #1
 800160c:	e00f      	b.n	800162e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800160e:	4a0a      	ldr	r2, [pc, #40]	; (8001638 <SysTick_Config+0x40>)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3b01      	subs	r3, #1
 8001614:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001616:	210f      	movs	r1, #15
 8001618:	f04f 30ff 	mov.w	r0, #4294967295
 800161c:	f7ff ff90 	bl	8001540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001620:	4b05      	ldr	r3, [pc, #20]	; (8001638 <SysTick_Config+0x40>)
 8001622:	2200      	movs	r2, #0
 8001624:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001626:	4b04      	ldr	r3, [pc, #16]	; (8001638 <SysTick_Config+0x40>)
 8001628:	2207      	movs	r2, #7
 800162a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	e000e010 	.word	0xe000e010

0800163c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ff2d 	bl	80014a4 <__NVIC_SetPriorityGrouping>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001652:	b580      	push	{r7, lr}
 8001654:	b086      	sub	sp, #24
 8001656:	af00      	add	r7, sp, #0
 8001658:	4603      	mov	r3, r0
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
 800165e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001664:	f7ff ff42 	bl	80014ec <__NVIC_GetPriorityGrouping>
 8001668:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	68b9      	ldr	r1, [r7, #8]
 800166e:	6978      	ldr	r0, [r7, #20]
 8001670:	f7ff ff90 	bl	8001594 <NVIC_EncodePriority>
 8001674:	4602      	mov	r2, r0
 8001676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167a:	4611      	mov	r1, r2
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff ff5f 	bl	8001540 <__NVIC_SetPriority>
}
 8001682:	bf00      	nop
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
 8001690:	4603      	mov	r3, r0
 8001692:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001698:	4618      	mov	r0, r3
 800169a:	f7ff ff35 	bl	8001508 <__NVIC_EnableIRQ>
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b082      	sub	sp, #8
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7ff ffa2 	bl	80015f8 <SysTick_Config>
 80016b4:	4603      	mov	r3, r0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016be:	b480      	push	{r7}
 80016c0:	b085      	sub	sp, #20
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016c6:	2300      	movs	r3, #0
 80016c8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d008      	beq.n	80016e8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2204      	movs	r2, #4
 80016da:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e020      	b.n	800172a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f022 020e 	bic.w	r2, r2, #14
 80016f6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f022 0201 	bic.w	r2, r2, #1
 8001706:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001710:	2101      	movs	r1, #1
 8001712:	fa01 f202 	lsl.w	r2, r1, r2
 8001716:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2201      	movs	r2, #1
 800171c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001728:	7bfb      	ldrb	r3, [r7, #15]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800173c:	2300      	movs	r3, #0
 800173e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001746:	b2db      	uxtb	r3, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d005      	beq.n	8001758 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2204      	movs	r2, #4
 8001750:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	73fb      	strb	r3, [r7, #15]
 8001756:	e051      	b.n	80017fc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f022 020e 	bic.w	r2, r2, #14
 8001766:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f022 0201 	bic.w	r2, r2, #1
 8001776:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a22      	ldr	r2, [pc, #136]	; (8001808 <HAL_DMA_Abort_IT+0xd4>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d029      	beq.n	80017d6 <HAL_DMA_Abort_IT+0xa2>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a21      	ldr	r2, [pc, #132]	; (800180c <HAL_DMA_Abort_IT+0xd8>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d022      	beq.n	80017d2 <HAL_DMA_Abort_IT+0x9e>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a1f      	ldr	r2, [pc, #124]	; (8001810 <HAL_DMA_Abort_IT+0xdc>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d01a      	beq.n	80017cc <HAL_DMA_Abort_IT+0x98>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a1e      	ldr	r2, [pc, #120]	; (8001814 <HAL_DMA_Abort_IT+0xe0>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d012      	beq.n	80017c6 <HAL_DMA_Abort_IT+0x92>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a1c      	ldr	r2, [pc, #112]	; (8001818 <HAL_DMA_Abort_IT+0xe4>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d00a      	beq.n	80017c0 <HAL_DMA_Abort_IT+0x8c>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a1b      	ldr	r2, [pc, #108]	; (800181c <HAL_DMA_Abort_IT+0xe8>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d102      	bne.n	80017ba <HAL_DMA_Abort_IT+0x86>
 80017b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80017b8:	e00e      	b.n	80017d8 <HAL_DMA_Abort_IT+0xa4>
 80017ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80017be:	e00b      	b.n	80017d8 <HAL_DMA_Abort_IT+0xa4>
 80017c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017c4:	e008      	b.n	80017d8 <HAL_DMA_Abort_IT+0xa4>
 80017c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ca:	e005      	b.n	80017d8 <HAL_DMA_Abort_IT+0xa4>
 80017cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017d0:	e002      	b.n	80017d8 <HAL_DMA_Abort_IT+0xa4>
 80017d2:	2310      	movs	r3, #16
 80017d4:	e000      	b.n	80017d8 <HAL_DMA_Abort_IT+0xa4>
 80017d6:	2301      	movs	r3, #1
 80017d8:	4a11      	ldr	r2, [pc, #68]	; (8001820 <HAL_DMA_Abort_IT+0xec>)
 80017da:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2201      	movs	r2, #1
 80017e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d003      	beq.n	80017fc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	4798      	blx	r3
    } 
  }
  return status;
 80017fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40020008 	.word	0x40020008
 800180c:	4002001c 	.word	0x4002001c
 8001810:	40020030 	.word	0x40020030
 8001814:	40020044 	.word	0x40020044
 8001818:	40020058 	.word	0x40020058
 800181c:	4002006c 	.word	0x4002006c
 8001820:	40020000 	.word	0x40020000

08001824 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001824:	b480      	push	{r7}
 8001826:	b08b      	sub	sp, #44	; 0x2c
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800182e:	2300      	movs	r3, #0
 8001830:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001832:	2300      	movs	r3, #0
 8001834:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001836:	e148      	b.n	8001aca <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001838:	2201      	movs	r2, #1
 800183a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	69fa      	ldr	r2, [r7, #28]
 8001848:	4013      	ands	r3, r2
 800184a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	429a      	cmp	r2, r3
 8001852:	f040 8137 	bne.w	8001ac4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	4aa3      	ldr	r2, [pc, #652]	; (8001ae8 <HAL_GPIO_Init+0x2c4>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d05e      	beq.n	800191e <HAL_GPIO_Init+0xfa>
 8001860:	4aa1      	ldr	r2, [pc, #644]	; (8001ae8 <HAL_GPIO_Init+0x2c4>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d875      	bhi.n	8001952 <HAL_GPIO_Init+0x12e>
 8001866:	4aa1      	ldr	r2, [pc, #644]	; (8001aec <HAL_GPIO_Init+0x2c8>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d058      	beq.n	800191e <HAL_GPIO_Init+0xfa>
 800186c:	4a9f      	ldr	r2, [pc, #636]	; (8001aec <HAL_GPIO_Init+0x2c8>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d86f      	bhi.n	8001952 <HAL_GPIO_Init+0x12e>
 8001872:	4a9f      	ldr	r2, [pc, #636]	; (8001af0 <HAL_GPIO_Init+0x2cc>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d052      	beq.n	800191e <HAL_GPIO_Init+0xfa>
 8001878:	4a9d      	ldr	r2, [pc, #628]	; (8001af0 <HAL_GPIO_Init+0x2cc>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d869      	bhi.n	8001952 <HAL_GPIO_Init+0x12e>
 800187e:	4a9d      	ldr	r2, [pc, #628]	; (8001af4 <HAL_GPIO_Init+0x2d0>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d04c      	beq.n	800191e <HAL_GPIO_Init+0xfa>
 8001884:	4a9b      	ldr	r2, [pc, #620]	; (8001af4 <HAL_GPIO_Init+0x2d0>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d863      	bhi.n	8001952 <HAL_GPIO_Init+0x12e>
 800188a:	4a9b      	ldr	r2, [pc, #620]	; (8001af8 <HAL_GPIO_Init+0x2d4>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d046      	beq.n	800191e <HAL_GPIO_Init+0xfa>
 8001890:	4a99      	ldr	r2, [pc, #612]	; (8001af8 <HAL_GPIO_Init+0x2d4>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d85d      	bhi.n	8001952 <HAL_GPIO_Init+0x12e>
 8001896:	2b12      	cmp	r3, #18
 8001898:	d82a      	bhi.n	80018f0 <HAL_GPIO_Init+0xcc>
 800189a:	2b12      	cmp	r3, #18
 800189c:	d859      	bhi.n	8001952 <HAL_GPIO_Init+0x12e>
 800189e:	a201      	add	r2, pc, #4	; (adr r2, 80018a4 <HAL_GPIO_Init+0x80>)
 80018a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a4:	0800191f 	.word	0x0800191f
 80018a8:	080018f9 	.word	0x080018f9
 80018ac:	0800190b 	.word	0x0800190b
 80018b0:	0800194d 	.word	0x0800194d
 80018b4:	08001953 	.word	0x08001953
 80018b8:	08001953 	.word	0x08001953
 80018bc:	08001953 	.word	0x08001953
 80018c0:	08001953 	.word	0x08001953
 80018c4:	08001953 	.word	0x08001953
 80018c8:	08001953 	.word	0x08001953
 80018cc:	08001953 	.word	0x08001953
 80018d0:	08001953 	.word	0x08001953
 80018d4:	08001953 	.word	0x08001953
 80018d8:	08001953 	.word	0x08001953
 80018dc:	08001953 	.word	0x08001953
 80018e0:	08001953 	.word	0x08001953
 80018e4:	08001953 	.word	0x08001953
 80018e8:	08001901 	.word	0x08001901
 80018ec:	08001915 	.word	0x08001915
 80018f0:	4a82      	ldr	r2, [pc, #520]	; (8001afc <HAL_GPIO_Init+0x2d8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d013      	beq.n	800191e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018f6:	e02c      	b.n	8001952 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	623b      	str	r3, [r7, #32]
          break;
 80018fe:	e029      	b.n	8001954 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	3304      	adds	r3, #4
 8001906:	623b      	str	r3, [r7, #32]
          break;
 8001908:	e024      	b.n	8001954 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	3308      	adds	r3, #8
 8001910:	623b      	str	r3, [r7, #32]
          break;
 8001912:	e01f      	b.n	8001954 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	330c      	adds	r3, #12
 800191a:	623b      	str	r3, [r7, #32]
          break;
 800191c:	e01a      	b.n	8001954 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d102      	bne.n	800192c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001926:	2304      	movs	r3, #4
 8001928:	623b      	str	r3, [r7, #32]
          break;
 800192a:	e013      	b.n	8001954 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d105      	bne.n	8001940 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001934:	2308      	movs	r3, #8
 8001936:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	69fa      	ldr	r2, [r7, #28]
 800193c:	611a      	str	r2, [r3, #16]
          break;
 800193e:	e009      	b.n	8001954 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001940:	2308      	movs	r3, #8
 8001942:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	69fa      	ldr	r2, [r7, #28]
 8001948:	615a      	str	r2, [r3, #20]
          break;
 800194a:	e003      	b.n	8001954 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800194c:	2300      	movs	r3, #0
 800194e:	623b      	str	r3, [r7, #32]
          break;
 8001950:	e000      	b.n	8001954 <HAL_GPIO_Init+0x130>
          break;
 8001952:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	2bff      	cmp	r3, #255	; 0xff
 8001958:	d801      	bhi.n	800195e <HAL_GPIO_Init+0x13a>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	e001      	b.n	8001962 <HAL_GPIO_Init+0x13e>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3304      	adds	r3, #4
 8001962:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	2bff      	cmp	r3, #255	; 0xff
 8001968:	d802      	bhi.n	8001970 <HAL_GPIO_Init+0x14c>
 800196a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	e002      	b.n	8001976 <HAL_GPIO_Init+0x152>
 8001970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001972:	3b08      	subs	r3, #8
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	210f      	movs	r1, #15
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	fa01 f303 	lsl.w	r3, r1, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	401a      	ands	r2, r3
 8001988:	6a39      	ldr	r1, [r7, #32]
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	fa01 f303 	lsl.w	r3, r1, r3
 8001990:	431a      	orrs	r2, r3
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f000 8090 	beq.w	8001ac4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019a4:	4b56      	ldr	r3, [pc, #344]	; (8001b00 <HAL_GPIO_Init+0x2dc>)
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	4a55      	ldr	r2, [pc, #340]	; (8001b00 <HAL_GPIO_Init+0x2dc>)
 80019aa:	f043 0301 	orr.w	r3, r3, #1
 80019ae:	6193      	str	r3, [r2, #24]
 80019b0:	4b53      	ldr	r3, [pc, #332]	; (8001b00 <HAL_GPIO_Init+0x2dc>)
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019bc:	4a51      	ldr	r2, [pc, #324]	; (8001b04 <HAL_GPIO_Init+0x2e0>)
 80019be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c0:	089b      	lsrs	r3, r3, #2
 80019c2:	3302      	adds	r3, #2
 80019c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019cc:	f003 0303 	and.w	r3, r3, #3
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	220f      	movs	r2, #15
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43db      	mvns	r3, r3
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	4013      	ands	r3, r2
 80019de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a49      	ldr	r2, [pc, #292]	; (8001b08 <HAL_GPIO_Init+0x2e4>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d00d      	beq.n	8001a04 <HAL_GPIO_Init+0x1e0>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4a48      	ldr	r2, [pc, #288]	; (8001b0c <HAL_GPIO_Init+0x2e8>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d007      	beq.n	8001a00 <HAL_GPIO_Init+0x1dc>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a47      	ldr	r2, [pc, #284]	; (8001b10 <HAL_GPIO_Init+0x2ec>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d101      	bne.n	80019fc <HAL_GPIO_Init+0x1d8>
 80019f8:	2302      	movs	r3, #2
 80019fa:	e004      	b.n	8001a06 <HAL_GPIO_Init+0x1e2>
 80019fc:	2303      	movs	r3, #3
 80019fe:	e002      	b.n	8001a06 <HAL_GPIO_Init+0x1e2>
 8001a00:	2301      	movs	r3, #1
 8001a02:	e000      	b.n	8001a06 <HAL_GPIO_Init+0x1e2>
 8001a04:	2300      	movs	r3, #0
 8001a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a08:	f002 0203 	and.w	r2, r2, #3
 8001a0c:	0092      	lsls	r2, r2, #2
 8001a0e:	4093      	lsls	r3, r2
 8001a10:	68fa      	ldr	r2, [r7, #12]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a16:	493b      	ldr	r1, [pc, #236]	; (8001b04 <HAL_GPIO_Init+0x2e0>)
 8001a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1a:	089b      	lsrs	r3, r3, #2
 8001a1c:	3302      	adds	r3, #2
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d006      	beq.n	8001a3e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a30:	4b38      	ldr	r3, [pc, #224]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a32:	689a      	ldr	r2, [r3, #8]
 8001a34:	4937      	ldr	r1, [pc, #220]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	608b      	str	r3, [r1, #8]
 8001a3c:	e006      	b.n	8001a4c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a3e:	4b35      	ldr	r3, [pc, #212]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a40:	689a      	ldr	r2, [r3, #8]
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	43db      	mvns	r3, r3
 8001a46:	4933      	ldr	r1, [pc, #204]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d006      	beq.n	8001a66 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a58:	4b2e      	ldr	r3, [pc, #184]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a5a:	68da      	ldr	r2, [r3, #12]
 8001a5c:	492d      	ldr	r1, [pc, #180]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	60cb      	str	r3, [r1, #12]
 8001a64:	e006      	b.n	8001a74 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a66:	4b2b      	ldr	r3, [pc, #172]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a68:	68da      	ldr	r2, [r3, #12]
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	4929      	ldr	r1, [pc, #164]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a70:	4013      	ands	r3, r2
 8001a72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d006      	beq.n	8001a8e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a80:	4b24      	ldr	r3, [pc, #144]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a82:	685a      	ldr	r2, [r3, #4]
 8001a84:	4923      	ldr	r1, [pc, #140]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	604b      	str	r3, [r1, #4]
 8001a8c:	e006      	b.n	8001a9c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a8e:	4b21      	ldr	r3, [pc, #132]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a90:	685a      	ldr	r2, [r3, #4]
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	43db      	mvns	r3, r3
 8001a96:	491f      	ldr	r1, [pc, #124]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001a98:	4013      	ands	r3, r2
 8001a9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d006      	beq.n	8001ab6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001aa8:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4919      	ldr	r1, [pc, #100]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	600b      	str	r3, [r1, #0]
 8001ab4:	e006      	b.n	8001ac4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ab6:	4b17      	ldr	r3, [pc, #92]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	43db      	mvns	r3, r3
 8001abe:	4915      	ldr	r1, [pc, #84]	; (8001b14 <HAL_GPIO_Init+0x2f0>)
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f47f aeaf 	bne.w	8001838 <HAL_GPIO_Init+0x14>
  }
}
 8001ada:	bf00      	nop
 8001adc:	bf00      	nop
 8001ade:	372c      	adds	r7, #44	; 0x2c
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bc80      	pop	{r7}
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	10320000 	.word	0x10320000
 8001aec:	10310000 	.word	0x10310000
 8001af0:	10220000 	.word	0x10220000
 8001af4:	10210000 	.word	0x10210000
 8001af8:	10120000 	.word	0x10120000
 8001afc:	10110000 	.word	0x10110000
 8001b00:	40021000 	.word	0x40021000
 8001b04:	40010000 	.word	0x40010000
 8001b08:	40010800 	.word	0x40010800
 8001b0c:	40010c00 	.word	0x40010c00
 8001b10:	40011000 	.word	0x40011000
 8001b14:	40010400 	.word	0x40010400

08001b18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	807b      	strh	r3, [r7, #2]
 8001b24:	4613      	mov	r3, r2
 8001b26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b28:	787b      	ldrb	r3, [r7, #1]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b2e:	887a      	ldrh	r2, [r7, #2]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b34:	e003      	b.n	8001b3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b36:	887b      	ldrh	r3, [r7, #2]
 8001b38:	041a      	lsls	r2, r3, #16
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	611a      	str	r2, [r3, #16]
}
 8001b3e:	bf00      	nop
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr

08001b48 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b5a:	887a      	ldrh	r2, [r7, #2]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	041a      	lsls	r2, r3, #16
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	43d9      	mvns	r1, r3
 8001b66:	887b      	ldrh	r3, [r7, #2]
 8001b68:	400b      	ands	r3, r1
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	611a      	str	r2, [r3, #16]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr
	...

08001b7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e26c      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f000 8087 	beq.w	8001caa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b9c:	4b92      	ldr	r3, [pc, #584]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f003 030c 	and.w	r3, r3, #12
 8001ba4:	2b04      	cmp	r3, #4
 8001ba6:	d00c      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ba8:	4b8f      	ldr	r3, [pc, #572]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f003 030c 	and.w	r3, r3, #12
 8001bb0:	2b08      	cmp	r3, #8
 8001bb2:	d112      	bne.n	8001bda <HAL_RCC_OscConfig+0x5e>
 8001bb4:	4b8c      	ldr	r3, [pc, #560]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bc0:	d10b      	bne.n	8001bda <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc2:	4b89      	ldr	r3, [pc, #548]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d06c      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x12c>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d168      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e246      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be2:	d106      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x76>
 8001be4:	4b80      	ldr	r3, [pc, #512]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a7f      	ldr	r2, [pc, #508]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001bea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bee:	6013      	str	r3, [r2, #0]
 8001bf0:	e02e      	b.n	8001c50 <HAL_RCC_OscConfig+0xd4>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d10c      	bne.n	8001c14 <HAL_RCC_OscConfig+0x98>
 8001bfa:	4b7b      	ldr	r3, [pc, #492]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a7a      	ldr	r2, [pc, #488]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	4b78      	ldr	r3, [pc, #480]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a77      	ldr	r2, [pc, #476]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c10:	6013      	str	r3, [r2, #0]
 8001c12:	e01d      	b.n	8001c50 <HAL_RCC_OscConfig+0xd4>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c1c:	d10c      	bne.n	8001c38 <HAL_RCC_OscConfig+0xbc>
 8001c1e:	4b72      	ldr	r3, [pc, #456]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a71      	ldr	r2, [pc, #452]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c28:	6013      	str	r3, [r2, #0]
 8001c2a:	4b6f      	ldr	r3, [pc, #444]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a6e      	ldr	r2, [pc, #440]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c34:	6013      	str	r3, [r2, #0]
 8001c36:	e00b      	b.n	8001c50 <HAL_RCC_OscConfig+0xd4>
 8001c38:	4b6b      	ldr	r3, [pc, #428]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a6a      	ldr	r2, [pc, #424]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	4b68      	ldr	r3, [pc, #416]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a67      	ldr	r2, [pc, #412]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d013      	beq.n	8001c80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c58:	f7ff f812 	bl	8000c80 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c60:	f7ff f80e 	bl	8000c80 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b64      	cmp	r3, #100	; 0x64
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e1fa      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c72:	4b5d      	ldr	r3, [pc, #372]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d0f0      	beq.n	8001c60 <HAL_RCC_OscConfig+0xe4>
 8001c7e:	e014      	b.n	8001caa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c80:	f7fe fffe 	bl	8000c80 <HAL_GetTick>
 8001c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c86:	e008      	b.n	8001c9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c88:	f7fe fffa 	bl	8000c80 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b64      	cmp	r3, #100	; 0x64
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e1e6      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c9a:	4b53      	ldr	r3, [pc, #332]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f0      	bne.n	8001c88 <HAL_RCC_OscConfig+0x10c>
 8001ca6:	e000      	b.n	8001caa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d063      	beq.n	8001d7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cb6:	4b4c      	ldr	r3, [pc, #304]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f003 030c 	and.w	r3, r3, #12
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d00b      	beq.n	8001cda <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001cc2:	4b49      	ldr	r3, [pc, #292]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f003 030c 	and.w	r3, r3, #12
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	d11c      	bne.n	8001d08 <HAL_RCC_OscConfig+0x18c>
 8001cce:	4b46      	ldr	r3, [pc, #280]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d116      	bne.n	8001d08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cda:	4b43      	ldr	r3, [pc, #268]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d005      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x176>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d001      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e1ba      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf2:	4b3d      	ldr	r3, [pc, #244]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	695b      	ldr	r3, [r3, #20]
 8001cfe:	00db      	lsls	r3, r3, #3
 8001d00:	4939      	ldr	r1, [pc, #228]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001d02:	4313      	orrs	r3, r2
 8001d04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d06:	e03a      	b.n	8001d7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d020      	beq.n	8001d52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d10:	4b36      	ldr	r3, [pc, #216]	; (8001dec <HAL_RCC_OscConfig+0x270>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d16:	f7fe ffb3 	bl	8000c80 <HAL_GetTick>
 8001d1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d1c:	e008      	b.n	8001d30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d1e:	f7fe ffaf 	bl	8000c80 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d901      	bls.n	8001d30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e19b      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d30:	4b2d      	ldr	r3, [pc, #180]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0f0      	beq.n	8001d1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d3c:	4b2a      	ldr	r3, [pc, #168]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	695b      	ldr	r3, [r3, #20]
 8001d48:	00db      	lsls	r3, r3, #3
 8001d4a:	4927      	ldr	r1, [pc, #156]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	600b      	str	r3, [r1, #0]
 8001d50:	e015      	b.n	8001d7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d52:	4b26      	ldr	r3, [pc, #152]	; (8001dec <HAL_RCC_OscConfig+0x270>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d58:	f7fe ff92 	bl	8000c80 <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d60:	f7fe ff8e 	bl	8000c80 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e17a      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d72:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0308 	and.w	r3, r3, #8
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d03a      	beq.n	8001e00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d019      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d92:	4b17      	ldr	r3, [pc, #92]	; (8001df0 <HAL_RCC_OscConfig+0x274>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d98:	f7fe ff72 	bl	8000c80 <HAL_GetTick>
 8001d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d9e:	e008      	b.n	8001db2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da0:	f7fe ff6e 	bl	8000c80 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d901      	bls.n	8001db2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e15a      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001db2:	4b0d      	ldr	r3, [pc, #52]	; (8001de8 <HAL_RCC_OscConfig+0x26c>)
 8001db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d0f0      	beq.n	8001da0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001dbe:	2001      	movs	r0, #1
 8001dc0:	f000 facc 	bl	800235c <RCC_Delay>
 8001dc4:	e01c      	b.n	8001e00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	; (8001df0 <HAL_RCC_OscConfig+0x274>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dcc:	f7fe ff58 	bl	8000c80 <HAL_GetTick>
 8001dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dd2:	e00f      	b.n	8001df4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd4:	f7fe ff54 	bl	8000c80 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d908      	bls.n	8001df4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e140      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
 8001de6:	bf00      	nop
 8001de8:	40021000 	.word	0x40021000
 8001dec:	42420000 	.word	0x42420000
 8001df0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001df4:	4b9e      	ldr	r3, [pc, #632]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1e9      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f000 80a6 	beq.w	8001f5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e12:	4b97      	ldr	r3, [pc, #604]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001e14:	69db      	ldr	r3, [r3, #28]
 8001e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d10d      	bne.n	8001e3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e1e:	4b94      	ldr	r3, [pc, #592]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	4a93      	ldr	r2, [pc, #588]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e28:	61d3      	str	r3, [r2, #28]
 8001e2a:	4b91      	ldr	r3, [pc, #580]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e32:	60bb      	str	r3, [r7, #8]
 8001e34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e36:	2301      	movs	r3, #1
 8001e38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e3a:	4b8e      	ldr	r3, [pc, #568]	; (8002074 <HAL_RCC_OscConfig+0x4f8>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d118      	bne.n	8001e78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e46:	4b8b      	ldr	r3, [pc, #556]	; (8002074 <HAL_RCC_OscConfig+0x4f8>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a8a      	ldr	r2, [pc, #552]	; (8002074 <HAL_RCC_OscConfig+0x4f8>)
 8001e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e52:	f7fe ff15 	bl	8000c80 <HAL_GetTick>
 8001e56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e58:	e008      	b.n	8001e6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e5a:	f7fe ff11 	bl	8000c80 <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b64      	cmp	r3, #100	; 0x64
 8001e66:	d901      	bls.n	8001e6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e0fd      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e6c:	4b81      	ldr	r3, [pc, #516]	; (8002074 <HAL_RCC_OscConfig+0x4f8>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d0f0      	beq.n	8001e5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d106      	bne.n	8001e8e <HAL_RCC_OscConfig+0x312>
 8001e80:	4b7b      	ldr	r3, [pc, #492]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001e82:	6a1b      	ldr	r3, [r3, #32]
 8001e84:	4a7a      	ldr	r2, [pc, #488]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	6213      	str	r3, [r2, #32]
 8001e8c:	e02d      	b.n	8001eea <HAL_RCC_OscConfig+0x36e>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10c      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x334>
 8001e96:	4b76      	ldr	r3, [pc, #472]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001e98:	6a1b      	ldr	r3, [r3, #32]
 8001e9a:	4a75      	ldr	r2, [pc, #468]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001e9c:	f023 0301 	bic.w	r3, r3, #1
 8001ea0:	6213      	str	r3, [r2, #32]
 8001ea2:	4b73      	ldr	r3, [pc, #460]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	4a72      	ldr	r2, [pc, #456]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001ea8:	f023 0304 	bic.w	r3, r3, #4
 8001eac:	6213      	str	r3, [r2, #32]
 8001eae:	e01c      	b.n	8001eea <HAL_RCC_OscConfig+0x36e>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	2b05      	cmp	r3, #5
 8001eb6:	d10c      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x356>
 8001eb8:	4b6d      	ldr	r3, [pc, #436]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	4a6c      	ldr	r2, [pc, #432]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001ebe:	f043 0304 	orr.w	r3, r3, #4
 8001ec2:	6213      	str	r3, [r2, #32]
 8001ec4:	4b6a      	ldr	r3, [pc, #424]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	4a69      	ldr	r2, [pc, #420]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001eca:	f043 0301 	orr.w	r3, r3, #1
 8001ece:	6213      	str	r3, [r2, #32]
 8001ed0:	e00b      	b.n	8001eea <HAL_RCC_OscConfig+0x36e>
 8001ed2:	4b67      	ldr	r3, [pc, #412]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	4a66      	ldr	r2, [pc, #408]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001ed8:	f023 0301 	bic.w	r3, r3, #1
 8001edc:	6213      	str	r3, [r2, #32]
 8001ede:	4b64      	ldr	r3, [pc, #400]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001ee0:	6a1b      	ldr	r3, [r3, #32]
 8001ee2:	4a63      	ldr	r2, [pc, #396]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001ee4:	f023 0304 	bic.w	r3, r3, #4
 8001ee8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d015      	beq.n	8001f1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef2:	f7fe fec5 	bl	8000c80 <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef8:	e00a      	b.n	8001f10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001efa:	f7fe fec1 	bl	8000c80 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e0ab      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f10:	4b57      	ldr	r3, [pc, #348]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0ee      	beq.n	8001efa <HAL_RCC_OscConfig+0x37e>
 8001f1c:	e014      	b.n	8001f48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f1e:	f7fe feaf 	bl	8000c80 <HAL_GetTick>
 8001f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f24:	e00a      	b.n	8001f3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f26:	f7fe feab 	bl	8000c80 <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e095      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f3c:	4b4c      	ldr	r3, [pc, #304]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001f3e:	6a1b      	ldr	r3, [r3, #32]
 8001f40:	f003 0302 	and.w	r3, r3, #2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d1ee      	bne.n	8001f26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f48:	7dfb      	ldrb	r3, [r7, #23]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d105      	bne.n	8001f5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f4e:	4b48      	ldr	r3, [pc, #288]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	4a47      	ldr	r2, [pc, #284]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001f54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	f000 8081 	beq.w	8002066 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f64:	4b42      	ldr	r3, [pc, #264]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f003 030c 	and.w	r3, r3, #12
 8001f6c:	2b08      	cmp	r3, #8
 8001f6e:	d061      	beq.n	8002034 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	69db      	ldr	r3, [r3, #28]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d146      	bne.n	8002006 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f78:	4b3f      	ldr	r3, [pc, #252]	; (8002078 <HAL_RCC_OscConfig+0x4fc>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7e:	f7fe fe7f 	bl	8000c80 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f84:	e008      	b.n	8001f98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f86:	f7fe fe7b 	bl	8000c80 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e067      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f98:	4b35      	ldr	r3, [pc, #212]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d1f0      	bne.n	8001f86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fac:	d108      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001fae:	4b30      	ldr	r3, [pc, #192]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	492d      	ldr	r1, [pc, #180]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fc0:	4b2b      	ldr	r3, [pc, #172]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a19      	ldr	r1, [r3, #32]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd0:	430b      	orrs	r3, r1
 8001fd2:	4927      	ldr	r1, [pc, #156]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fd8:	4b27      	ldr	r3, [pc, #156]	; (8002078 <HAL_RCC_OscConfig+0x4fc>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fde:	f7fe fe4f 	bl	8000c80 <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe6:	f7fe fe4b 	bl	8000c80 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e037      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ff8:	4b1d      	ldr	r3, [pc, #116]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x46a>
 8002004:	e02f      	b.n	8002066 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002006:	4b1c      	ldr	r3, [pc, #112]	; (8002078 <HAL_RCC_OscConfig+0x4fc>)
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200c:	f7fe fe38 	bl	8000c80 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002014:	f7fe fe34 	bl	8000c80 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e020      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002026:	4b12      	ldr	r3, [pc, #72]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f0      	bne.n	8002014 <HAL_RCC_OscConfig+0x498>
 8002032:	e018      	b.n	8002066 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d101      	bne.n	8002040 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e013      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002040:	4b0b      	ldr	r3, [pc, #44]	; (8002070 <HAL_RCC_OscConfig+0x4f4>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	429a      	cmp	r2, r3
 8002052:	d106      	bne.n	8002062 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800205e:	429a      	cmp	r2, r3
 8002060:	d001      	beq.n	8002066 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e000      	b.n	8002068 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002066:	2300      	movs	r3, #0
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40021000 	.word	0x40021000
 8002074:	40007000 	.word	0x40007000
 8002078:	42420060 	.word	0x42420060

0800207c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d101      	bne.n	8002090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0d0      	b.n	8002232 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002090:	4b6a      	ldr	r3, [pc, #424]	; (800223c <HAL_RCC_ClockConfig+0x1c0>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	429a      	cmp	r2, r3
 800209c:	d910      	bls.n	80020c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209e:	4b67      	ldr	r3, [pc, #412]	; (800223c <HAL_RCC_ClockConfig+0x1c0>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f023 0207 	bic.w	r2, r3, #7
 80020a6:	4965      	ldr	r1, [pc, #404]	; (800223c <HAL_RCC_ClockConfig+0x1c0>)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ae:	4b63      	ldr	r3, [pc, #396]	; (800223c <HAL_RCC_ClockConfig+0x1c0>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	683a      	ldr	r2, [r7, #0]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d001      	beq.n	80020c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e0b8      	b.n	8002232 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0302 	and.w	r3, r3, #2
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d020      	beq.n	800210e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0304 	and.w	r3, r3, #4
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d005      	beq.n	80020e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020d8:	4b59      	ldr	r3, [pc, #356]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	4a58      	ldr	r2, [pc, #352]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80020de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0308 	and.w	r3, r3, #8
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d005      	beq.n	80020fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020f0:	4b53      	ldr	r3, [pc, #332]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	4a52      	ldr	r2, [pc, #328]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80020f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020fc:	4b50      	ldr	r3, [pc, #320]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	494d      	ldr	r1, [pc, #308]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 800210a:	4313      	orrs	r3, r2
 800210c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b00      	cmp	r3, #0
 8002118:	d040      	beq.n	800219c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d107      	bne.n	8002132 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002122:	4b47      	ldr	r3, [pc, #284]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d115      	bne.n	800215a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e07f      	b.n	8002232 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b02      	cmp	r3, #2
 8002138:	d107      	bne.n	800214a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800213a:	4b41      	ldr	r3, [pc, #260]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d109      	bne.n	800215a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e073      	b.n	8002232 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214a:	4b3d      	ldr	r3, [pc, #244]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d101      	bne.n	800215a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e06b      	b.n	8002232 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800215a:	4b39      	ldr	r3, [pc, #228]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f023 0203 	bic.w	r2, r3, #3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	4936      	ldr	r1, [pc, #216]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 8002168:	4313      	orrs	r3, r2
 800216a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800216c:	f7fe fd88 	bl	8000c80 <HAL_GetTick>
 8002170:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002172:	e00a      	b.n	800218a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002174:	f7fe fd84 	bl	8000c80 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002182:	4293      	cmp	r3, r2
 8002184:	d901      	bls.n	800218a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e053      	b.n	8002232 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800218a:	4b2d      	ldr	r3, [pc, #180]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f003 020c 	and.w	r2, r3, #12
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	429a      	cmp	r2, r3
 800219a:	d1eb      	bne.n	8002174 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800219c:	4b27      	ldr	r3, [pc, #156]	; (800223c <HAL_RCC_ClockConfig+0x1c0>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d210      	bcs.n	80021cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021aa:	4b24      	ldr	r3, [pc, #144]	; (800223c <HAL_RCC_ClockConfig+0x1c0>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f023 0207 	bic.w	r2, r3, #7
 80021b2:	4922      	ldr	r1, [pc, #136]	; (800223c <HAL_RCC_ClockConfig+0x1c0>)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ba:	4b20      	ldr	r3, [pc, #128]	; (800223c <HAL_RCC_ClockConfig+0x1c0>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d001      	beq.n	80021cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e032      	b.n	8002232 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d008      	beq.n	80021ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021d8:	4b19      	ldr	r3, [pc, #100]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	4916      	ldr	r1, [pc, #88]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0308 	and.w	r3, r3, #8
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d009      	beq.n	800220a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021f6:	4b12      	ldr	r3, [pc, #72]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	490e      	ldr	r1, [pc, #56]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 8002206:	4313      	orrs	r3, r2
 8002208:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800220a:	f000 f821 	bl	8002250 <HAL_RCC_GetSysClockFreq>
 800220e:	4602      	mov	r2, r0
 8002210:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	091b      	lsrs	r3, r3, #4
 8002216:	f003 030f 	and.w	r3, r3, #15
 800221a:	490a      	ldr	r1, [pc, #40]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 800221c:	5ccb      	ldrb	r3, [r1, r3]
 800221e:	fa22 f303 	lsr.w	r3, r2, r3
 8002222:	4a09      	ldr	r2, [pc, #36]	; (8002248 <HAL_RCC_ClockConfig+0x1cc>)
 8002224:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002226:	4b09      	ldr	r3, [pc, #36]	; (800224c <HAL_RCC_ClockConfig+0x1d0>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f7fe fce6 	bl	8000bfc <HAL_InitTick>

  return HAL_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40022000 	.word	0x40022000
 8002240:	40021000 	.word	0x40021000
 8002244:	08004adc 	.word	0x08004adc
 8002248:	20000068 	.word	0x20000068
 800224c:	20000070 	.word	0x20000070

08002250 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002250:	b480      	push	{r7}
 8002252:	b087      	sub	sp, #28
 8002254:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002256:	2300      	movs	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	2300      	movs	r3, #0
 800225c:	60bb      	str	r3, [r7, #8]
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	2300      	movs	r3, #0
 8002264:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002266:	2300      	movs	r3, #0
 8002268:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800226a:	4b1e      	ldr	r3, [pc, #120]	; (80022e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f003 030c 	and.w	r3, r3, #12
 8002276:	2b04      	cmp	r3, #4
 8002278:	d002      	beq.n	8002280 <HAL_RCC_GetSysClockFreq+0x30>
 800227a:	2b08      	cmp	r3, #8
 800227c:	d003      	beq.n	8002286 <HAL_RCC_GetSysClockFreq+0x36>
 800227e:	e027      	b.n	80022d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002280:	4b19      	ldr	r3, [pc, #100]	; (80022e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002282:	613b      	str	r3, [r7, #16]
      break;
 8002284:	e027      	b.n	80022d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	0c9b      	lsrs	r3, r3, #18
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	4a17      	ldr	r2, [pc, #92]	; (80022ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8002290:	5cd3      	ldrb	r3, [r2, r3]
 8002292:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d010      	beq.n	80022c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800229e:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	0c5b      	lsrs	r3, r3, #17
 80022a4:	f003 0301 	and.w	r3, r3, #1
 80022a8:	4a11      	ldr	r2, [pc, #68]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022aa:	5cd3      	ldrb	r3, [r2, r3]
 80022ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a0d      	ldr	r2, [pc, #52]	; (80022e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80022b2:	fb02 f203 	mul.w	r2, r2, r3
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022bc:	617b      	str	r3, [r7, #20]
 80022be:	e004      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a0c      	ldr	r2, [pc, #48]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80022c4:	fb02 f303 	mul.w	r3, r2, r3
 80022c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	613b      	str	r3, [r7, #16]
      break;
 80022ce:	e002      	b.n	80022d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022d0:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80022d2:	613b      	str	r3, [r7, #16]
      break;
 80022d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022d6:	693b      	ldr	r3, [r7, #16]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	371c      	adds	r7, #28
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	40021000 	.word	0x40021000
 80022e8:	007a1200 	.word	0x007a1200
 80022ec:	08004af4 	.word	0x08004af4
 80022f0:	08004b04 	.word	0x08004b04
 80022f4:	003d0900 	.word	0x003d0900

080022f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022fc:	4b02      	ldr	r3, [pc, #8]	; (8002308 <HAL_RCC_GetHCLKFreq+0x10>)
 80022fe:	681b      	ldr	r3, [r3, #0]
}
 8002300:	4618      	mov	r0, r3
 8002302:	46bd      	mov	sp, r7
 8002304:	bc80      	pop	{r7}
 8002306:	4770      	bx	lr
 8002308:	20000068 	.word	0x20000068

0800230c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002310:	f7ff fff2 	bl	80022f8 <HAL_RCC_GetHCLKFreq>
 8002314:	4602      	mov	r2, r0
 8002316:	4b05      	ldr	r3, [pc, #20]	; (800232c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	0a1b      	lsrs	r3, r3, #8
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	4903      	ldr	r1, [pc, #12]	; (8002330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002322:	5ccb      	ldrb	r3, [r1, r3]
 8002324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002328:	4618      	mov	r0, r3
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40021000 	.word	0x40021000
 8002330:	08004aec 	.word	0x08004aec

08002334 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002338:	f7ff ffde 	bl	80022f8 <HAL_RCC_GetHCLKFreq>
 800233c:	4602      	mov	r2, r0
 800233e:	4b05      	ldr	r3, [pc, #20]	; (8002354 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	0adb      	lsrs	r3, r3, #11
 8002344:	f003 0307 	and.w	r3, r3, #7
 8002348:	4903      	ldr	r1, [pc, #12]	; (8002358 <HAL_RCC_GetPCLK2Freq+0x24>)
 800234a:	5ccb      	ldrb	r3, [r1, r3]
 800234c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002350:	4618      	mov	r0, r3
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40021000 	.word	0x40021000
 8002358:	08004aec 	.word	0x08004aec

0800235c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002364:	4b0a      	ldr	r3, [pc, #40]	; (8002390 <RCC_Delay+0x34>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a0a      	ldr	r2, [pc, #40]	; (8002394 <RCC_Delay+0x38>)
 800236a:	fba2 2303 	umull	r2, r3, r2, r3
 800236e:	0a5b      	lsrs	r3, r3, #9
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	fb02 f303 	mul.w	r3, r2, r3
 8002376:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002378:	bf00      	nop
  }
  while (Delay --);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	1e5a      	subs	r2, r3, #1
 800237e:	60fa      	str	r2, [r7, #12]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d1f9      	bne.n	8002378 <RCC_Delay+0x1c>
}
 8002384:	bf00      	nop
 8002386:	bf00      	nop
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr
 8002390:	20000068 	.word	0x20000068
 8002394:	10624dd3 	.word	0x10624dd3

08002398 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	2300      	movs	r3, #0
 80023a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d07d      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80023b4:	2300      	movs	r3, #0
 80023b6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023b8:	4b4f      	ldr	r3, [pc, #316]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023ba:	69db      	ldr	r3, [r3, #28]
 80023bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d10d      	bne.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023c4:	4b4c      	ldr	r3, [pc, #304]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023c6:	69db      	ldr	r3, [r3, #28]
 80023c8:	4a4b      	ldr	r2, [pc, #300]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ce:	61d3      	str	r3, [r2, #28]
 80023d0:	4b49      	ldr	r3, [pc, #292]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023dc:	2301      	movs	r3, #1
 80023de:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e0:	4b46      	ldr	r3, [pc, #280]	; (80024fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d118      	bne.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ec:	4b43      	ldr	r3, [pc, #268]	; (80024fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a42      	ldr	r2, [pc, #264]	; (80024fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023f8:	f7fe fc42 	bl	8000c80 <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023fe:	e008      	b.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002400:	f7fe fc3e 	bl	8000c80 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b64      	cmp	r3, #100	; 0x64
 800240c:	d901      	bls.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e06d      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002412:	4b3a      	ldr	r3, [pc, #232]	; (80024fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241a:	2b00      	cmp	r3, #0
 800241c:	d0f0      	beq.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800241e:	4b36      	ldr	r3, [pc, #216]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002426:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d02e      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	429a      	cmp	r2, r3
 800243a:	d027      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800243c:	4b2e      	ldr	r3, [pc, #184]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800243e:	6a1b      	ldr	r3, [r3, #32]
 8002440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002444:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002446:	4b2e      	ldr	r3, [pc, #184]	; (8002500 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002448:	2201      	movs	r2, #1
 800244a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800244c:	4b2c      	ldr	r3, [pc, #176]	; (8002500 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002452:	4a29      	ldr	r2, [pc, #164]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	d014      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002462:	f7fe fc0d 	bl	8000c80 <HAL_GetTick>
 8002466:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002468:	e00a      	b.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800246a:	f7fe fc09 	bl	8000c80 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	f241 3288 	movw	r2, #5000	; 0x1388
 8002478:	4293      	cmp	r3, r2
 800247a:	d901      	bls.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e036      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002480:	4b1d      	ldr	r3, [pc, #116]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002482:	6a1b      	ldr	r3, [r3, #32]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d0ee      	beq.n	800246a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800248c:	4b1a      	ldr	r3, [pc, #104]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	4917      	ldr	r1, [pc, #92]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800249a:	4313      	orrs	r3, r2
 800249c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800249e:	7dfb      	ldrb	r3, [r7, #23]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d105      	bne.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024a4:	4b14      	ldr	r3, [pc, #80]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	4a13      	ldr	r2, [pc, #76]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d008      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024bc:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	490b      	ldr	r1, [pc, #44]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0310 	and.w	r3, r3, #16
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d008      	beq.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024da:	4b07      	ldr	r3, [pc, #28]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	4904      	ldr	r1, [pc, #16]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40007000 	.word	0x40007000
 8002500:	42420440 	.word	0x42420440

08002504 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e041      	b.n	800259a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d106      	bne.n	8002530 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7fe f98e 	bl	800084c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2202      	movs	r2, #2
 8002534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	3304      	adds	r3, #4
 8002540:	4619      	mov	r1, r3
 8002542:	4610      	mov	r0, r2
 8002544:	f000 fa6e 	bl	8002a24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d001      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e035      	b.n	8002628 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f042 0201 	orr.w	r2, r2, #1
 80025d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a16      	ldr	r2, [pc, #88]	; (8002634 <HAL_TIM_Base_Start_IT+0x90>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d009      	beq.n	80025f2 <HAL_TIM_Base_Start_IT+0x4e>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025e6:	d004      	beq.n	80025f2 <HAL_TIM_Base_Start_IT+0x4e>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a12      	ldr	r2, [pc, #72]	; (8002638 <HAL_TIM_Base_Start_IT+0x94>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d111      	bne.n	8002616 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2b06      	cmp	r3, #6
 8002602:	d010      	beq.n	8002626 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f042 0201 	orr.w	r2, r2, #1
 8002612:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002614:	e007      	b.n	8002626 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f042 0201 	orr.w	r2, r2, #1
 8002624:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40012c00 	.word	0x40012c00
 8002638:	40000400 	.word	0x40000400

0800263c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b02      	cmp	r3, #2
 8002650:	d122      	bne.n	8002698 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b02      	cmp	r3, #2
 800265e:	d11b      	bne.n	8002698 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f06f 0202 	mvn.w	r2, #2
 8002668:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2201      	movs	r2, #1
 800266e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	f003 0303 	and.w	r3, r3, #3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f9b4 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
 8002684:	e005      	b.n	8002692 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 f9a7 	bl	80029da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 f9b6 	bl	80029fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d122      	bne.n	80026ec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b04      	cmp	r3, #4
 80026b2:	d11b      	bne.n	80026ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f06f 0204 	mvn.w	r2, #4
 80026bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2202      	movs	r2, #2
 80026c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f98a 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
 80026d8:	e005      	b.n	80026e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 f97d 	bl	80029da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f98c 	bl	80029fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	f003 0308 	and.w	r3, r3, #8
 80026f6:	2b08      	cmp	r3, #8
 80026f8:	d122      	bne.n	8002740 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f003 0308 	and.w	r3, r3, #8
 8002704:	2b08      	cmp	r3, #8
 8002706:	d11b      	bne.n	8002740 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f06f 0208 	mvn.w	r2, #8
 8002710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2204      	movs	r2, #4
 8002716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f960 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
 800272c:	e005      	b.n	800273a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f953 	bl	80029da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f962 	bl	80029fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	f003 0310 	and.w	r3, r3, #16
 800274a:	2b10      	cmp	r3, #16
 800274c:	d122      	bne.n	8002794 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	2b10      	cmp	r3, #16
 800275a:	d11b      	bne.n	8002794 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f06f 0210 	mvn.w	r2, #16
 8002764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2208      	movs	r2, #8
 800276a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f936 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
 8002780:	e005      	b.n	800278e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 f929 	bl	80029da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 f938 	bl	80029fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d10e      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d107      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0201 	mvn.w	r2, #1
 80027b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7fd ffc0 	bl	8000740 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ca:	2b80      	cmp	r3, #128	; 0x80
 80027cc:	d10e      	bne.n	80027ec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d8:	2b80      	cmp	r3, #128	; 0x80
 80027da:	d107      	bne.n	80027ec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fa6b 	bl	8002cc2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f6:	2b40      	cmp	r3, #64	; 0x40
 80027f8:	d10e      	bne.n	8002818 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002804:	2b40      	cmp	r3, #64	; 0x40
 8002806:	d107      	bne.n	8002818 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f8fc 	bl	8002a10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	f003 0320 	and.w	r3, r3, #32
 8002822:	2b20      	cmp	r3, #32
 8002824:	d10e      	bne.n	8002844 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	f003 0320 	and.w	r3, r3, #32
 8002830:	2b20      	cmp	r3, #32
 8002832:	d107      	bne.n	8002844 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f06f 0220 	mvn.w	r2, #32
 800283c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 fa36 	bl	8002cb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002844:	bf00      	nop
 8002846:	3708      	adds	r7, #8
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002856:	2300      	movs	r3, #0
 8002858:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002860:	2b01      	cmp	r3, #1
 8002862:	d101      	bne.n	8002868 <HAL_TIM_ConfigClockSource+0x1c>
 8002864:	2302      	movs	r3, #2
 8002866:	e0b4      	b.n	80029d2 <HAL_TIM_ConfigClockSource+0x186>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002886:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800288e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028a0:	d03e      	beq.n	8002920 <HAL_TIM_ConfigClockSource+0xd4>
 80028a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028a6:	f200 8087 	bhi.w	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028ae:	f000 8086 	beq.w	80029be <HAL_TIM_ConfigClockSource+0x172>
 80028b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028b6:	d87f      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028b8:	2b70      	cmp	r3, #112	; 0x70
 80028ba:	d01a      	beq.n	80028f2 <HAL_TIM_ConfigClockSource+0xa6>
 80028bc:	2b70      	cmp	r3, #112	; 0x70
 80028be:	d87b      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028c0:	2b60      	cmp	r3, #96	; 0x60
 80028c2:	d050      	beq.n	8002966 <HAL_TIM_ConfigClockSource+0x11a>
 80028c4:	2b60      	cmp	r3, #96	; 0x60
 80028c6:	d877      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028c8:	2b50      	cmp	r3, #80	; 0x50
 80028ca:	d03c      	beq.n	8002946 <HAL_TIM_ConfigClockSource+0xfa>
 80028cc:	2b50      	cmp	r3, #80	; 0x50
 80028ce:	d873      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028d0:	2b40      	cmp	r3, #64	; 0x40
 80028d2:	d058      	beq.n	8002986 <HAL_TIM_ConfigClockSource+0x13a>
 80028d4:	2b40      	cmp	r3, #64	; 0x40
 80028d6:	d86f      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028d8:	2b30      	cmp	r3, #48	; 0x30
 80028da:	d064      	beq.n	80029a6 <HAL_TIM_ConfigClockSource+0x15a>
 80028dc:	2b30      	cmp	r3, #48	; 0x30
 80028de:	d86b      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028e0:	2b20      	cmp	r3, #32
 80028e2:	d060      	beq.n	80029a6 <HAL_TIM_ConfigClockSource+0x15a>
 80028e4:	2b20      	cmp	r3, #32
 80028e6:	d867      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d05c      	beq.n	80029a6 <HAL_TIM_ConfigClockSource+0x15a>
 80028ec:	2b10      	cmp	r3, #16
 80028ee:	d05a      	beq.n	80029a6 <HAL_TIM_ConfigClockSource+0x15a>
 80028f0:	e062      	b.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6818      	ldr	r0, [r3, #0]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	6899      	ldr	r1, [r3, #8]
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	f000 f95e 	bl	8002bc2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002914:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	609a      	str	r2, [r3, #8]
      break;
 800291e:	e04f      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6818      	ldr	r0, [r3, #0]
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	6899      	ldr	r1, [r3, #8]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	f000 f947 	bl	8002bc2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002942:	609a      	str	r2, [r3, #8]
      break;
 8002944:	e03c      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	6859      	ldr	r1, [r3, #4]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	461a      	mov	r2, r3
 8002954:	f000 f8be 	bl	8002ad4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2150      	movs	r1, #80	; 0x50
 800295e:	4618      	mov	r0, r3
 8002960:	f000 f915 	bl	8002b8e <TIM_ITRx_SetConfig>
      break;
 8002964:	e02c      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6818      	ldr	r0, [r3, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	6859      	ldr	r1, [r3, #4]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	461a      	mov	r2, r3
 8002974:	f000 f8dc 	bl	8002b30 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2160      	movs	r1, #96	; 0x60
 800297e:	4618      	mov	r0, r3
 8002980:	f000 f905 	bl	8002b8e <TIM_ITRx_SetConfig>
      break;
 8002984:	e01c      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6818      	ldr	r0, [r3, #0]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	6859      	ldr	r1, [r3, #4]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	461a      	mov	r2, r3
 8002994:	f000 f89e 	bl	8002ad4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2140      	movs	r1, #64	; 0x40
 800299e:	4618      	mov	r0, r3
 80029a0:	f000 f8f5 	bl	8002b8e <TIM_ITRx_SetConfig>
      break;
 80029a4:	e00c      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4619      	mov	r1, r3
 80029b0:	4610      	mov	r0, r2
 80029b2:	f000 f8ec 	bl	8002b8e <TIM_ITRx_SetConfig>
      break;
 80029b6:	e003      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	73fb      	strb	r3, [r7, #15]
      break;
 80029bc:	e000      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80029be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bc80      	pop	{r7}
 80029ea:	4770      	bx	lr

080029ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr

080029fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b083      	sub	sp, #12
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr

08002a10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr
	...

08002a24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a25      	ldr	r2, [pc, #148]	; (8002acc <TIM_Base_SetConfig+0xa8>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d007      	beq.n	8002a4c <TIM_Base_SetConfig+0x28>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a42:	d003      	beq.n	8002a4c <TIM_Base_SetConfig+0x28>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4a22      	ldr	r2, [pc, #136]	; (8002ad0 <TIM_Base_SetConfig+0xac>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d108      	bne.n	8002a5e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a1a      	ldr	r2, [pc, #104]	; (8002acc <TIM_Base_SetConfig+0xa8>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d007      	beq.n	8002a76 <TIM_Base_SetConfig+0x52>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a6c:	d003      	beq.n	8002a76 <TIM_Base_SetConfig+0x52>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a17      	ldr	r2, [pc, #92]	; (8002ad0 <TIM_Base_SetConfig+0xac>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d108      	bne.n	8002a88 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4a07      	ldr	r2, [pc, #28]	; (8002acc <TIM_Base_SetConfig+0xa8>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d103      	bne.n	8002abc <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	691a      	ldr	r2, [r3, #16]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	615a      	str	r2, [r3, #20]
}
 8002ac2:	bf00      	nop
 8002ac4:	3714      	adds	r7, #20
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr
 8002acc:	40012c00 	.word	0x40012c00
 8002ad0:	40000400 	.word	0x40000400

08002ad4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b087      	sub	sp, #28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	f023 0201 	bic.w	r2, r3, #1
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002afe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f023 030a 	bic.w	r3, r3, #10
 8002b10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	621a      	str	r2, [r3, #32]
}
 8002b26:	bf00      	nop
 8002b28:	371c      	adds	r7, #28
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr

08002b30 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
 8002b40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	f023 0210 	bic.w	r2, r3, #16
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	031b      	lsls	r3, r3, #12
 8002b60:	693a      	ldr	r2, [r7, #16]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b6c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	011b      	lsls	r3, r3, #4
 8002b72:	697a      	ldr	r2, [r7, #20]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	621a      	str	r2, [r3, #32]
}
 8002b84:	bf00      	nop
 8002b86:	371c      	adds	r7, #28
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bc80      	pop	{r7}
 8002b8c:	4770      	bx	lr

08002b8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b085      	sub	sp, #20
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
 8002b96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ba4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	f043 0307 	orr.w	r3, r3, #7
 8002bb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	609a      	str	r2, [r3, #8]
}
 8002bb8:	bf00      	nop
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bc80      	pop	{r7}
 8002bc0:	4770      	bx	lr

08002bc2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b087      	sub	sp, #28
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
 8002bce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bdc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	021a      	lsls	r2, r3, #8
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	431a      	orrs	r2, r3
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	697a      	ldr	r2, [r7, #20]
 8002bf4:	609a      	str	r2, [r3, #8]
}
 8002bf6:	bf00      	nop
 8002bf8:	371c      	adds	r7, #28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr

08002c00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c14:	2302      	movs	r3, #2
 8002c16:	e041      	b.n	8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2202      	movs	r2, #2
 8002c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a14      	ldr	r2, [pc, #80]	; (8002ca8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d009      	beq.n	8002c70 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c64:	d004      	beq.n	8002c70 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a10      	ldr	r2, [pc, #64]	; (8002cac <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d10c      	bne.n	8002c8a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68ba      	ldr	r2, [r7, #8]
 8002c88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	40012c00 	.word	0x40012c00
 8002cac:	40000400 	.word	0x40000400

08002cb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e042      	b.n	8002d6c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d106      	bne.n	8002d00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f7fd fdca 	bl	8000894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2224      	movs	r2, #36	; 0x24
 8002d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68da      	ldr	r2, [r3, #12]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f000 fdc5 	bl	80038a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	691a      	ldr	r2, [r3, #16]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	695a      	ldr	r2, [r3, #20]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68da      	ldr	r2, [r3, #12]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2220      	movs	r2, #32
 8002d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3708      	adds	r7, #8
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b08a      	sub	sp, #40	; 0x28
 8002d78:	af02      	add	r7, sp, #8
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	603b      	str	r3, [r7, #0]
 8002d80:	4613      	mov	r3, r2
 8002d82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	2b20      	cmp	r3, #32
 8002d92:	d16d      	bne.n	8002e70 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <HAL_UART_Transmit+0x2c>
 8002d9a:	88fb      	ldrh	r3, [r7, #6]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d101      	bne.n	8002da4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e066      	b.n	8002e72 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2221      	movs	r2, #33	; 0x21
 8002dae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002db2:	f7fd ff65 	bl	8000c80 <HAL_GetTick>
 8002db6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	88fa      	ldrh	r2, [r7, #6]
 8002dbc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	88fa      	ldrh	r2, [r7, #6]
 8002dc2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dcc:	d108      	bne.n	8002de0 <HAL_UART_Transmit+0x6c>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d104      	bne.n	8002de0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	61bb      	str	r3, [r7, #24]
 8002dde:	e003      	b.n	8002de8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002de4:	2300      	movs	r3, #0
 8002de6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002de8:	e02a      	b.n	8002e40 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	2200      	movs	r2, #0
 8002df2:	2180      	movs	r1, #128	; 0x80
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fb14 	bl	8003422 <UART_WaitOnFlagUntilTimeout>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e036      	b.n	8002e72 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d10b      	bne.n	8002e22 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	881b      	ldrh	r3, [r3, #0]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	3302      	adds	r3, #2
 8002e1e:	61bb      	str	r3, [r7, #24]
 8002e20:	e007      	b.n	8002e32 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	781a      	ldrb	r2, [r3, #0]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1cf      	bne.n	8002dea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	2200      	movs	r2, #0
 8002e52:	2140      	movs	r1, #64	; 0x40
 8002e54:	68f8      	ldr	r0, [r7, #12]
 8002e56:	f000 fae4 	bl	8003422 <UART_WaitOnFlagUntilTimeout>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e006      	b.n	8002e72 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	e000      	b.n	8002e72 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002e70:	2302      	movs	r3, #2
  }
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3720      	adds	r7, #32
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b084      	sub	sp, #16
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	60f8      	str	r0, [r7, #12]
 8002e82:	60b9      	str	r1, [r7, #8]
 8002e84:	4613      	mov	r3, r2
 8002e86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	2b20      	cmp	r3, #32
 8002e92:	d112      	bne.n	8002eba <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <HAL_UART_Receive_IT+0x26>
 8002e9a:	88fb      	ldrh	r3, [r7, #6]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d101      	bne.n	8002ea4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e00b      	b.n	8002ebc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002eaa:	88fb      	ldrh	r3, [r7, #6]
 8002eac:	461a      	mov	r2, r3
 8002eae:	68b9      	ldr	r1, [r7, #8]
 8002eb0:	68f8      	ldr	r0, [r7, #12]
 8002eb2:	f000 fb24 	bl	80034fe <UART_Start_Receive_IT>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	e000      	b.n	8002ebc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002eba:	2302      	movs	r3, #2
  }
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b0ba      	sub	sp, #232	; 0xe8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	695b      	ldr	r3, [r3, #20]
 8002ee6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002f02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d10f      	bne.n	8002f2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f0e:	f003 0320 	and.w	r3, r3, #32
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d009      	beq.n	8002f2a <HAL_UART_IRQHandler+0x66>
 8002f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f1a:	f003 0320 	and.w	r3, r3, #32
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 fc01 	bl	800372a <UART_Receive_IT>
      return;
 8002f28:	e25b      	b.n	80033e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002f2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 80de 	beq.w	80030f0 <HAL_UART_IRQHandler+0x22c>
 8002f34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d106      	bne.n	8002f4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f44:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 80d1 	beq.w	80030f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00b      	beq.n	8002f72 <HAL_UART_IRQHandler+0xae>
 8002f5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d005      	beq.n	8002f72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6a:	f043 0201 	orr.w	r2, r3, #1
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f76:	f003 0304 	and.w	r3, r3, #4
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00b      	beq.n	8002f96 <HAL_UART_IRQHandler+0xd2>
 8002f7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d005      	beq.n	8002f96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8e:	f043 0202 	orr.w	r2, r3, #2
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00b      	beq.n	8002fba <HAL_UART_IRQHandler+0xf6>
 8002fa2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d005      	beq.n	8002fba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb2:	f043 0204 	orr.w	r2, r3, #4
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d011      	beq.n	8002fea <HAL_UART_IRQHandler+0x126>
 8002fc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fca:	f003 0320 	and.w	r3, r3, #32
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d105      	bne.n	8002fde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002fd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d005      	beq.n	8002fea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe2:	f043 0208 	orr.w	r2, r3, #8
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f000 81f2 	beq.w	80033d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ff8:	f003 0320 	and.w	r3, r3, #32
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d008      	beq.n	8003012 <HAL_UART_IRQHandler+0x14e>
 8003000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003004:	f003 0320 	and.w	r3, r3, #32
 8003008:	2b00      	cmp	r3, #0
 800300a:	d002      	beq.n	8003012 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 fb8c 	bl	800372a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800301c:	2b00      	cmp	r3, #0
 800301e:	bf14      	ite	ne
 8003020:	2301      	movne	r3, #1
 8003022:	2300      	moveq	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302e:	f003 0308 	and.w	r3, r3, #8
 8003032:	2b00      	cmp	r3, #0
 8003034:	d103      	bne.n	800303e <HAL_UART_IRQHandler+0x17a>
 8003036:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800303a:	2b00      	cmp	r3, #0
 800303c:	d04f      	beq.n	80030de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 fa96 	bl	8003570 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800304e:	2b00      	cmp	r3, #0
 8003050:	d041      	beq.n	80030d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	3314      	adds	r3, #20
 8003058:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800305c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003060:	e853 3f00 	ldrex	r3, [r3]
 8003064:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003068:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800306c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003070:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	3314      	adds	r3, #20
 800307a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800307e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003082:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003086:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800308a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800308e:	e841 2300 	strex	r3, r2, [r1]
 8003092:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003096:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1d9      	bne.n	8003052 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d013      	beq.n	80030ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030aa:	4a7e      	ldr	r2, [pc, #504]	; (80032a4 <HAL_UART_IRQHandler+0x3e0>)
 80030ac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7fe fb3e 	bl	8001734 <HAL_DMA_Abort_IT>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d016      	beq.n	80030ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80030c8:	4610      	mov	r0, r2
 80030ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030cc:	e00e      	b.n	80030ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 f993 	bl	80033fa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030d4:	e00a      	b.n	80030ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 f98f 	bl	80033fa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030dc:	e006      	b.n	80030ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f98b 	bl	80033fa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80030ea:	e175      	b.n	80033d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030ec:	bf00      	nop
    return;
 80030ee:	e173      	b.n	80033d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	f040 814f 	bne.w	8003398 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80030fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030fe:	f003 0310 	and.w	r3, r3, #16
 8003102:	2b00      	cmp	r3, #0
 8003104:	f000 8148 	beq.w	8003398 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800310c:	f003 0310 	and.w	r3, r3, #16
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 8141 	beq.w	8003398 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003116:	2300      	movs	r3, #0
 8003118:	60bb      	str	r3, [r7, #8]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	60bb      	str	r3, [r7, #8]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003136:	2b00      	cmp	r3, #0
 8003138:	f000 80b6 	beq.w	80032a8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003148:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 8145 	beq.w	80033dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003156:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800315a:	429a      	cmp	r2, r3
 800315c:	f080 813e 	bcs.w	80033dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003166:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800316c:	699b      	ldr	r3, [r3, #24]
 800316e:	2b20      	cmp	r3, #32
 8003170:	f000 8088 	beq.w	8003284 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	330c      	adds	r3, #12
 800317a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003182:	e853 3f00 	ldrex	r3, [r3]
 8003186:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800318a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800318e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003192:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	330c      	adds	r3, #12
 800319c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80031a0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80031a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80031ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80031b0:	e841 2300 	strex	r3, r2, [r1]
 80031b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80031b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1d9      	bne.n	8003174 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	3314      	adds	r3, #20
 80031c6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031ca:	e853 3f00 	ldrex	r3, [r3]
 80031ce:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80031d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031d2:	f023 0301 	bic.w	r3, r3, #1
 80031d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	3314      	adds	r3, #20
 80031e0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80031e4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80031e8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ea:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80031ec:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80031f0:	e841 2300 	strex	r3, r2, [r1]
 80031f4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80031f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1e1      	bne.n	80031c0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	3314      	adds	r3, #20
 8003202:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003204:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003206:	e853 3f00 	ldrex	r3, [r3]
 800320a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800320c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800320e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003212:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	3314      	adds	r3, #20
 800321c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003220:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003222:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003224:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003226:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003228:	e841 2300 	strex	r3, r2, [r1]
 800322c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800322e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003230:	2b00      	cmp	r3, #0
 8003232:	d1e3      	bne.n	80031fc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2220      	movs	r2, #32
 8003238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	330c      	adds	r3, #12
 8003248:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800324c:	e853 3f00 	ldrex	r3, [r3]
 8003250:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003252:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003254:	f023 0310 	bic.w	r3, r3, #16
 8003258:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	330c      	adds	r3, #12
 8003262:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003266:	65ba      	str	r2, [r7, #88]	; 0x58
 8003268:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800326a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800326c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800326e:	e841 2300 	strex	r3, r2, [r1]
 8003272:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003274:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1e3      	bne.n	8003242 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800327e:	4618      	mov	r0, r3
 8003280:	f7fe fa1d 	bl	80016be <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003292:	b29b      	uxth	r3, r3
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	b29b      	uxth	r3, r3
 8003298:	4619      	mov	r1, r3
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f8b6 	bl	800340c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80032a0:	e09c      	b.n	80033dc <HAL_UART_IRQHandler+0x518>
 80032a2:	bf00      	nop
 80032a4:	08003635 	.word	0x08003635
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032bc:	b29b      	uxth	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f000 808e 	beq.w	80033e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80032c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 8089 	beq.w	80033e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	330c      	adds	r3, #12
 80032d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d8:	e853 3f00 	ldrex	r3, [r3]
 80032dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80032de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80032e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	330c      	adds	r3, #12
 80032ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80032f2:	647a      	str	r2, [r7, #68]	; 0x44
 80032f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80032f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80032fa:	e841 2300 	strex	r3, r2, [r1]
 80032fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003300:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1e3      	bne.n	80032ce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	3314      	adds	r3, #20
 800330c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800330e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003310:	e853 3f00 	ldrex	r3, [r3]
 8003314:	623b      	str	r3, [r7, #32]
   return(result);
 8003316:	6a3b      	ldr	r3, [r7, #32]
 8003318:	f023 0301 	bic.w	r3, r3, #1
 800331c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	3314      	adds	r3, #20
 8003326:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800332a:	633a      	str	r2, [r7, #48]	; 0x30
 800332c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003330:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003332:	e841 2300 	strex	r3, r2, [r1]
 8003336:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1e3      	bne.n	8003306 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2220      	movs	r2, #32
 8003342:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	330c      	adds	r3, #12
 8003352:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	e853 3f00 	ldrex	r3, [r3]
 800335a:	60fb      	str	r3, [r7, #12]
   return(result);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f023 0310 	bic.w	r3, r3, #16
 8003362:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	330c      	adds	r3, #12
 800336c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003370:	61fa      	str	r2, [r7, #28]
 8003372:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003374:	69b9      	ldr	r1, [r7, #24]
 8003376:	69fa      	ldr	r2, [r7, #28]
 8003378:	e841 2300 	strex	r3, r2, [r1]
 800337c:	617b      	str	r3, [r7, #20]
   return(result);
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1e3      	bne.n	800334c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2202      	movs	r2, #2
 8003388:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800338a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800338e:	4619      	mov	r1, r3
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f83b 	bl	800340c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003396:	e023      	b.n	80033e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003398:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800339c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d009      	beq.n	80033b8 <HAL_UART_IRQHandler+0x4f4>
 80033a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 f953 	bl	800365c <UART_Transmit_IT>
    return;
 80033b6:	e014      	b.n	80033e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80033b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00e      	beq.n	80033e2 <HAL_UART_IRQHandler+0x51e>
 80033c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d008      	beq.n	80033e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 f992 	bl	80036fa <UART_EndTransmit_IT>
    return;
 80033d6:	e004      	b.n	80033e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80033d8:	bf00      	nop
 80033da:	e002      	b.n	80033e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80033dc:	bf00      	nop
 80033de:	e000      	b.n	80033e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80033e0:	bf00      	nop
  }
}
 80033e2:	37e8      	adds	r7, #232	; 0xe8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr

080033fa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr

0800340c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	460b      	mov	r3, r1
 8003416:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	bc80      	pop	{r7}
 8003420:	4770      	bx	lr

08003422 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b090      	sub	sp, #64	; 0x40
 8003426:	af00      	add	r7, sp, #0
 8003428:	60f8      	str	r0, [r7, #12]
 800342a:	60b9      	str	r1, [r7, #8]
 800342c:	603b      	str	r3, [r7, #0]
 800342e:	4613      	mov	r3, r2
 8003430:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003432:	e050      	b.n	80034d6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800343a:	d04c      	beq.n	80034d6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800343c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800343e:	2b00      	cmp	r3, #0
 8003440:	d007      	beq.n	8003452 <UART_WaitOnFlagUntilTimeout+0x30>
 8003442:	f7fd fc1d 	bl	8000c80 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800344e:	429a      	cmp	r2, r3
 8003450:	d241      	bcs.n	80034d6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	330c      	adds	r3, #12
 8003458:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800345a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800345c:	e853 3f00 	ldrex	r3, [r3]
 8003460:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003464:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003468:	63fb      	str	r3, [r7, #60]	; 0x3c
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	330c      	adds	r3, #12
 8003470:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003472:	637a      	str	r2, [r7, #52]	; 0x34
 8003474:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003476:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003478:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800347a:	e841 2300 	strex	r3, r2, [r1]
 800347e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1e5      	bne.n	8003452 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	3314      	adds	r3, #20
 800348c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	e853 3f00 	ldrex	r3, [r3]
 8003494:	613b      	str	r3, [r7, #16]
   return(result);
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	f023 0301 	bic.w	r3, r3, #1
 800349c:	63bb      	str	r3, [r7, #56]	; 0x38
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	3314      	adds	r3, #20
 80034a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034a6:	623a      	str	r2, [r7, #32]
 80034a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034aa:	69f9      	ldr	r1, [r7, #28]
 80034ac:	6a3a      	ldr	r2, [r7, #32]
 80034ae:	e841 2300 	strex	r3, r2, [r1]
 80034b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1e5      	bne.n	8003486 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2220      	movs	r2, #32
 80034be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2220      	movs	r2, #32
 80034c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e00f      	b.n	80034f6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4013      	ands	r3, r2
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	bf0c      	ite	eq
 80034e6:	2301      	moveq	r3, #1
 80034e8:	2300      	movne	r3, #0
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	461a      	mov	r2, r3
 80034ee:	79fb      	ldrb	r3, [r7, #7]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d09f      	beq.n	8003434 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3740      	adds	r7, #64	; 0x40
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034fe:	b480      	push	{r7}
 8003500:	b085      	sub	sp, #20
 8003502:	af00      	add	r7, sp, #0
 8003504:	60f8      	str	r0, [r7, #12]
 8003506:	60b9      	str	r1, [r7, #8]
 8003508:	4613      	mov	r3, r2
 800350a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	88fa      	ldrh	r2, [r7, #6]
 8003516:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	88fa      	ldrh	r2, [r7, #6]
 800351c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2200      	movs	r2, #0
 8003522:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2222      	movs	r2, #34	; 0x22
 8003528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d007      	beq.n	8003544 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68da      	ldr	r2, [r3, #12]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003542:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	695a      	ldr	r2, [r3, #20]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f042 0201 	orr.w	r2, r2, #1
 8003552:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68da      	ldr	r2, [r3, #12]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 0220 	orr.w	r2, r2, #32
 8003562:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3714      	adds	r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	bc80      	pop	{r7}
 800356e:	4770      	bx	lr

08003570 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003570:	b480      	push	{r7}
 8003572:	b095      	sub	sp, #84	; 0x54
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	330c      	adds	r3, #12
 800357e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003582:	e853 3f00 	ldrex	r3, [r3]
 8003586:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800358a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800358e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	330c      	adds	r3, #12
 8003596:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003598:	643a      	str	r2, [r7, #64]	; 0x40
 800359a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800359e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80035a0:	e841 2300 	strex	r3, r2, [r1]
 80035a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80035a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1e5      	bne.n	8003578 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	3314      	adds	r3, #20
 80035b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b4:	6a3b      	ldr	r3, [r7, #32]
 80035b6:	e853 3f00 	ldrex	r3, [r3]
 80035ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f023 0301 	bic.w	r3, r3, #1
 80035c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	3314      	adds	r3, #20
 80035ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80035cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80035ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035d4:	e841 2300 	strex	r3, r2, [r1]
 80035d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1e5      	bne.n	80035ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d119      	bne.n	800361c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	330c      	adds	r3, #12
 80035ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	e853 3f00 	ldrex	r3, [r3]
 80035f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	f023 0310 	bic.w	r3, r3, #16
 80035fe:	647b      	str	r3, [r7, #68]	; 0x44
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	330c      	adds	r3, #12
 8003606:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003608:	61ba      	str	r2, [r7, #24]
 800360a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360c:	6979      	ldr	r1, [r7, #20]
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	e841 2300 	strex	r3, r2, [r1]
 8003614:	613b      	str	r3, [r7, #16]
   return(result);
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1e5      	bne.n	80035e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2220      	movs	r2, #32
 8003620:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	631a      	str	r2, [r3, #48]	; 0x30
}
 800362a:	bf00      	nop
 800362c:	3754      	adds	r7, #84	; 0x54
 800362e:	46bd      	mov	sp, r7
 8003630:	bc80      	pop	{r7}
 8003632:	4770      	bx	lr

08003634 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	f7ff fed3 	bl	80033fa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003654:	bf00      	nop
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b21      	cmp	r3, #33	; 0x21
 800366e:	d13e      	bne.n	80036ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003678:	d114      	bne.n	80036a4 <UART_Transmit_IT+0x48>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d110      	bne.n	80036a4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	881b      	ldrh	r3, [r3, #0]
 800368c:	461a      	mov	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003696:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	1c9a      	adds	r2, r3, #2
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	621a      	str	r2, [r3, #32]
 80036a2:	e008      	b.n	80036b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	1c59      	adds	r1, r3, #1
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6211      	str	r1, [r2, #32]
 80036ae:	781a      	ldrb	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29b      	uxth	r3, r3
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	4619      	mov	r1, r3
 80036c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10f      	bne.n	80036ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68da      	ldr	r2, [r3, #12]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80036ea:	2300      	movs	r3, #0
 80036ec:	e000      	b.n	80036f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80036ee:	2302      	movs	r3, #2
  }
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3714      	adds	r7, #20
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bc80      	pop	{r7}
 80036f8:	4770      	bx	lr

080036fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b082      	sub	sp, #8
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003710:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2220      	movs	r2, #32
 8003716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7ff fe64 	bl	80033e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b08c      	sub	sp, #48	; 0x30
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b22      	cmp	r3, #34	; 0x22
 800373c:	f040 80ae 	bne.w	800389c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003748:	d117      	bne.n	800377a <UART_Receive_IT+0x50>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d113      	bne.n	800377a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003752:	2300      	movs	r3, #0
 8003754:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800375a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	b29b      	uxth	r3, r3
 8003764:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003768:	b29a      	uxth	r2, r3
 800376a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800376c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003772:	1c9a      	adds	r2, r3, #2
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	629a      	str	r2, [r3, #40]	; 0x28
 8003778:	e026      	b.n	80037c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800377e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003780:	2300      	movs	r3, #0
 8003782:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800378c:	d007      	beq.n	800379e <UART_Receive_IT+0x74>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d10a      	bne.n	80037ac <UART_Receive_IT+0x82>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d106      	bne.n	80037ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a8:	701a      	strb	r2, [r3, #0]
 80037aa:	e008      	b.n	80037be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c2:	1c5a      	adds	r2, r3, #1
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	3b01      	subs	r3, #1
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	4619      	mov	r1, r3
 80037d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d15d      	bne.n	8003898 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68da      	ldr	r2, [r3, #12]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0220 	bic.w	r2, r2, #32
 80037ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695a      	ldr	r2, [r3, #20]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 0201 	bic.w	r2, r2, #1
 800380a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2220      	movs	r2, #32
 8003810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	2b01      	cmp	r3, #1
 8003820:	d135      	bne.n	800388e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	330c      	adds	r3, #12
 800382e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	e853 3f00 	ldrex	r3, [r3]
 8003836:	613b      	str	r3, [r7, #16]
   return(result);
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	f023 0310 	bic.w	r3, r3, #16
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	330c      	adds	r3, #12
 8003846:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003848:	623a      	str	r2, [r7, #32]
 800384a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800384c:	69f9      	ldr	r1, [r7, #28]
 800384e:	6a3a      	ldr	r2, [r7, #32]
 8003850:	e841 2300 	strex	r3, r2, [r1]
 8003854:	61bb      	str	r3, [r7, #24]
   return(result);
 8003856:	69bb      	ldr	r3, [r7, #24]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1e5      	bne.n	8003828 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0310 	and.w	r3, r3, #16
 8003866:	2b10      	cmp	r3, #16
 8003868:	d10a      	bne.n	8003880 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800386a:	2300      	movs	r3, #0
 800386c:	60fb      	str	r3, [r7, #12]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	60fb      	str	r3, [r7, #12]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003884:	4619      	mov	r1, r3
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f7ff fdc0 	bl	800340c <HAL_UARTEx_RxEventCallback>
 800388c:	e002      	b.n	8003894 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7fc fd74 	bl	800037c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003894:	2300      	movs	r3, #0
 8003896:	e002      	b.n	800389e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003898:	2300      	movs	r3, #0
 800389a:	e000      	b.n	800389e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800389c:	2302      	movs	r3, #2
  }
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3730      	adds	r7, #48	; 0x30
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
	...

080038a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	689a      	ldr	r2, [r3, #8]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	431a      	orrs	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80038e2:	f023 030c 	bic.w	r3, r3, #12
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	6812      	ldr	r2, [r2, #0]
 80038ea:	68b9      	ldr	r1, [r7, #8]
 80038ec:	430b      	orrs	r3, r1
 80038ee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699a      	ldr	r2, [r3, #24]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	430a      	orrs	r2, r1
 8003904:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a2c      	ldr	r2, [pc, #176]	; (80039bc <UART_SetConfig+0x114>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d103      	bne.n	8003918 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003910:	f7fe fd10 	bl	8002334 <HAL_RCC_GetPCLK2Freq>
 8003914:	60f8      	str	r0, [r7, #12]
 8003916:	e002      	b.n	800391e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003918:	f7fe fcf8 	bl	800230c <HAL_RCC_GetPCLK1Freq>
 800391c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	4613      	mov	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	009a      	lsls	r2, r3, #2
 8003928:	441a      	add	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	fbb2 f3f3 	udiv	r3, r2, r3
 8003934:	4a22      	ldr	r2, [pc, #136]	; (80039c0 <UART_SetConfig+0x118>)
 8003936:	fba2 2303 	umull	r2, r3, r2, r3
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	0119      	lsls	r1, r3, #4
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	4613      	mov	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	009a      	lsls	r2, r3, #2
 8003948:	441a      	add	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	fbb2 f2f3 	udiv	r2, r2, r3
 8003954:	4b1a      	ldr	r3, [pc, #104]	; (80039c0 <UART_SetConfig+0x118>)
 8003956:	fba3 0302 	umull	r0, r3, r3, r2
 800395a:	095b      	lsrs	r3, r3, #5
 800395c:	2064      	movs	r0, #100	; 0x64
 800395e:	fb00 f303 	mul.w	r3, r0, r3
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	011b      	lsls	r3, r3, #4
 8003966:	3332      	adds	r3, #50	; 0x32
 8003968:	4a15      	ldr	r2, [pc, #84]	; (80039c0 <UART_SetConfig+0x118>)
 800396a:	fba2 2303 	umull	r2, r3, r2, r3
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003974:	4419      	add	r1, r3
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	009a      	lsls	r2, r3, #2
 8003980:	441a      	add	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	fbb2 f2f3 	udiv	r2, r2, r3
 800398c:	4b0c      	ldr	r3, [pc, #48]	; (80039c0 <UART_SetConfig+0x118>)
 800398e:	fba3 0302 	umull	r0, r3, r3, r2
 8003992:	095b      	lsrs	r3, r3, #5
 8003994:	2064      	movs	r0, #100	; 0x64
 8003996:	fb00 f303 	mul.w	r3, r0, r3
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	011b      	lsls	r3, r3, #4
 800399e:	3332      	adds	r3, #50	; 0x32
 80039a0:	4a07      	ldr	r2, [pc, #28]	; (80039c0 <UART_SetConfig+0x118>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	095b      	lsrs	r3, r3, #5
 80039a8:	f003 020f 	and.w	r2, r3, #15
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	440a      	add	r2, r1
 80039b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80039b4:	bf00      	nop
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40013800 	.word	0x40013800
 80039c0:	51eb851f 	.word	0x51eb851f

080039c4 <__errno>:
 80039c4:	4b01      	ldr	r3, [pc, #4]	; (80039cc <__errno+0x8>)
 80039c6:	6818      	ldr	r0, [r3, #0]
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	20000078 	.word	0x20000078

080039d0 <__libc_init_array>:
 80039d0:	b570      	push	{r4, r5, r6, lr}
 80039d2:	2600      	movs	r6, #0
 80039d4:	4d0c      	ldr	r5, [pc, #48]	; (8003a08 <__libc_init_array+0x38>)
 80039d6:	4c0d      	ldr	r4, [pc, #52]	; (8003a0c <__libc_init_array+0x3c>)
 80039d8:	1b64      	subs	r4, r4, r5
 80039da:	10a4      	asrs	r4, r4, #2
 80039dc:	42a6      	cmp	r6, r4
 80039de:	d109      	bne.n	80039f4 <__libc_init_array+0x24>
 80039e0:	f001 f85a 	bl	8004a98 <_init>
 80039e4:	2600      	movs	r6, #0
 80039e6:	4d0a      	ldr	r5, [pc, #40]	; (8003a10 <__libc_init_array+0x40>)
 80039e8:	4c0a      	ldr	r4, [pc, #40]	; (8003a14 <__libc_init_array+0x44>)
 80039ea:	1b64      	subs	r4, r4, r5
 80039ec:	10a4      	asrs	r4, r4, #2
 80039ee:	42a6      	cmp	r6, r4
 80039f0:	d105      	bne.n	80039fe <__libc_init_array+0x2e>
 80039f2:	bd70      	pop	{r4, r5, r6, pc}
 80039f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f8:	4798      	blx	r3
 80039fa:	3601      	adds	r6, #1
 80039fc:	e7ee      	b.n	80039dc <__libc_init_array+0xc>
 80039fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a02:	4798      	blx	r3
 8003a04:	3601      	adds	r6, #1
 8003a06:	e7f2      	b.n	80039ee <__libc_init_array+0x1e>
 8003a08:	08004ba0 	.word	0x08004ba0
 8003a0c:	08004ba0 	.word	0x08004ba0
 8003a10:	08004ba0 	.word	0x08004ba0
 8003a14:	08004ba4 	.word	0x08004ba4

08003a18 <memset>:
 8003a18:	4603      	mov	r3, r0
 8003a1a:	4402      	add	r2, r0
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d100      	bne.n	8003a22 <memset+0xa>
 8003a20:	4770      	bx	lr
 8003a22:	f803 1b01 	strb.w	r1, [r3], #1
 8003a26:	e7f9      	b.n	8003a1c <memset+0x4>

08003a28 <_puts_r>:
 8003a28:	b570      	push	{r4, r5, r6, lr}
 8003a2a:	460e      	mov	r6, r1
 8003a2c:	4605      	mov	r5, r0
 8003a2e:	b118      	cbz	r0, 8003a38 <_puts_r+0x10>
 8003a30:	6983      	ldr	r3, [r0, #24]
 8003a32:	b90b      	cbnz	r3, 8003a38 <_puts_r+0x10>
 8003a34:	f000 fa68 	bl	8003f08 <__sinit>
 8003a38:	69ab      	ldr	r3, [r5, #24]
 8003a3a:	68ac      	ldr	r4, [r5, #8]
 8003a3c:	b913      	cbnz	r3, 8003a44 <_puts_r+0x1c>
 8003a3e:	4628      	mov	r0, r5
 8003a40:	f000 fa62 	bl	8003f08 <__sinit>
 8003a44:	4b2c      	ldr	r3, [pc, #176]	; (8003af8 <_puts_r+0xd0>)
 8003a46:	429c      	cmp	r4, r3
 8003a48:	d120      	bne.n	8003a8c <_puts_r+0x64>
 8003a4a:	686c      	ldr	r4, [r5, #4]
 8003a4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a4e:	07db      	lsls	r3, r3, #31
 8003a50:	d405      	bmi.n	8003a5e <_puts_r+0x36>
 8003a52:	89a3      	ldrh	r3, [r4, #12]
 8003a54:	0598      	lsls	r0, r3, #22
 8003a56:	d402      	bmi.n	8003a5e <_puts_r+0x36>
 8003a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a5a:	f000 faf3 	bl	8004044 <__retarget_lock_acquire_recursive>
 8003a5e:	89a3      	ldrh	r3, [r4, #12]
 8003a60:	0719      	lsls	r1, r3, #28
 8003a62:	d51d      	bpl.n	8003aa0 <_puts_r+0x78>
 8003a64:	6923      	ldr	r3, [r4, #16]
 8003a66:	b1db      	cbz	r3, 8003aa0 <_puts_r+0x78>
 8003a68:	3e01      	subs	r6, #1
 8003a6a:	68a3      	ldr	r3, [r4, #8]
 8003a6c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a70:	3b01      	subs	r3, #1
 8003a72:	60a3      	str	r3, [r4, #8]
 8003a74:	bb39      	cbnz	r1, 8003ac6 <_puts_r+0x9e>
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	da38      	bge.n	8003aec <_puts_r+0xc4>
 8003a7a:	4622      	mov	r2, r4
 8003a7c:	210a      	movs	r1, #10
 8003a7e:	4628      	mov	r0, r5
 8003a80:	f000 f868 	bl	8003b54 <__swbuf_r>
 8003a84:	3001      	adds	r0, #1
 8003a86:	d011      	beq.n	8003aac <_puts_r+0x84>
 8003a88:	250a      	movs	r5, #10
 8003a8a:	e011      	b.n	8003ab0 <_puts_r+0x88>
 8003a8c:	4b1b      	ldr	r3, [pc, #108]	; (8003afc <_puts_r+0xd4>)
 8003a8e:	429c      	cmp	r4, r3
 8003a90:	d101      	bne.n	8003a96 <_puts_r+0x6e>
 8003a92:	68ac      	ldr	r4, [r5, #8]
 8003a94:	e7da      	b.n	8003a4c <_puts_r+0x24>
 8003a96:	4b1a      	ldr	r3, [pc, #104]	; (8003b00 <_puts_r+0xd8>)
 8003a98:	429c      	cmp	r4, r3
 8003a9a:	bf08      	it	eq
 8003a9c:	68ec      	ldreq	r4, [r5, #12]
 8003a9e:	e7d5      	b.n	8003a4c <_puts_r+0x24>
 8003aa0:	4621      	mov	r1, r4
 8003aa2:	4628      	mov	r0, r5
 8003aa4:	f000 f8a8 	bl	8003bf8 <__swsetup_r>
 8003aa8:	2800      	cmp	r0, #0
 8003aaa:	d0dd      	beq.n	8003a68 <_puts_r+0x40>
 8003aac:	f04f 35ff 	mov.w	r5, #4294967295
 8003ab0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ab2:	07da      	lsls	r2, r3, #31
 8003ab4:	d405      	bmi.n	8003ac2 <_puts_r+0x9a>
 8003ab6:	89a3      	ldrh	r3, [r4, #12]
 8003ab8:	059b      	lsls	r3, r3, #22
 8003aba:	d402      	bmi.n	8003ac2 <_puts_r+0x9a>
 8003abc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003abe:	f000 fac2 	bl	8004046 <__retarget_lock_release_recursive>
 8003ac2:	4628      	mov	r0, r5
 8003ac4:	bd70      	pop	{r4, r5, r6, pc}
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	da04      	bge.n	8003ad4 <_puts_r+0xac>
 8003aca:	69a2      	ldr	r2, [r4, #24]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	dc06      	bgt.n	8003ade <_puts_r+0xb6>
 8003ad0:	290a      	cmp	r1, #10
 8003ad2:	d004      	beq.n	8003ade <_puts_r+0xb6>
 8003ad4:	6823      	ldr	r3, [r4, #0]
 8003ad6:	1c5a      	adds	r2, r3, #1
 8003ad8:	6022      	str	r2, [r4, #0]
 8003ada:	7019      	strb	r1, [r3, #0]
 8003adc:	e7c5      	b.n	8003a6a <_puts_r+0x42>
 8003ade:	4622      	mov	r2, r4
 8003ae0:	4628      	mov	r0, r5
 8003ae2:	f000 f837 	bl	8003b54 <__swbuf_r>
 8003ae6:	3001      	adds	r0, #1
 8003ae8:	d1bf      	bne.n	8003a6a <_puts_r+0x42>
 8003aea:	e7df      	b.n	8003aac <_puts_r+0x84>
 8003aec:	250a      	movs	r5, #10
 8003aee:	6823      	ldr	r3, [r4, #0]
 8003af0:	1c5a      	adds	r2, r3, #1
 8003af2:	6022      	str	r2, [r4, #0]
 8003af4:	701d      	strb	r5, [r3, #0]
 8003af6:	e7db      	b.n	8003ab0 <_puts_r+0x88>
 8003af8:	08004b2c 	.word	0x08004b2c
 8003afc:	08004b4c 	.word	0x08004b4c
 8003b00:	08004b0c 	.word	0x08004b0c

08003b04 <puts>:
 8003b04:	4b02      	ldr	r3, [pc, #8]	; (8003b10 <puts+0xc>)
 8003b06:	4601      	mov	r1, r0
 8003b08:	6818      	ldr	r0, [r3, #0]
 8003b0a:	f7ff bf8d 	b.w	8003a28 <_puts_r>
 8003b0e:	bf00      	nop
 8003b10:	20000078 	.word	0x20000078

08003b14 <siprintf>:
 8003b14:	b40e      	push	{r1, r2, r3}
 8003b16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b1a:	b500      	push	{lr}
 8003b1c:	b09c      	sub	sp, #112	; 0x70
 8003b1e:	ab1d      	add	r3, sp, #116	; 0x74
 8003b20:	9002      	str	r0, [sp, #8]
 8003b22:	9006      	str	r0, [sp, #24]
 8003b24:	9107      	str	r1, [sp, #28]
 8003b26:	9104      	str	r1, [sp, #16]
 8003b28:	4808      	ldr	r0, [pc, #32]	; (8003b4c <siprintf+0x38>)
 8003b2a:	4909      	ldr	r1, [pc, #36]	; (8003b50 <siprintf+0x3c>)
 8003b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b30:	9105      	str	r1, [sp, #20]
 8003b32:	6800      	ldr	r0, [r0, #0]
 8003b34:	a902      	add	r1, sp, #8
 8003b36:	9301      	str	r3, [sp, #4]
 8003b38:	f000 fbec 	bl	8004314 <_svfiprintf_r>
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	9b02      	ldr	r3, [sp, #8]
 8003b40:	701a      	strb	r2, [r3, #0]
 8003b42:	b01c      	add	sp, #112	; 0x70
 8003b44:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b48:	b003      	add	sp, #12
 8003b4a:	4770      	bx	lr
 8003b4c:	20000078 	.word	0x20000078
 8003b50:	ffff0208 	.word	0xffff0208

08003b54 <__swbuf_r>:
 8003b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b56:	460e      	mov	r6, r1
 8003b58:	4614      	mov	r4, r2
 8003b5a:	4605      	mov	r5, r0
 8003b5c:	b118      	cbz	r0, 8003b66 <__swbuf_r+0x12>
 8003b5e:	6983      	ldr	r3, [r0, #24]
 8003b60:	b90b      	cbnz	r3, 8003b66 <__swbuf_r+0x12>
 8003b62:	f000 f9d1 	bl	8003f08 <__sinit>
 8003b66:	4b21      	ldr	r3, [pc, #132]	; (8003bec <__swbuf_r+0x98>)
 8003b68:	429c      	cmp	r4, r3
 8003b6a:	d12b      	bne.n	8003bc4 <__swbuf_r+0x70>
 8003b6c:	686c      	ldr	r4, [r5, #4]
 8003b6e:	69a3      	ldr	r3, [r4, #24]
 8003b70:	60a3      	str	r3, [r4, #8]
 8003b72:	89a3      	ldrh	r3, [r4, #12]
 8003b74:	071a      	lsls	r2, r3, #28
 8003b76:	d52f      	bpl.n	8003bd8 <__swbuf_r+0x84>
 8003b78:	6923      	ldr	r3, [r4, #16]
 8003b7a:	b36b      	cbz	r3, 8003bd8 <__swbuf_r+0x84>
 8003b7c:	6923      	ldr	r3, [r4, #16]
 8003b7e:	6820      	ldr	r0, [r4, #0]
 8003b80:	b2f6      	uxtb	r6, r6
 8003b82:	1ac0      	subs	r0, r0, r3
 8003b84:	6963      	ldr	r3, [r4, #20]
 8003b86:	4637      	mov	r7, r6
 8003b88:	4283      	cmp	r3, r0
 8003b8a:	dc04      	bgt.n	8003b96 <__swbuf_r+0x42>
 8003b8c:	4621      	mov	r1, r4
 8003b8e:	4628      	mov	r0, r5
 8003b90:	f000 f926 	bl	8003de0 <_fflush_r>
 8003b94:	bb30      	cbnz	r0, 8003be4 <__swbuf_r+0x90>
 8003b96:	68a3      	ldr	r3, [r4, #8]
 8003b98:	3001      	adds	r0, #1
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	60a3      	str	r3, [r4, #8]
 8003b9e:	6823      	ldr	r3, [r4, #0]
 8003ba0:	1c5a      	adds	r2, r3, #1
 8003ba2:	6022      	str	r2, [r4, #0]
 8003ba4:	701e      	strb	r6, [r3, #0]
 8003ba6:	6963      	ldr	r3, [r4, #20]
 8003ba8:	4283      	cmp	r3, r0
 8003baa:	d004      	beq.n	8003bb6 <__swbuf_r+0x62>
 8003bac:	89a3      	ldrh	r3, [r4, #12]
 8003bae:	07db      	lsls	r3, r3, #31
 8003bb0:	d506      	bpl.n	8003bc0 <__swbuf_r+0x6c>
 8003bb2:	2e0a      	cmp	r6, #10
 8003bb4:	d104      	bne.n	8003bc0 <__swbuf_r+0x6c>
 8003bb6:	4621      	mov	r1, r4
 8003bb8:	4628      	mov	r0, r5
 8003bba:	f000 f911 	bl	8003de0 <_fflush_r>
 8003bbe:	b988      	cbnz	r0, 8003be4 <__swbuf_r+0x90>
 8003bc0:	4638      	mov	r0, r7
 8003bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <__swbuf_r+0x9c>)
 8003bc6:	429c      	cmp	r4, r3
 8003bc8:	d101      	bne.n	8003bce <__swbuf_r+0x7a>
 8003bca:	68ac      	ldr	r4, [r5, #8]
 8003bcc:	e7cf      	b.n	8003b6e <__swbuf_r+0x1a>
 8003bce:	4b09      	ldr	r3, [pc, #36]	; (8003bf4 <__swbuf_r+0xa0>)
 8003bd0:	429c      	cmp	r4, r3
 8003bd2:	bf08      	it	eq
 8003bd4:	68ec      	ldreq	r4, [r5, #12]
 8003bd6:	e7ca      	b.n	8003b6e <__swbuf_r+0x1a>
 8003bd8:	4621      	mov	r1, r4
 8003bda:	4628      	mov	r0, r5
 8003bdc:	f000 f80c 	bl	8003bf8 <__swsetup_r>
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d0cb      	beq.n	8003b7c <__swbuf_r+0x28>
 8003be4:	f04f 37ff 	mov.w	r7, #4294967295
 8003be8:	e7ea      	b.n	8003bc0 <__swbuf_r+0x6c>
 8003bea:	bf00      	nop
 8003bec:	08004b2c 	.word	0x08004b2c
 8003bf0:	08004b4c 	.word	0x08004b4c
 8003bf4:	08004b0c 	.word	0x08004b0c

08003bf8 <__swsetup_r>:
 8003bf8:	4b32      	ldr	r3, [pc, #200]	; (8003cc4 <__swsetup_r+0xcc>)
 8003bfa:	b570      	push	{r4, r5, r6, lr}
 8003bfc:	681d      	ldr	r5, [r3, #0]
 8003bfe:	4606      	mov	r6, r0
 8003c00:	460c      	mov	r4, r1
 8003c02:	b125      	cbz	r5, 8003c0e <__swsetup_r+0x16>
 8003c04:	69ab      	ldr	r3, [r5, #24]
 8003c06:	b913      	cbnz	r3, 8003c0e <__swsetup_r+0x16>
 8003c08:	4628      	mov	r0, r5
 8003c0a:	f000 f97d 	bl	8003f08 <__sinit>
 8003c0e:	4b2e      	ldr	r3, [pc, #184]	; (8003cc8 <__swsetup_r+0xd0>)
 8003c10:	429c      	cmp	r4, r3
 8003c12:	d10f      	bne.n	8003c34 <__swsetup_r+0x3c>
 8003c14:	686c      	ldr	r4, [r5, #4]
 8003c16:	89a3      	ldrh	r3, [r4, #12]
 8003c18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c1c:	0719      	lsls	r1, r3, #28
 8003c1e:	d42c      	bmi.n	8003c7a <__swsetup_r+0x82>
 8003c20:	06dd      	lsls	r5, r3, #27
 8003c22:	d411      	bmi.n	8003c48 <__swsetup_r+0x50>
 8003c24:	2309      	movs	r3, #9
 8003c26:	6033      	str	r3, [r6, #0]
 8003c28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c30:	81a3      	strh	r3, [r4, #12]
 8003c32:	e03e      	b.n	8003cb2 <__swsetup_r+0xba>
 8003c34:	4b25      	ldr	r3, [pc, #148]	; (8003ccc <__swsetup_r+0xd4>)
 8003c36:	429c      	cmp	r4, r3
 8003c38:	d101      	bne.n	8003c3e <__swsetup_r+0x46>
 8003c3a:	68ac      	ldr	r4, [r5, #8]
 8003c3c:	e7eb      	b.n	8003c16 <__swsetup_r+0x1e>
 8003c3e:	4b24      	ldr	r3, [pc, #144]	; (8003cd0 <__swsetup_r+0xd8>)
 8003c40:	429c      	cmp	r4, r3
 8003c42:	bf08      	it	eq
 8003c44:	68ec      	ldreq	r4, [r5, #12]
 8003c46:	e7e6      	b.n	8003c16 <__swsetup_r+0x1e>
 8003c48:	0758      	lsls	r0, r3, #29
 8003c4a:	d512      	bpl.n	8003c72 <__swsetup_r+0x7a>
 8003c4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c4e:	b141      	cbz	r1, 8003c62 <__swsetup_r+0x6a>
 8003c50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c54:	4299      	cmp	r1, r3
 8003c56:	d002      	beq.n	8003c5e <__swsetup_r+0x66>
 8003c58:	4630      	mov	r0, r6
 8003c5a:	f000 fa59 	bl	8004110 <_free_r>
 8003c5e:	2300      	movs	r3, #0
 8003c60:	6363      	str	r3, [r4, #52]	; 0x34
 8003c62:	89a3      	ldrh	r3, [r4, #12]
 8003c64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c68:	81a3      	strh	r3, [r4, #12]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	6063      	str	r3, [r4, #4]
 8003c6e:	6923      	ldr	r3, [r4, #16]
 8003c70:	6023      	str	r3, [r4, #0]
 8003c72:	89a3      	ldrh	r3, [r4, #12]
 8003c74:	f043 0308 	orr.w	r3, r3, #8
 8003c78:	81a3      	strh	r3, [r4, #12]
 8003c7a:	6923      	ldr	r3, [r4, #16]
 8003c7c:	b94b      	cbnz	r3, 8003c92 <__swsetup_r+0x9a>
 8003c7e:	89a3      	ldrh	r3, [r4, #12]
 8003c80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c88:	d003      	beq.n	8003c92 <__swsetup_r+0x9a>
 8003c8a:	4621      	mov	r1, r4
 8003c8c:	4630      	mov	r0, r6
 8003c8e:	f000 f9ff 	bl	8004090 <__smakebuf_r>
 8003c92:	89a0      	ldrh	r0, [r4, #12]
 8003c94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c98:	f010 0301 	ands.w	r3, r0, #1
 8003c9c:	d00a      	beq.n	8003cb4 <__swsetup_r+0xbc>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	60a3      	str	r3, [r4, #8]
 8003ca2:	6963      	ldr	r3, [r4, #20]
 8003ca4:	425b      	negs	r3, r3
 8003ca6:	61a3      	str	r3, [r4, #24]
 8003ca8:	6923      	ldr	r3, [r4, #16]
 8003caa:	b943      	cbnz	r3, 8003cbe <__swsetup_r+0xc6>
 8003cac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003cb0:	d1ba      	bne.n	8003c28 <__swsetup_r+0x30>
 8003cb2:	bd70      	pop	{r4, r5, r6, pc}
 8003cb4:	0781      	lsls	r1, r0, #30
 8003cb6:	bf58      	it	pl
 8003cb8:	6963      	ldrpl	r3, [r4, #20]
 8003cba:	60a3      	str	r3, [r4, #8]
 8003cbc:	e7f4      	b.n	8003ca8 <__swsetup_r+0xb0>
 8003cbe:	2000      	movs	r0, #0
 8003cc0:	e7f7      	b.n	8003cb2 <__swsetup_r+0xba>
 8003cc2:	bf00      	nop
 8003cc4:	20000078 	.word	0x20000078
 8003cc8:	08004b2c 	.word	0x08004b2c
 8003ccc:	08004b4c 	.word	0x08004b4c
 8003cd0:	08004b0c 	.word	0x08004b0c

08003cd4 <__sflush_r>:
 8003cd4:	898a      	ldrh	r2, [r1, #12]
 8003cd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cda:	4605      	mov	r5, r0
 8003cdc:	0710      	lsls	r0, r2, #28
 8003cde:	460c      	mov	r4, r1
 8003ce0:	d458      	bmi.n	8003d94 <__sflush_r+0xc0>
 8003ce2:	684b      	ldr	r3, [r1, #4]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	dc05      	bgt.n	8003cf4 <__sflush_r+0x20>
 8003ce8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	dc02      	bgt.n	8003cf4 <__sflush_r+0x20>
 8003cee:	2000      	movs	r0, #0
 8003cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003cf6:	2e00      	cmp	r6, #0
 8003cf8:	d0f9      	beq.n	8003cee <__sflush_r+0x1a>
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003d00:	682f      	ldr	r7, [r5, #0]
 8003d02:	602b      	str	r3, [r5, #0]
 8003d04:	d032      	beq.n	8003d6c <__sflush_r+0x98>
 8003d06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003d08:	89a3      	ldrh	r3, [r4, #12]
 8003d0a:	075a      	lsls	r2, r3, #29
 8003d0c:	d505      	bpl.n	8003d1a <__sflush_r+0x46>
 8003d0e:	6863      	ldr	r3, [r4, #4]
 8003d10:	1ac0      	subs	r0, r0, r3
 8003d12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d14:	b10b      	cbz	r3, 8003d1a <__sflush_r+0x46>
 8003d16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d18:	1ac0      	subs	r0, r0, r3
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d20:	4628      	mov	r0, r5
 8003d22:	6a21      	ldr	r1, [r4, #32]
 8003d24:	47b0      	blx	r6
 8003d26:	1c43      	adds	r3, r0, #1
 8003d28:	89a3      	ldrh	r3, [r4, #12]
 8003d2a:	d106      	bne.n	8003d3a <__sflush_r+0x66>
 8003d2c:	6829      	ldr	r1, [r5, #0]
 8003d2e:	291d      	cmp	r1, #29
 8003d30:	d82c      	bhi.n	8003d8c <__sflush_r+0xb8>
 8003d32:	4a2a      	ldr	r2, [pc, #168]	; (8003ddc <__sflush_r+0x108>)
 8003d34:	40ca      	lsrs	r2, r1
 8003d36:	07d6      	lsls	r6, r2, #31
 8003d38:	d528      	bpl.n	8003d8c <__sflush_r+0xb8>
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	6062      	str	r2, [r4, #4]
 8003d3e:	6922      	ldr	r2, [r4, #16]
 8003d40:	04d9      	lsls	r1, r3, #19
 8003d42:	6022      	str	r2, [r4, #0]
 8003d44:	d504      	bpl.n	8003d50 <__sflush_r+0x7c>
 8003d46:	1c42      	adds	r2, r0, #1
 8003d48:	d101      	bne.n	8003d4e <__sflush_r+0x7a>
 8003d4a:	682b      	ldr	r3, [r5, #0]
 8003d4c:	b903      	cbnz	r3, 8003d50 <__sflush_r+0x7c>
 8003d4e:	6560      	str	r0, [r4, #84]	; 0x54
 8003d50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d52:	602f      	str	r7, [r5, #0]
 8003d54:	2900      	cmp	r1, #0
 8003d56:	d0ca      	beq.n	8003cee <__sflush_r+0x1a>
 8003d58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d5c:	4299      	cmp	r1, r3
 8003d5e:	d002      	beq.n	8003d66 <__sflush_r+0x92>
 8003d60:	4628      	mov	r0, r5
 8003d62:	f000 f9d5 	bl	8004110 <_free_r>
 8003d66:	2000      	movs	r0, #0
 8003d68:	6360      	str	r0, [r4, #52]	; 0x34
 8003d6a:	e7c1      	b.n	8003cf0 <__sflush_r+0x1c>
 8003d6c:	6a21      	ldr	r1, [r4, #32]
 8003d6e:	2301      	movs	r3, #1
 8003d70:	4628      	mov	r0, r5
 8003d72:	47b0      	blx	r6
 8003d74:	1c41      	adds	r1, r0, #1
 8003d76:	d1c7      	bne.n	8003d08 <__sflush_r+0x34>
 8003d78:	682b      	ldr	r3, [r5, #0]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d0c4      	beq.n	8003d08 <__sflush_r+0x34>
 8003d7e:	2b1d      	cmp	r3, #29
 8003d80:	d001      	beq.n	8003d86 <__sflush_r+0xb2>
 8003d82:	2b16      	cmp	r3, #22
 8003d84:	d101      	bne.n	8003d8a <__sflush_r+0xb6>
 8003d86:	602f      	str	r7, [r5, #0]
 8003d88:	e7b1      	b.n	8003cee <__sflush_r+0x1a>
 8003d8a:	89a3      	ldrh	r3, [r4, #12]
 8003d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d90:	81a3      	strh	r3, [r4, #12]
 8003d92:	e7ad      	b.n	8003cf0 <__sflush_r+0x1c>
 8003d94:	690f      	ldr	r7, [r1, #16]
 8003d96:	2f00      	cmp	r7, #0
 8003d98:	d0a9      	beq.n	8003cee <__sflush_r+0x1a>
 8003d9a:	0793      	lsls	r3, r2, #30
 8003d9c:	bf18      	it	ne
 8003d9e:	2300      	movne	r3, #0
 8003da0:	680e      	ldr	r6, [r1, #0]
 8003da2:	bf08      	it	eq
 8003da4:	694b      	ldreq	r3, [r1, #20]
 8003da6:	eba6 0807 	sub.w	r8, r6, r7
 8003daa:	600f      	str	r7, [r1, #0]
 8003dac:	608b      	str	r3, [r1, #8]
 8003dae:	f1b8 0f00 	cmp.w	r8, #0
 8003db2:	dd9c      	ble.n	8003cee <__sflush_r+0x1a>
 8003db4:	4643      	mov	r3, r8
 8003db6:	463a      	mov	r2, r7
 8003db8:	4628      	mov	r0, r5
 8003dba:	6a21      	ldr	r1, [r4, #32]
 8003dbc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003dbe:	47b0      	blx	r6
 8003dc0:	2800      	cmp	r0, #0
 8003dc2:	dc06      	bgt.n	8003dd2 <__sflush_r+0xfe>
 8003dc4:	89a3      	ldrh	r3, [r4, #12]
 8003dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dce:	81a3      	strh	r3, [r4, #12]
 8003dd0:	e78e      	b.n	8003cf0 <__sflush_r+0x1c>
 8003dd2:	4407      	add	r7, r0
 8003dd4:	eba8 0800 	sub.w	r8, r8, r0
 8003dd8:	e7e9      	b.n	8003dae <__sflush_r+0xda>
 8003dda:	bf00      	nop
 8003ddc:	20400001 	.word	0x20400001

08003de0 <_fflush_r>:
 8003de0:	b538      	push	{r3, r4, r5, lr}
 8003de2:	690b      	ldr	r3, [r1, #16]
 8003de4:	4605      	mov	r5, r0
 8003de6:	460c      	mov	r4, r1
 8003de8:	b913      	cbnz	r3, 8003df0 <_fflush_r+0x10>
 8003dea:	2500      	movs	r5, #0
 8003dec:	4628      	mov	r0, r5
 8003dee:	bd38      	pop	{r3, r4, r5, pc}
 8003df0:	b118      	cbz	r0, 8003dfa <_fflush_r+0x1a>
 8003df2:	6983      	ldr	r3, [r0, #24]
 8003df4:	b90b      	cbnz	r3, 8003dfa <_fflush_r+0x1a>
 8003df6:	f000 f887 	bl	8003f08 <__sinit>
 8003dfa:	4b14      	ldr	r3, [pc, #80]	; (8003e4c <_fflush_r+0x6c>)
 8003dfc:	429c      	cmp	r4, r3
 8003dfe:	d11b      	bne.n	8003e38 <_fflush_r+0x58>
 8003e00:	686c      	ldr	r4, [r5, #4]
 8003e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0ef      	beq.n	8003dea <_fflush_r+0xa>
 8003e0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003e0c:	07d0      	lsls	r0, r2, #31
 8003e0e:	d404      	bmi.n	8003e1a <_fflush_r+0x3a>
 8003e10:	0599      	lsls	r1, r3, #22
 8003e12:	d402      	bmi.n	8003e1a <_fflush_r+0x3a>
 8003e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e16:	f000 f915 	bl	8004044 <__retarget_lock_acquire_recursive>
 8003e1a:	4628      	mov	r0, r5
 8003e1c:	4621      	mov	r1, r4
 8003e1e:	f7ff ff59 	bl	8003cd4 <__sflush_r>
 8003e22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003e24:	4605      	mov	r5, r0
 8003e26:	07da      	lsls	r2, r3, #31
 8003e28:	d4e0      	bmi.n	8003dec <_fflush_r+0xc>
 8003e2a:	89a3      	ldrh	r3, [r4, #12]
 8003e2c:	059b      	lsls	r3, r3, #22
 8003e2e:	d4dd      	bmi.n	8003dec <_fflush_r+0xc>
 8003e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e32:	f000 f908 	bl	8004046 <__retarget_lock_release_recursive>
 8003e36:	e7d9      	b.n	8003dec <_fflush_r+0xc>
 8003e38:	4b05      	ldr	r3, [pc, #20]	; (8003e50 <_fflush_r+0x70>)
 8003e3a:	429c      	cmp	r4, r3
 8003e3c:	d101      	bne.n	8003e42 <_fflush_r+0x62>
 8003e3e:	68ac      	ldr	r4, [r5, #8]
 8003e40:	e7df      	b.n	8003e02 <_fflush_r+0x22>
 8003e42:	4b04      	ldr	r3, [pc, #16]	; (8003e54 <_fflush_r+0x74>)
 8003e44:	429c      	cmp	r4, r3
 8003e46:	bf08      	it	eq
 8003e48:	68ec      	ldreq	r4, [r5, #12]
 8003e4a:	e7da      	b.n	8003e02 <_fflush_r+0x22>
 8003e4c:	08004b2c 	.word	0x08004b2c
 8003e50:	08004b4c 	.word	0x08004b4c
 8003e54:	08004b0c 	.word	0x08004b0c

08003e58 <std>:
 8003e58:	2300      	movs	r3, #0
 8003e5a:	b510      	push	{r4, lr}
 8003e5c:	4604      	mov	r4, r0
 8003e5e:	e9c0 3300 	strd	r3, r3, [r0]
 8003e62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e66:	6083      	str	r3, [r0, #8]
 8003e68:	8181      	strh	r1, [r0, #12]
 8003e6a:	6643      	str	r3, [r0, #100]	; 0x64
 8003e6c:	81c2      	strh	r2, [r0, #14]
 8003e6e:	6183      	str	r3, [r0, #24]
 8003e70:	4619      	mov	r1, r3
 8003e72:	2208      	movs	r2, #8
 8003e74:	305c      	adds	r0, #92	; 0x5c
 8003e76:	f7ff fdcf 	bl	8003a18 <memset>
 8003e7a:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <std+0x38>)
 8003e7c:	6224      	str	r4, [r4, #32]
 8003e7e:	6263      	str	r3, [r4, #36]	; 0x24
 8003e80:	4b04      	ldr	r3, [pc, #16]	; (8003e94 <std+0x3c>)
 8003e82:	62a3      	str	r3, [r4, #40]	; 0x28
 8003e84:	4b04      	ldr	r3, [pc, #16]	; (8003e98 <std+0x40>)
 8003e86:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003e88:	4b04      	ldr	r3, [pc, #16]	; (8003e9c <std+0x44>)
 8003e8a:	6323      	str	r3, [r4, #48]	; 0x30
 8003e8c:	bd10      	pop	{r4, pc}
 8003e8e:	bf00      	nop
 8003e90:	08004861 	.word	0x08004861
 8003e94:	08004883 	.word	0x08004883
 8003e98:	080048bb 	.word	0x080048bb
 8003e9c:	080048df 	.word	0x080048df

08003ea0 <_cleanup_r>:
 8003ea0:	4901      	ldr	r1, [pc, #4]	; (8003ea8 <_cleanup_r+0x8>)
 8003ea2:	f000 b8af 	b.w	8004004 <_fwalk_reent>
 8003ea6:	bf00      	nop
 8003ea8:	08003de1 	.word	0x08003de1

08003eac <__sfmoreglue>:
 8003eac:	b570      	push	{r4, r5, r6, lr}
 8003eae:	2568      	movs	r5, #104	; 0x68
 8003eb0:	1e4a      	subs	r2, r1, #1
 8003eb2:	4355      	muls	r5, r2
 8003eb4:	460e      	mov	r6, r1
 8003eb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003eba:	f000 f975 	bl	80041a8 <_malloc_r>
 8003ebe:	4604      	mov	r4, r0
 8003ec0:	b140      	cbz	r0, 8003ed4 <__sfmoreglue+0x28>
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	e9c0 1600 	strd	r1, r6, [r0]
 8003ec8:	300c      	adds	r0, #12
 8003eca:	60a0      	str	r0, [r4, #8]
 8003ecc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003ed0:	f7ff fda2 	bl	8003a18 <memset>
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	bd70      	pop	{r4, r5, r6, pc}

08003ed8 <__sfp_lock_acquire>:
 8003ed8:	4801      	ldr	r0, [pc, #4]	; (8003ee0 <__sfp_lock_acquire+0x8>)
 8003eda:	f000 b8b3 	b.w	8004044 <__retarget_lock_acquire_recursive>
 8003ede:	bf00      	nop
 8003ee0:	200001f0 	.word	0x200001f0

08003ee4 <__sfp_lock_release>:
 8003ee4:	4801      	ldr	r0, [pc, #4]	; (8003eec <__sfp_lock_release+0x8>)
 8003ee6:	f000 b8ae 	b.w	8004046 <__retarget_lock_release_recursive>
 8003eea:	bf00      	nop
 8003eec:	200001f0 	.word	0x200001f0

08003ef0 <__sinit_lock_acquire>:
 8003ef0:	4801      	ldr	r0, [pc, #4]	; (8003ef8 <__sinit_lock_acquire+0x8>)
 8003ef2:	f000 b8a7 	b.w	8004044 <__retarget_lock_acquire_recursive>
 8003ef6:	bf00      	nop
 8003ef8:	200001eb 	.word	0x200001eb

08003efc <__sinit_lock_release>:
 8003efc:	4801      	ldr	r0, [pc, #4]	; (8003f04 <__sinit_lock_release+0x8>)
 8003efe:	f000 b8a2 	b.w	8004046 <__retarget_lock_release_recursive>
 8003f02:	bf00      	nop
 8003f04:	200001eb 	.word	0x200001eb

08003f08 <__sinit>:
 8003f08:	b510      	push	{r4, lr}
 8003f0a:	4604      	mov	r4, r0
 8003f0c:	f7ff fff0 	bl	8003ef0 <__sinit_lock_acquire>
 8003f10:	69a3      	ldr	r3, [r4, #24]
 8003f12:	b11b      	cbz	r3, 8003f1c <__sinit+0x14>
 8003f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f18:	f7ff bff0 	b.w	8003efc <__sinit_lock_release>
 8003f1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003f20:	6523      	str	r3, [r4, #80]	; 0x50
 8003f22:	4b13      	ldr	r3, [pc, #76]	; (8003f70 <__sinit+0x68>)
 8003f24:	4a13      	ldr	r2, [pc, #76]	; (8003f74 <__sinit+0x6c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	62a2      	str	r2, [r4, #40]	; 0x28
 8003f2a:	42a3      	cmp	r3, r4
 8003f2c:	bf08      	it	eq
 8003f2e:	2301      	moveq	r3, #1
 8003f30:	4620      	mov	r0, r4
 8003f32:	bf08      	it	eq
 8003f34:	61a3      	streq	r3, [r4, #24]
 8003f36:	f000 f81f 	bl	8003f78 <__sfp>
 8003f3a:	6060      	str	r0, [r4, #4]
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	f000 f81b 	bl	8003f78 <__sfp>
 8003f42:	60a0      	str	r0, [r4, #8]
 8003f44:	4620      	mov	r0, r4
 8003f46:	f000 f817 	bl	8003f78 <__sfp>
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	2104      	movs	r1, #4
 8003f4e:	60e0      	str	r0, [r4, #12]
 8003f50:	6860      	ldr	r0, [r4, #4]
 8003f52:	f7ff ff81 	bl	8003e58 <std>
 8003f56:	2201      	movs	r2, #1
 8003f58:	2109      	movs	r1, #9
 8003f5a:	68a0      	ldr	r0, [r4, #8]
 8003f5c:	f7ff ff7c 	bl	8003e58 <std>
 8003f60:	2202      	movs	r2, #2
 8003f62:	2112      	movs	r1, #18
 8003f64:	68e0      	ldr	r0, [r4, #12]
 8003f66:	f7ff ff77 	bl	8003e58 <std>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	61a3      	str	r3, [r4, #24]
 8003f6e:	e7d1      	b.n	8003f14 <__sinit+0xc>
 8003f70:	08004b08 	.word	0x08004b08
 8003f74:	08003ea1 	.word	0x08003ea1

08003f78 <__sfp>:
 8003f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f7a:	4607      	mov	r7, r0
 8003f7c:	f7ff ffac 	bl	8003ed8 <__sfp_lock_acquire>
 8003f80:	4b1e      	ldr	r3, [pc, #120]	; (8003ffc <__sfp+0x84>)
 8003f82:	681e      	ldr	r6, [r3, #0]
 8003f84:	69b3      	ldr	r3, [r6, #24]
 8003f86:	b913      	cbnz	r3, 8003f8e <__sfp+0x16>
 8003f88:	4630      	mov	r0, r6
 8003f8a:	f7ff ffbd 	bl	8003f08 <__sinit>
 8003f8e:	3648      	adds	r6, #72	; 0x48
 8003f90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003f94:	3b01      	subs	r3, #1
 8003f96:	d503      	bpl.n	8003fa0 <__sfp+0x28>
 8003f98:	6833      	ldr	r3, [r6, #0]
 8003f9a:	b30b      	cbz	r3, 8003fe0 <__sfp+0x68>
 8003f9c:	6836      	ldr	r6, [r6, #0]
 8003f9e:	e7f7      	b.n	8003f90 <__sfp+0x18>
 8003fa0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003fa4:	b9d5      	cbnz	r5, 8003fdc <__sfp+0x64>
 8003fa6:	4b16      	ldr	r3, [pc, #88]	; (8004000 <__sfp+0x88>)
 8003fa8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003fac:	60e3      	str	r3, [r4, #12]
 8003fae:	6665      	str	r5, [r4, #100]	; 0x64
 8003fb0:	f000 f847 	bl	8004042 <__retarget_lock_init_recursive>
 8003fb4:	f7ff ff96 	bl	8003ee4 <__sfp_lock_release>
 8003fb8:	2208      	movs	r2, #8
 8003fba:	4629      	mov	r1, r5
 8003fbc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003fc0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003fc4:	6025      	str	r5, [r4, #0]
 8003fc6:	61a5      	str	r5, [r4, #24]
 8003fc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003fcc:	f7ff fd24 	bl	8003a18 <memset>
 8003fd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003fd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003fd8:	4620      	mov	r0, r4
 8003fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fdc:	3468      	adds	r4, #104	; 0x68
 8003fde:	e7d9      	b.n	8003f94 <__sfp+0x1c>
 8003fe0:	2104      	movs	r1, #4
 8003fe2:	4638      	mov	r0, r7
 8003fe4:	f7ff ff62 	bl	8003eac <__sfmoreglue>
 8003fe8:	4604      	mov	r4, r0
 8003fea:	6030      	str	r0, [r6, #0]
 8003fec:	2800      	cmp	r0, #0
 8003fee:	d1d5      	bne.n	8003f9c <__sfp+0x24>
 8003ff0:	f7ff ff78 	bl	8003ee4 <__sfp_lock_release>
 8003ff4:	230c      	movs	r3, #12
 8003ff6:	603b      	str	r3, [r7, #0]
 8003ff8:	e7ee      	b.n	8003fd8 <__sfp+0x60>
 8003ffa:	bf00      	nop
 8003ffc:	08004b08 	.word	0x08004b08
 8004000:	ffff0001 	.word	0xffff0001

08004004 <_fwalk_reent>:
 8004004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004008:	4606      	mov	r6, r0
 800400a:	4688      	mov	r8, r1
 800400c:	2700      	movs	r7, #0
 800400e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004012:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004016:	f1b9 0901 	subs.w	r9, r9, #1
 800401a:	d505      	bpl.n	8004028 <_fwalk_reent+0x24>
 800401c:	6824      	ldr	r4, [r4, #0]
 800401e:	2c00      	cmp	r4, #0
 8004020:	d1f7      	bne.n	8004012 <_fwalk_reent+0xe>
 8004022:	4638      	mov	r0, r7
 8004024:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004028:	89ab      	ldrh	r3, [r5, #12]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d907      	bls.n	800403e <_fwalk_reent+0x3a>
 800402e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004032:	3301      	adds	r3, #1
 8004034:	d003      	beq.n	800403e <_fwalk_reent+0x3a>
 8004036:	4629      	mov	r1, r5
 8004038:	4630      	mov	r0, r6
 800403a:	47c0      	blx	r8
 800403c:	4307      	orrs	r7, r0
 800403e:	3568      	adds	r5, #104	; 0x68
 8004040:	e7e9      	b.n	8004016 <_fwalk_reent+0x12>

08004042 <__retarget_lock_init_recursive>:
 8004042:	4770      	bx	lr

08004044 <__retarget_lock_acquire_recursive>:
 8004044:	4770      	bx	lr

08004046 <__retarget_lock_release_recursive>:
 8004046:	4770      	bx	lr

08004048 <__swhatbuf_r>:
 8004048:	b570      	push	{r4, r5, r6, lr}
 800404a:	460e      	mov	r6, r1
 800404c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004050:	4614      	mov	r4, r2
 8004052:	2900      	cmp	r1, #0
 8004054:	461d      	mov	r5, r3
 8004056:	b096      	sub	sp, #88	; 0x58
 8004058:	da07      	bge.n	800406a <__swhatbuf_r+0x22>
 800405a:	2300      	movs	r3, #0
 800405c:	602b      	str	r3, [r5, #0]
 800405e:	89b3      	ldrh	r3, [r6, #12]
 8004060:	061a      	lsls	r2, r3, #24
 8004062:	d410      	bmi.n	8004086 <__swhatbuf_r+0x3e>
 8004064:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004068:	e00e      	b.n	8004088 <__swhatbuf_r+0x40>
 800406a:	466a      	mov	r2, sp
 800406c:	f000 fc5e 	bl	800492c <_fstat_r>
 8004070:	2800      	cmp	r0, #0
 8004072:	dbf2      	blt.n	800405a <__swhatbuf_r+0x12>
 8004074:	9a01      	ldr	r2, [sp, #4]
 8004076:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800407a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800407e:	425a      	negs	r2, r3
 8004080:	415a      	adcs	r2, r3
 8004082:	602a      	str	r2, [r5, #0]
 8004084:	e7ee      	b.n	8004064 <__swhatbuf_r+0x1c>
 8004086:	2340      	movs	r3, #64	; 0x40
 8004088:	2000      	movs	r0, #0
 800408a:	6023      	str	r3, [r4, #0]
 800408c:	b016      	add	sp, #88	; 0x58
 800408e:	bd70      	pop	{r4, r5, r6, pc}

08004090 <__smakebuf_r>:
 8004090:	898b      	ldrh	r3, [r1, #12]
 8004092:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004094:	079d      	lsls	r5, r3, #30
 8004096:	4606      	mov	r6, r0
 8004098:	460c      	mov	r4, r1
 800409a:	d507      	bpl.n	80040ac <__smakebuf_r+0x1c>
 800409c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80040a0:	6023      	str	r3, [r4, #0]
 80040a2:	6123      	str	r3, [r4, #16]
 80040a4:	2301      	movs	r3, #1
 80040a6:	6163      	str	r3, [r4, #20]
 80040a8:	b002      	add	sp, #8
 80040aa:	bd70      	pop	{r4, r5, r6, pc}
 80040ac:	466a      	mov	r2, sp
 80040ae:	ab01      	add	r3, sp, #4
 80040b0:	f7ff ffca 	bl	8004048 <__swhatbuf_r>
 80040b4:	9900      	ldr	r1, [sp, #0]
 80040b6:	4605      	mov	r5, r0
 80040b8:	4630      	mov	r0, r6
 80040ba:	f000 f875 	bl	80041a8 <_malloc_r>
 80040be:	b948      	cbnz	r0, 80040d4 <__smakebuf_r+0x44>
 80040c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040c4:	059a      	lsls	r2, r3, #22
 80040c6:	d4ef      	bmi.n	80040a8 <__smakebuf_r+0x18>
 80040c8:	f023 0303 	bic.w	r3, r3, #3
 80040cc:	f043 0302 	orr.w	r3, r3, #2
 80040d0:	81a3      	strh	r3, [r4, #12]
 80040d2:	e7e3      	b.n	800409c <__smakebuf_r+0xc>
 80040d4:	4b0d      	ldr	r3, [pc, #52]	; (800410c <__smakebuf_r+0x7c>)
 80040d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80040d8:	89a3      	ldrh	r3, [r4, #12]
 80040da:	6020      	str	r0, [r4, #0]
 80040dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040e0:	81a3      	strh	r3, [r4, #12]
 80040e2:	9b00      	ldr	r3, [sp, #0]
 80040e4:	6120      	str	r0, [r4, #16]
 80040e6:	6163      	str	r3, [r4, #20]
 80040e8:	9b01      	ldr	r3, [sp, #4]
 80040ea:	b15b      	cbz	r3, 8004104 <__smakebuf_r+0x74>
 80040ec:	4630      	mov	r0, r6
 80040ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040f2:	f000 fc2d 	bl	8004950 <_isatty_r>
 80040f6:	b128      	cbz	r0, 8004104 <__smakebuf_r+0x74>
 80040f8:	89a3      	ldrh	r3, [r4, #12]
 80040fa:	f023 0303 	bic.w	r3, r3, #3
 80040fe:	f043 0301 	orr.w	r3, r3, #1
 8004102:	81a3      	strh	r3, [r4, #12]
 8004104:	89a0      	ldrh	r0, [r4, #12]
 8004106:	4305      	orrs	r5, r0
 8004108:	81a5      	strh	r5, [r4, #12]
 800410a:	e7cd      	b.n	80040a8 <__smakebuf_r+0x18>
 800410c:	08003ea1 	.word	0x08003ea1

08004110 <_free_r>:
 8004110:	b538      	push	{r3, r4, r5, lr}
 8004112:	4605      	mov	r5, r0
 8004114:	2900      	cmp	r1, #0
 8004116:	d043      	beq.n	80041a0 <_free_r+0x90>
 8004118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800411c:	1f0c      	subs	r4, r1, #4
 800411e:	2b00      	cmp	r3, #0
 8004120:	bfb8      	it	lt
 8004122:	18e4      	addlt	r4, r4, r3
 8004124:	f000 fc6c 	bl	8004a00 <__malloc_lock>
 8004128:	4a1e      	ldr	r2, [pc, #120]	; (80041a4 <_free_r+0x94>)
 800412a:	6813      	ldr	r3, [r2, #0]
 800412c:	4610      	mov	r0, r2
 800412e:	b933      	cbnz	r3, 800413e <_free_r+0x2e>
 8004130:	6063      	str	r3, [r4, #4]
 8004132:	6014      	str	r4, [r2, #0]
 8004134:	4628      	mov	r0, r5
 8004136:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800413a:	f000 bc67 	b.w	8004a0c <__malloc_unlock>
 800413e:	42a3      	cmp	r3, r4
 8004140:	d90a      	bls.n	8004158 <_free_r+0x48>
 8004142:	6821      	ldr	r1, [r4, #0]
 8004144:	1862      	adds	r2, r4, r1
 8004146:	4293      	cmp	r3, r2
 8004148:	bf01      	itttt	eq
 800414a:	681a      	ldreq	r2, [r3, #0]
 800414c:	685b      	ldreq	r3, [r3, #4]
 800414e:	1852      	addeq	r2, r2, r1
 8004150:	6022      	streq	r2, [r4, #0]
 8004152:	6063      	str	r3, [r4, #4]
 8004154:	6004      	str	r4, [r0, #0]
 8004156:	e7ed      	b.n	8004134 <_free_r+0x24>
 8004158:	461a      	mov	r2, r3
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	b10b      	cbz	r3, 8004162 <_free_r+0x52>
 800415e:	42a3      	cmp	r3, r4
 8004160:	d9fa      	bls.n	8004158 <_free_r+0x48>
 8004162:	6811      	ldr	r1, [r2, #0]
 8004164:	1850      	adds	r0, r2, r1
 8004166:	42a0      	cmp	r0, r4
 8004168:	d10b      	bne.n	8004182 <_free_r+0x72>
 800416a:	6820      	ldr	r0, [r4, #0]
 800416c:	4401      	add	r1, r0
 800416e:	1850      	adds	r0, r2, r1
 8004170:	4283      	cmp	r3, r0
 8004172:	6011      	str	r1, [r2, #0]
 8004174:	d1de      	bne.n	8004134 <_free_r+0x24>
 8004176:	6818      	ldr	r0, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	4401      	add	r1, r0
 800417c:	6011      	str	r1, [r2, #0]
 800417e:	6053      	str	r3, [r2, #4]
 8004180:	e7d8      	b.n	8004134 <_free_r+0x24>
 8004182:	d902      	bls.n	800418a <_free_r+0x7a>
 8004184:	230c      	movs	r3, #12
 8004186:	602b      	str	r3, [r5, #0]
 8004188:	e7d4      	b.n	8004134 <_free_r+0x24>
 800418a:	6820      	ldr	r0, [r4, #0]
 800418c:	1821      	adds	r1, r4, r0
 800418e:	428b      	cmp	r3, r1
 8004190:	bf01      	itttt	eq
 8004192:	6819      	ldreq	r1, [r3, #0]
 8004194:	685b      	ldreq	r3, [r3, #4]
 8004196:	1809      	addeq	r1, r1, r0
 8004198:	6021      	streq	r1, [r4, #0]
 800419a:	6063      	str	r3, [r4, #4]
 800419c:	6054      	str	r4, [r2, #4]
 800419e:	e7c9      	b.n	8004134 <_free_r+0x24>
 80041a0:	bd38      	pop	{r3, r4, r5, pc}
 80041a2:	bf00      	nop
 80041a4:	20000110 	.word	0x20000110

080041a8 <_malloc_r>:
 80041a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041aa:	1ccd      	adds	r5, r1, #3
 80041ac:	f025 0503 	bic.w	r5, r5, #3
 80041b0:	3508      	adds	r5, #8
 80041b2:	2d0c      	cmp	r5, #12
 80041b4:	bf38      	it	cc
 80041b6:	250c      	movcc	r5, #12
 80041b8:	2d00      	cmp	r5, #0
 80041ba:	4606      	mov	r6, r0
 80041bc:	db01      	blt.n	80041c2 <_malloc_r+0x1a>
 80041be:	42a9      	cmp	r1, r5
 80041c0:	d903      	bls.n	80041ca <_malloc_r+0x22>
 80041c2:	230c      	movs	r3, #12
 80041c4:	6033      	str	r3, [r6, #0]
 80041c6:	2000      	movs	r0, #0
 80041c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041ca:	f000 fc19 	bl	8004a00 <__malloc_lock>
 80041ce:	4921      	ldr	r1, [pc, #132]	; (8004254 <_malloc_r+0xac>)
 80041d0:	680a      	ldr	r2, [r1, #0]
 80041d2:	4614      	mov	r4, r2
 80041d4:	b99c      	cbnz	r4, 80041fe <_malloc_r+0x56>
 80041d6:	4f20      	ldr	r7, [pc, #128]	; (8004258 <_malloc_r+0xb0>)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	b923      	cbnz	r3, 80041e6 <_malloc_r+0x3e>
 80041dc:	4621      	mov	r1, r4
 80041de:	4630      	mov	r0, r6
 80041e0:	f000 fb2e 	bl	8004840 <_sbrk_r>
 80041e4:	6038      	str	r0, [r7, #0]
 80041e6:	4629      	mov	r1, r5
 80041e8:	4630      	mov	r0, r6
 80041ea:	f000 fb29 	bl	8004840 <_sbrk_r>
 80041ee:	1c43      	adds	r3, r0, #1
 80041f0:	d123      	bne.n	800423a <_malloc_r+0x92>
 80041f2:	230c      	movs	r3, #12
 80041f4:	4630      	mov	r0, r6
 80041f6:	6033      	str	r3, [r6, #0]
 80041f8:	f000 fc08 	bl	8004a0c <__malloc_unlock>
 80041fc:	e7e3      	b.n	80041c6 <_malloc_r+0x1e>
 80041fe:	6823      	ldr	r3, [r4, #0]
 8004200:	1b5b      	subs	r3, r3, r5
 8004202:	d417      	bmi.n	8004234 <_malloc_r+0x8c>
 8004204:	2b0b      	cmp	r3, #11
 8004206:	d903      	bls.n	8004210 <_malloc_r+0x68>
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	441c      	add	r4, r3
 800420c:	6025      	str	r5, [r4, #0]
 800420e:	e004      	b.n	800421a <_malloc_r+0x72>
 8004210:	6863      	ldr	r3, [r4, #4]
 8004212:	42a2      	cmp	r2, r4
 8004214:	bf0c      	ite	eq
 8004216:	600b      	streq	r3, [r1, #0]
 8004218:	6053      	strne	r3, [r2, #4]
 800421a:	4630      	mov	r0, r6
 800421c:	f000 fbf6 	bl	8004a0c <__malloc_unlock>
 8004220:	f104 000b 	add.w	r0, r4, #11
 8004224:	1d23      	adds	r3, r4, #4
 8004226:	f020 0007 	bic.w	r0, r0, #7
 800422a:	1ac2      	subs	r2, r0, r3
 800422c:	d0cc      	beq.n	80041c8 <_malloc_r+0x20>
 800422e:	1a1b      	subs	r3, r3, r0
 8004230:	50a3      	str	r3, [r4, r2]
 8004232:	e7c9      	b.n	80041c8 <_malloc_r+0x20>
 8004234:	4622      	mov	r2, r4
 8004236:	6864      	ldr	r4, [r4, #4]
 8004238:	e7cc      	b.n	80041d4 <_malloc_r+0x2c>
 800423a:	1cc4      	adds	r4, r0, #3
 800423c:	f024 0403 	bic.w	r4, r4, #3
 8004240:	42a0      	cmp	r0, r4
 8004242:	d0e3      	beq.n	800420c <_malloc_r+0x64>
 8004244:	1a21      	subs	r1, r4, r0
 8004246:	4630      	mov	r0, r6
 8004248:	f000 fafa 	bl	8004840 <_sbrk_r>
 800424c:	3001      	adds	r0, #1
 800424e:	d1dd      	bne.n	800420c <_malloc_r+0x64>
 8004250:	e7cf      	b.n	80041f2 <_malloc_r+0x4a>
 8004252:	bf00      	nop
 8004254:	20000110 	.word	0x20000110
 8004258:	20000114 	.word	0x20000114

0800425c <__ssputs_r>:
 800425c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004260:	688e      	ldr	r6, [r1, #8]
 8004262:	4682      	mov	sl, r0
 8004264:	429e      	cmp	r6, r3
 8004266:	460c      	mov	r4, r1
 8004268:	4690      	mov	r8, r2
 800426a:	461f      	mov	r7, r3
 800426c:	d838      	bhi.n	80042e0 <__ssputs_r+0x84>
 800426e:	898a      	ldrh	r2, [r1, #12]
 8004270:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004274:	d032      	beq.n	80042dc <__ssputs_r+0x80>
 8004276:	6825      	ldr	r5, [r4, #0]
 8004278:	6909      	ldr	r1, [r1, #16]
 800427a:	3301      	adds	r3, #1
 800427c:	eba5 0901 	sub.w	r9, r5, r1
 8004280:	6965      	ldr	r5, [r4, #20]
 8004282:	444b      	add	r3, r9
 8004284:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004288:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800428c:	106d      	asrs	r5, r5, #1
 800428e:	429d      	cmp	r5, r3
 8004290:	bf38      	it	cc
 8004292:	461d      	movcc	r5, r3
 8004294:	0553      	lsls	r3, r2, #21
 8004296:	d531      	bpl.n	80042fc <__ssputs_r+0xa0>
 8004298:	4629      	mov	r1, r5
 800429a:	f7ff ff85 	bl	80041a8 <_malloc_r>
 800429e:	4606      	mov	r6, r0
 80042a0:	b950      	cbnz	r0, 80042b8 <__ssputs_r+0x5c>
 80042a2:	230c      	movs	r3, #12
 80042a4:	f04f 30ff 	mov.w	r0, #4294967295
 80042a8:	f8ca 3000 	str.w	r3, [sl]
 80042ac:	89a3      	ldrh	r3, [r4, #12]
 80042ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042b2:	81a3      	strh	r3, [r4, #12]
 80042b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042b8:	464a      	mov	r2, r9
 80042ba:	6921      	ldr	r1, [r4, #16]
 80042bc:	f000 fb78 	bl	80049b0 <memcpy>
 80042c0:	89a3      	ldrh	r3, [r4, #12]
 80042c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80042c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042ca:	81a3      	strh	r3, [r4, #12]
 80042cc:	6126      	str	r6, [r4, #16]
 80042ce:	444e      	add	r6, r9
 80042d0:	6026      	str	r6, [r4, #0]
 80042d2:	463e      	mov	r6, r7
 80042d4:	6165      	str	r5, [r4, #20]
 80042d6:	eba5 0509 	sub.w	r5, r5, r9
 80042da:	60a5      	str	r5, [r4, #8]
 80042dc:	42be      	cmp	r6, r7
 80042de:	d900      	bls.n	80042e2 <__ssputs_r+0x86>
 80042e0:	463e      	mov	r6, r7
 80042e2:	4632      	mov	r2, r6
 80042e4:	4641      	mov	r1, r8
 80042e6:	6820      	ldr	r0, [r4, #0]
 80042e8:	f000 fb70 	bl	80049cc <memmove>
 80042ec:	68a3      	ldr	r3, [r4, #8]
 80042ee:	6822      	ldr	r2, [r4, #0]
 80042f0:	1b9b      	subs	r3, r3, r6
 80042f2:	4432      	add	r2, r6
 80042f4:	2000      	movs	r0, #0
 80042f6:	60a3      	str	r3, [r4, #8]
 80042f8:	6022      	str	r2, [r4, #0]
 80042fa:	e7db      	b.n	80042b4 <__ssputs_r+0x58>
 80042fc:	462a      	mov	r2, r5
 80042fe:	f000 fb8b 	bl	8004a18 <_realloc_r>
 8004302:	4606      	mov	r6, r0
 8004304:	2800      	cmp	r0, #0
 8004306:	d1e1      	bne.n	80042cc <__ssputs_r+0x70>
 8004308:	4650      	mov	r0, sl
 800430a:	6921      	ldr	r1, [r4, #16]
 800430c:	f7ff ff00 	bl	8004110 <_free_r>
 8004310:	e7c7      	b.n	80042a2 <__ssputs_r+0x46>
	...

08004314 <_svfiprintf_r>:
 8004314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004318:	4698      	mov	r8, r3
 800431a:	898b      	ldrh	r3, [r1, #12]
 800431c:	4607      	mov	r7, r0
 800431e:	061b      	lsls	r3, r3, #24
 8004320:	460d      	mov	r5, r1
 8004322:	4614      	mov	r4, r2
 8004324:	b09d      	sub	sp, #116	; 0x74
 8004326:	d50e      	bpl.n	8004346 <_svfiprintf_r+0x32>
 8004328:	690b      	ldr	r3, [r1, #16]
 800432a:	b963      	cbnz	r3, 8004346 <_svfiprintf_r+0x32>
 800432c:	2140      	movs	r1, #64	; 0x40
 800432e:	f7ff ff3b 	bl	80041a8 <_malloc_r>
 8004332:	6028      	str	r0, [r5, #0]
 8004334:	6128      	str	r0, [r5, #16]
 8004336:	b920      	cbnz	r0, 8004342 <_svfiprintf_r+0x2e>
 8004338:	230c      	movs	r3, #12
 800433a:	603b      	str	r3, [r7, #0]
 800433c:	f04f 30ff 	mov.w	r0, #4294967295
 8004340:	e0d1      	b.n	80044e6 <_svfiprintf_r+0x1d2>
 8004342:	2340      	movs	r3, #64	; 0x40
 8004344:	616b      	str	r3, [r5, #20]
 8004346:	2300      	movs	r3, #0
 8004348:	9309      	str	r3, [sp, #36]	; 0x24
 800434a:	2320      	movs	r3, #32
 800434c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004350:	2330      	movs	r3, #48	; 0x30
 8004352:	f04f 0901 	mov.w	r9, #1
 8004356:	f8cd 800c 	str.w	r8, [sp, #12]
 800435a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004500 <_svfiprintf_r+0x1ec>
 800435e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004362:	4623      	mov	r3, r4
 8004364:	469a      	mov	sl, r3
 8004366:	f813 2b01 	ldrb.w	r2, [r3], #1
 800436a:	b10a      	cbz	r2, 8004370 <_svfiprintf_r+0x5c>
 800436c:	2a25      	cmp	r2, #37	; 0x25
 800436e:	d1f9      	bne.n	8004364 <_svfiprintf_r+0x50>
 8004370:	ebba 0b04 	subs.w	fp, sl, r4
 8004374:	d00b      	beq.n	800438e <_svfiprintf_r+0x7a>
 8004376:	465b      	mov	r3, fp
 8004378:	4622      	mov	r2, r4
 800437a:	4629      	mov	r1, r5
 800437c:	4638      	mov	r0, r7
 800437e:	f7ff ff6d 	bl	800425c <__ssputs_r>
 8004382:	3001      	adds	r0, #1
 8004384:	f000 80aa 	beq.w	80044dc <_svfiprintf_r+0x1c8>
 8004388:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800438a:	445a      	add	r2, fp
 800438c:	9209      	str	r2, [sp, #36]	; 0x24
 800438e:	f89a 3000 	ldrb.w	r3, [sl]
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 80a2 	beq.w	80044dc <_svfiprintf_r+0x1c8>
 8004398:	2300      	movs	r3, #0
 800439a:	f04f 32ff 	mov.w	r2, #4294967295
 800439e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043a2:	f10a 0a01 	add.w	sl, sl, #1
 80043a6:	9304      	str	r3, [sp, #16]
 80043a8:	9307      	str	r3, [sp, #28]
 80043aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80043ae:	931a      	str	r3, [sp, #104]	; 0x68
 80043b0:	4654      	mov	r4, sl
 80043b2:	2205      	movs	r2, #5
 80043b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043b8:	4851      	ldr	r0, [pc, #324]	; (8004500 <_svfiprintf_r+0x1ec>)
 80043ba:	f000 faeb 	bl	8004994 <memchr>
 80043be:	9a04      	ldr	r2, [sp, #16]
 80043c0:	b9d8      	cbnz	r0, 80043fa <_svfiprintf_r+0xe6>
 80043c2:	06d0      	lsls	r0, r2, #27
 80043c4:	bf44      	itt	mi
 80043c6:	2320      	movmi	r3, #32
 80043c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043cc:	0711      	lsls	r1, r2, #28
 80043ce:	bf44      	itt	mi
 80043d0:	232b      	movmi	r3, #43	; 0x2b
 80043d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043d6:	f89a 3000 	ldrb.w	r3, [sl]
 80043da:	2b2a      	cmp	r3, #42	; 0x2a
 80043dc:	d015      	beq.n	800440a <_svfiprintf_r+0xf6>
 80043de:	4654      	mov	r4, sl
 80043e0:	2000      	movs	r0, #0
 80043e2:	f04f 0c0a 	mov.w	ip, #10
 80043e6:	9a07      	ldr	r2, [sp, #28]
 80043e8:	4621      	mov	r1, r4
 80043ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043ee:	3b30      	subs	r3, #48	; 0x30
 80043f0:	2b09      	cmp	r3, #9
 80043f2:	d94e      	bls.n	8004492 <_svfiprintf_r+0x17e>
 80043f4:	b1b0      	cbz	r0, 8004424 <_svfiprintf_r+0x110>
 80043f6:	9207      	str	r2, [sp, #28]
 80043f8:	e014      	b.n	8004424 <_svfiprintf_r+0x110>
 80043fa:	eba0 0308 	sub.w	r3, r0, r8
 80043fe:	fa09 f303 	lsl.w	r3, r9, r3
 8004402:	4313      	orrs	r3, r2
 8004404:	46a2      	mov	sl, r4
 8004406:	9304      	str	r3, [sp, #16]
 8004408:	e7d2      	b.n	80043b0 <_svfiprintf_r+0x9c>
 800440a:	9b03      	ldr	r3, [sp, #12]
 800440c:	1d19      	adds	r1, r3, #4
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	9103      	str	r1, [sp, #12]
 8004412:	2b00      	cmp	r3, #0
 8004414:	bfbb      	ittet	lt
 8004416:	425b      	neglt	r3, r3
 8004418:	f042 0202 	orrlt.w	r2, r2, #2
 800441c:	9307      	strge	r3, [sp, #28]
 800441e:	9307      	strlt	r3, [sp, #28]
 8004420:	bfb8      	it	lt
 8004422:	9204      	strlt	r2, [sp, #16]
 8004424:	7823      	ldrb	r3, [r4, #0]
 8004426:	2b2e      	cmp	r3, #46	; 0x2e
 8004428:	d10c      	bne.n	8004444 <_svfiprintf_r+0x130>
 800442a:	7863      	ldrb	r3, [r4, #1]
 800442c:	2b2a      	cmp	r3, #42	; 0x2a
 800442e:	d135      	bne.n	800449c <_svfiprintf_r+0x188>
 8004430:	9b03      	ldr	r3, [sp, #12]
 8004432:	3402      	adds	r4, #2
 8004434:	1d1a      	adds	r2, r3, #4
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	9203      	str	r2, [sp, #12]
 800443a:	2b00      	cmp	r3, #0
 800443c:	bfb8      	it	lt
 800443e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004442:	9305      	str	r3, [sp, #20]
 8004444:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004510 <_svfiprintf_r+0x1fc>
 8004448:	2203      	movs	r2, #3
 800444a:	4650      	mov	r0, sl
 800444c:	7821      	ldrb	r1, [r4, #0]
 800444e:	f000 faa1 	bl	8004994 <memchr>
 8004452:	b140      	cbz	r0, 8004466 <_svfiprintf_r+0x152>
 8004454:	2340      	movs	r3, #64	; 0x40
 8004456:	eba0 000a 	sub.w	r0, r0, sl
 800445a:	fa03 f000 	lsl.w	r0, r3, r0
 800445e:	9b04      	ldr	r3, [sp, #16]
 8004460:	3401      	adds	r4, #1
 8004462:	4303      	orrs	r3, r0
 8004464:	9304      	str	r3, [sp, #16]
 8004466:	f814 1b01 	ldrb.w	r1, [r4], #1
 800446a:	2206      	movs	r2, #6
 800446c:	4825      	ldr	r0, [pc, #148]	; (8004504 <_svfiprintf_r+0x1f0>)
 800446e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004472:	f000 fa8f 	bl	8004994 <memchr>
 8004476:	2800      	cmp	r0, #0
 8004478:	d038      	beq.n	80044ec <_svfiprintf_r+0x1d8>
 800447a:	4b23      	ldr	r3, [pc, #140]	; (8004508 <_svfiprintf_r+0x1f4>)
 800447c:	bb1b      	cbnz	r3, 80044c6 <_svfiprintf_r+0x1b2>
 800447e:	9b03      	ldr	r3, [sp, #12]
 8004480:	3307      	adds	r3, #7
 8004482:	f023 0307 	bic.w	r3, r3, #7
 8004486:	3308      	adds	r3, #8
 8004488:	9303      	str	r3, [sp, #12]
 800448a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800448c:	4433      	add	r3, r6
 800448e:	9309      	str	r3, [sp, #36]	; 0x24
 8004490:	e767      	b.n	8004362 <_svfiprintf_r+0x4e>
 8004492:	460c      	mov	r4, r1
 8004494:	2001      	movs	r0, #1
 8004496:	fb0c 3202 	mla	r2, ip, r2, r3
 800449a:	e7a5      	b.n	80043e8 <_svfiprintf_r+0xd4>
 800449c:	2300      	movs	r3, #0
 800449e:	f04f 0c0a 	mov.w	ip, #10
 80044a2:	4619      	mov	r1, r3
 80044a4:	3401      	adds	r4, #1
 80044a6:	9305      	str	r3, [sp, #20]
 80044a8:	4620      	mov	r0, r4
 80044aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044ae:	3a30      	subs	r2, #48	; 0x30
 80044b0:	2a09      	cmp	r2, #9
 80044b2:	d903      	bls.n	80044bc <_svfiprintf_r+0x1a8>
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0c5      	beq.n	8004444 <_svfiprintf_r+0x130>
 80044b8:	9105      	str	r1, [sp, #20]
 80044ba:	e7c3      	b.n	8004444 <_svfiprintf_r+0x130>
 80044bc:	4604      	mov	r4, r0
 80044be:	2301      	movs	r3, #1
 80044c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80044c4:	e7f0      	b.n	80044a8 <_svfiprintf_r+0x194>
 80044c6:	ab03      	add	r3, sp, #12
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	462a      	mov	r2, r5
 80044cc:	4638      	mov	r0, r7
 80044ce:	4b0f      	ldr	r3, [pc, #60]	; (800450c <_svfiprintf_r+0x1f8>)
 80044d0:	a904      	add	r1, sp, #16
 80044d2:	f3af 8000 	nop.w
 80044d6:	1c42      	adds	r2, r0, #1
 80044d8:	4606      	mov	r6, r0
 80044da:	d1d6      	bne.n	800448a <_svfiprintf_r+0x176>
 80044dc:	89ab      	ldrh	r3, [r5, #12]
 80044de:	065b      	lsls	r3, r3, #25
 80044e0:	f53f af2c 	bmi.w	800433c <_svfiprintf_r+0x28>
 80044e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80044e6:	b01d      	add	sp, #116	; 0x74
 80044e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ec:	ab03      	add	r3, sp, #12
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	462a      	mov	r2, r5
 80044f2:	4638      	mov	r0, r7
 80044f4:	4b05      	ldr	r3, [pc, #20]	; (800450c <_svfiprintf_r+0x1f8>)
 80044f6:	a904      	add	r1, sp, #16
 80044f8:	f000 f87c 	bl	80045f4 <_printf_i>
 80044fc:	e7eb      	b.n	80044d6 <_svfiprintf_r+0x1c2>
 80044fe:	bf00      	nop
 8004500:	08004b6c 	.word	0x08004b6c
 8004504:	08004b76 	.word	0x08004b76
 8004508:	00000000 	.word	0x00000000
 800450c:	0800425d 	.word	0x0800425d
 8004510:	08004b72 	.word	0x08004b72

08004514 <_printf_common>:
 8004514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004518:	4616      	mov	r6, r2
 800451a:	4699      	mov	r9, r3
 800451c:	688a      	ldr	r2, [r1, #8]
 800451e:	690b      	ldr	r3, [r1, #16]
 8004520:	4607      	mov	r7, r0
 8004522:	4293      	cmp	r3, r2
 8004524:	bfb8      	it	lt
 8004526:	4613      	movlt	r3, r2
 8004528:	6033      	str	r3, [r6, #0]
 800452a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800452e:	460c      	mov	r4, r1
 8004530:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004534:	b10a      	cbz	r2, 800453a <_printf_common+0x26>
 8004536:	3301      	adds	r3, #1
 8004538:	6033      	str	r3, [r6, #0]
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	0699      	lsls	r1, r3, #26
 800453e:	bf42      	ittt	mi
 8004540:	6833      	ldrmi	r3, [r6, #0]
 8004542:	3302      	addmi	r3, #2
 8004544:	6033      	strmi	r3, [r6, #0]
 8004546:	6825      	ldr	r5, [r4, #0]
 8004548:	f015 0506 	ands.w	r5, r5, #6
 800454c:	d106      	bne.n	800455c <_printf_common+0x48>
 800454e:	f104 0a19 	add.w	sl, r4, #25
 8004552:	68e3      	ldr	r3, [r4, #12]
 8004554:	6832      	ldr	r2, [r6, #0]
 8004556:	1a9b      	subs	r3, r3, r2
 8004558:	42ab      	cmp	r3, r5
 800455a:	dc28      	bgt.n	80045ae <_printf_common+0x9a>
 800455c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004560:	1e13      	subs	r3, r2, #0
 8004562:	6822      	ldr	r2, [r4, #0]
 8004564:	bf18      	it	ne
 8004566:	2301      	movne	r3, #1
 8004568:	0692      	lsls	r2, r2, #26
 800456a:	d42d      	bmi.n	80045c8 <_printf_common+0xb4>
 800456c:	4649      	mov	r1, r9
 800456e:	4638      	mov	r0, r7
 8004570:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004574:	47c0      	blx	r8
 8004576:	3001      	adds	r0, #1
 8004578:	d020      	beq.n	80045bc <_printf_common+0xa8>
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	68e5      	ldr	r5, [r4, #12]
 800457e:	f003 0306 	and.w	r3, r3, #6
 8004582:	2b04      	cmp	r3, #4
 8004584:	bf18      	it	ne
 8004586:	2500      	movne	r5, #0
 8004588:	6832      	ldr	r2, [r6, #0]
 800458a:	f04f 0600 	mov.w	r6, #0
 800458e:	68a3      	ldr	r3, [r4, #8]
 8004590:	bf08      	it	eq
 8004592:	1aad      	subeq	r5, r5, r2
 8004594:	6922      	ldr	r2, [r4, #16]
 8004596:	bf08      	it	eq
 8004598:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800459c:	4293      	cmp	r3, r2
 800459e:	bfc4      	itt	gt
 80045a0:	1a9b      	subgt	r3, r3, r2
 80045a2:	18ed      	addgt	r5, r5, r3
 80045a4:	341a      	adds	r4, #26
 80045a6:	42b5      	cmp	r5, r6
 80045a8:	d11a      	bne.n	80045e0 <_printf_common+0xcc>
 80045aa:	2000      	movs	r0, #0
 80045ac:	e008      	b.n	80045c0 <_printf_common+0xac>
 80045ae:	2301      	movs	r3, #1
 80045b0:	4652      	mov	r2, sl
 80045b2:	4649      	mov	r1, r9
 80045b4:	4638      	mov	r0, r7
 80045b6:	47c0      	blx	r8
 80045b8:	3001      	adds	r0, #1
 80045ba:	d103      	bne.n	80045c4 <_printf_common+0xb0>
 80045bc:	f04f 30ff 	mov.w	r0, #4294967295
 80045c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045c4:	3501      	adds	r5, #1
 80045c6:	e7c4      	b.n	8004552 <_printf_common+0x3e>
 80045c8:	2030      	movs	r0, #48	; 0x30
 80045ca:	18e1      	adds	r1, r4, r3
 80045cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045d0:	1c5a      	adds	r2, r3, #1
 80045d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045d6:	4422      	add	r2, r4
 80045d8:	3302      	adds	r3, #2
 80045da:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045de:	e7c5      	b.n	800456c <_printf_common+0x58>
 80045e0:	2301      	movs	r3, #1
 80045e2:	4622      	mov	r2, r4
 80045e4:	4649      	mov	r1, r9
 80045e6:	4638      	mov	r0, r7
 80045e8:	47c0      	blx	r8
 80045ea:	3001      	adds	r0, #1
 80045ec:	d0e6      	beq.n	80045bc <_printf_common+0xa8>
 80045ee:	3601      	adds	r6, #1
 80045f0:	e7d9      	b.n	80045a6 <_printf_common+0x92>
	...

080045f4 <_printf_i>:
 80045f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045f8:	460c      	mov	r4, r1
 80045fa:	7e27      	ldrb	r7, [r4, #24]
 80045fc:	4691      	mov	r9, r2
 80045fe:	2f78      	cmp	r7, #120	; 0x78
 8004600:	4680      	mov	r8, r0
 8004602:	469a      	mov	sl, r3
 8004604:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004606:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800460a:	d807      	bhi.n	800461c <_printf_i+0x28>
 800460c:	2f62      	cmp	r7, #98	; 0x62
 800460e:	d80a      	bhi.n	8004626 <_printf_i+0x32>
 8004610:	2f00      	cmp	r7, #0
 8004612:	f000 80d9 	beq.w	80047c8 <_printf_i+0x1d4>
 8004616:	2f58      	cmp	r7, #88	; 0x58
 8004618:	f000 80a4 	beq.w	8004764 <_printf_i+0x170>
 800461c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004620:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004624:	e03a      	b.n	800469c <_printf_i+0xa8>
 8004626:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800462a:	2b15      	cmp	r3, #21
 800462c:	d8f6      	bhi.n	800461c <_printf_i+0x28>
 800462e:	a001      	add	r0, pc, #4	; (adr r0, 8004634 <_printf_i+0x40>)
 8004630:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004634:	0800468d 	.word	0x0800468d
 8004638:	080046a1 	.word	0x080046a1
 800463c:	0800461d 	.word	0x0800461d
 8004640:	0800461d 	.word	0x0800461d
 8004644:	0800461d 	.word	0x0800461d
 8004648:	0800461d 	.word	0x0800461d
 800464c:	080046a1 	.word	0x080046a1
 8004650:	0800461d 	.word	0x0800461d
 8004654:	0800461d 	.word	0x0800461d
 8004658:	0800461d 	.word	0x0800461d
 800465c:	0800461d 	.word	0x0800461d
 8004660:	080047af 	.word	0x080047af
 8004664:	080046d1 	.word	0x080046d1
 8004668:	08004791 	.word	0x08004791
 800466c:	0800461d 	.word	0x0800461d
 8004670:	0800461d 	.word	0x0800461d
 8004674:	080047d1 	.word	0x080047d1
 8004678:	0800461d 	.word	0x0800461d
 800467c:	080046d1 	.word	0x080046d1
 8004680:	0800461d 	.word	0x0800461d
 8004684:	0800461d 	.word	0x0800461d
 8004688:	08004799 	.word	0x08004799
 800468c:	680b      	ldr	r3, [r1, #0]
 800468e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004692:	1d1a      	adds	r2, r3, #4
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	600a      	str	r2, [r1, #0]
 8004698:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800469c:	2301      	movs	r3, #1
 800469e:	e0a4      	b.n	80047ea <_printf_i+0x1f6>
 80046a0:	6825      	ldr	r5, [r4, #0]
 80046a2:	6808      	ldr	r0, [r1, #0]
 80046a4:	062e      	lsls	r6, r5, #24
 80046a6:	f100 0304 	add.w	r3, r0, #4
 80046aa:	d50a      	bpl.n	80046c2 <_printf_i+0xce>
 80046ac:	6805      	ldr	r5, [r0, #0]
 80046ae:	600b      	str	r3, [r1, #0]
 80046b0:	2d00      	cmp	r5, #0
 80046b2:	da03      	bge.n	80046bc <_printf_i+0xc8>
 80046b4:	232d      	movs	r3, #45	; 0x2d
 80046b6:	426d      	negs	r5, r5
 80046b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046bc:	230a      	movs	r3, #10
 80046be:	485e      	ldr	r0, [pc, #376]	; (8004838 <_printf_i+0x244>)
 80046c0:	e019      	b.n	80046f6 <_printf_i+0x102>
 80046c2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80046c6:	6805      	ldr	r5, [r0, #0]
 80046c8:	600b      	str	r3, [r1, #0]
 80046ca:	bf18      	it	ne
 80046cc:	b22d      	sxthne	r5, r5
 80046ce:	e7ef      	b.n	80046b0 <_printf_i+0xbc>
 80046d0:	680b      	ldr	r3, [r1, #0]
 80046d2:	6825      	ldr	r5, [r4, #0]
 80046d4:	1d18      	adds	r0, r3, #4
 80046d6:	6008      	str	r0, [r1, #0]
 80046d8:	0628      	lsls	r0, r5, #24
 80046da:	d501      	bpl.n	80046e0 <_printf_i+0xec>
 80046dc:	681d      	ldr	r5, [r3, #0]
 80046de:	e002      	b.n	80046e6 <_printf_i+0xf2>
 80046e0:	0669      	lsls	r1, r5, #25
 80046e2:	d5fb      	bpl.n	80046dc <_printf_i+0xe8>
 80046e4:	881d      	ldrh	r5, [r3, #0]
 80046e6:	2f6f      	cmp	r7, #111	; 0x6f
 80046e8:	bf0c      	ite	eq
 80046ea:	2308      	moveq	r3, #8
 80046ec:	230a      	movne	r3, #10
 80046ee:	4852      	ldr	r0, [pc, #328]	; (8004838 <_printf_i+0x244>)
 80046f0:	2100      	movs	r1, #0
 80046f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046f6:	6866      	ldr	r6, [r4, #4]
 80046f8:	2e00      	cmp	r6, #0
 80046fa:	bfa8      	it	ge
 80046fc:	6821      	ldrge	r1, [r4, #0]
 80046fe:	60a6      	str	r6, [r4, #8]
 8004700:	bfa4      	itt	ge
 8004702:	f021 0104 	bicge.w	r1, r1, #4
 8004706:	6021      	strge	r1, [r4, #0]
 8004708:	b90d      	cbnz	r5, 800470e <_printf_i+0x11a>
 800470a:	2e00      	cmp	r6, #0
 800470c:	d04d      	beq.n	80047aa <_printf_i+0x1b6>
 800470e:	4616      	mov	r6, r2
 8004710:	fbb5 f1f3 	udiv	r1, r5, r3
 8004714:	fb03 5711 	mls	r7, r3, r1, r5
 8004718:	5dc7      	ldrb	r7, [r0, r7]
 800471a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800471e:	462f      	mov	r7, r5
 8004720:	42bb      	cmp	r3, r7
 8004722:	460d      	mov	r5, r1
 8004724:	d9f4      	bls.n	8004710 <_printf_i+0x11c>
 8004726:	2b08      	cmp	r3, #8
 8004728:	d10b      	bne.n	8004742 <_printf_i+0x14e>
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	07df      	lsls	r7, r3, #31
 800472e:	d508      	bpl.n	8004742 <_printf_i+0x14e>
 8004730:	6923      	ldr	r3, [r4, #16]
 8004732:	6861      	ldr	r1, [r4, #4]
 8004734:	4299      	cmp	r1, r3
 8004736:	bfde      	ittt	le
 8004738:	2330      	movle	r3, #48	; 0x30
 800473a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800473e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004742:	1b92      	subs	r2, r2, r6
 8004744:	6122      	str	r2, [r4, #16]
 8004746:	464b      	mov	r3, r9
 8004748:	4621      	mov	r1, r4
 800474a:	4640      	mov	r0, r8
 800474c:	f8cd a000 	str.w	sl, [sp]
 8004750:	aa03      	add	r2, sp, #12
 8004752:	f7ff fedf 	bl	8004514 <_printf_common>
 8004756:	3001      	adds	r0, #1
 8004758:	d14c      	bne.n	80047f4 <_printf_i+0x200>
 800475a:	f04f 30ff 	mov.w	r0, #4294967295
 800475e:	b004      	add	sp, #16
 8004760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004764:	4834      	ldr	r0, [pc, #208]	; (8004838 <_printf_i+0x244>)
 8004766:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800476a:	680e      	ldr	r6, [r1, #0]
 800476c:	6823      	ldr	r3, [r4, #0]
 800476e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004772:	061f      	lsls	r7, r3, #24
 8004774:	600e      	str	r6, [r1, #0]
 8004776:	d514      	bpl.n	80047a2 <_printf_i+0x1ae>
 8004778:	07d9      	lsls	r1, r3, #31
 800477a:	bf44      	itt	mi
 800477c:	f043 0320 	orrmi.w	r3, r3, #32
 8004780:	6023      	strmi	r3, [r4, #0]
 8004782:	b91d      	cbnz	r5, 800478c <_printf_i+0x198>
 8004784:	6823      	ldr	r3, [r4, #0]
 8004786:	f023 0320 	bic.w	r3, r3, #32
 800478a:	6023      	str	r3, [r4, #0]
 800478c:	2310      	movs	r3, #16
 800478e:	e7af      	b.n	80046f0 <_printf_i+0xfc>
 8004790:	6823      	ldr	r3, [r4, #0]
 8004792:	f043 0320 	orr.w	r3, r3, #32
 8004796:	6023      	str	r3, [r4, #0]
 8004798:	2378      	movs	r3, #120	; 0x78
 800479a:	4828      	ldr	r0, [pc, #160]	; (800483c <_printf_i+0x248>)
 800479c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80047a0:	e7e3      	b.n	800476a <_printf_i+0x176>
 80047a2:	065e      	lsls	r6, r3, #25
 80047a4:	bf48      	it	mi
 80047a6:	b2ad      	uxthmi	r5, r5
 80047a8:	e7e6      	b.n	8004778 <_printf_i+0x184>
 80047aa:	4616      	mov	r6, r2
 80047ac:	e7bb      	b.n	8004726 <_printf_i+0x132>
 80047ae:	680b      	ldr	r3, [r1, #0]
 80047b0:	6826      	ldr	r6, [r4, #0]
 80047b2:	1d1d      	adds	r5, r3, #4
 80047b4:	6960      	ldr	r0, [r4, #20]
 80047b6:	600d      	str	r5, [r1, #0]
 80047b8:	0635      	lsls	r5, r6, #24
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	d501      	bpl.n	80047c2 <_printf_i+0x1ce>
 80047be:	6018      	str	r0, [r3, #0]
 80047c0:	e002      	b.n	80047c8 <_printf_i+0x1d4>
 80047c2:	0671      	lsls	r1, r6, #25
 80047c4:	d5fb      	bpl.n	80047be <_printf_i+0x1ca>
 80047c6:	8018      	strh	r0, [r3, #0]
 80047c8:	2300      	movs	r3, #0
 80047ca:	4616      	mov	r6, r2
 80047cc:	6123      	str	r3, [r4, #16]
 80047ce:	e7ba      	b.n	8004746 <_printf_i+0x152>
 80047d0:	680b      	ldr	r3, [r1, #0]
 80047d2:	1d1a      	adds	r2, r3, #4
 80047d4:	600a      	str	r2, [r1, #0]
 80047d6:	681e      	ldr	r6, [r3, #0]
 80047d8:	2100      	movs	r1, #0
 80047da:	4630      	mov	r0, r6
 80047dc:	6862      	ldr	r2, [r4, #4]
 80047de:	f000 f8d9 	bl	8004994 <memchr>
 80047e2:	b108      	cbz	r0, 80047e8 <_printf_i+0x1f4>
 80047e4:	1b80      	subs	r0, r0, r6
 80047e6:	6060      	str	r0, [r4, #4]
 80047e8:	6863      	ldr	r3, [r4, #4]
 80047ea:	6123      	str	r3, [r4, #16]
 80047ec:	2300      	movs	r3, #0
 80047ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047f2:	e7a8      	b.n	8004746 <_printf_i+0x152>
 80047f4:	4632      	mov	r2, r6
 80047f6:	4649      	mov	r1, r9
 80047f8:	4640      	mov	r0, r8
 80047fa:	6923      	ldr	r3, [r4, #16]
 80047fc:	47d0      	blx	sl
 80047fe:	3001      	adds	r0, #1
 8004800:	d0ab      	beq.n	800475a <_printf_i+0x166>
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	079b      	lsls	r3, r3, #30
 8004806:	d413      	bmi.n	8004830 <_printf_i+0x23c>
 8004808:	68e0      	ldr	r0, [r4, #12]
 800480a:	9b03      	ldr	r3, [sp, #12]
 800480c:	4298      	cmp	r0, r3
 800480e:	bfb8      	it	lt
 8004810:	4618      	movlt	r0, r3
 8004812:	e7a4      	b.n	800475e <_printf_i+0x16a>
 8004814:	2301      	movs	r3, #1
 8004816:	4632      	mov	r2, r6
 8004818:	4649      	mov	r1, r9
 800481a:	4640      	mov	r0, r8
 800481c:	47d0      	blx	sl
 800481e:	3001      	adds	r0, #1
 8004820:	d09b      	beq.n	800475a <_printf_i+0x166>
 8004822:	3501      	adds	r5, #1
 8004824:	68e3      	ldr	r3, [r4, #12]
 8004826:	9903      	ldr	r1, [sp, #12]
 8004828:	1a5b      	subs	r3, r3, r1
 800482a:	42ab      	cmp	r3, r5
 800482c:	dcf2      	bgt.n	8004814 <_printf_i+0x220>
 800482e:	e7eb      	b.n	8004808 <_printf_i+0x214>
 8004830:	2500      	movs	r5, #0
 8004832:	f104 0619 	add.w	r6, r4, #25
 8004836:	e7f5      	b.n	8004824 <_printf_i+0x230>
 8004838:	08004b7d 	.word	0x08004b7d
 800483c:	08004b8e 	.word	0x08004b8e

08004840 <_sbrk_r>:
 8004840:	b538      	push	{r3, r4, r5, lr}
 8004842:	2300      	movs	r3, #0
 8004844:	4d05      	ldr	r5, [pc, #20]	; (800485c <_sbrk_r+0x1c>)
 8004846:	4604      	mov	r4, r0
 8004848:	4608      	mov	r0, r1
 800484a:	602b      	str	r3, [r5, #0]
 800484c:	f7fc f924 	bl	8000a98 <_sbrk>
 8004850:	1c43      	adds	r3, r0, #1
 8004852:	d102      	bne.n	800485a <_sbrk_r+0x1a>
 8004854:	682b      	ldr	r3, [r5, #0]
 8004856:	b103      	cbz	r3, 800485a <_sbrk_r+0x1a>
 8004858:	6023      	str	r3, [r4, #0]
 800485a:	bd38      	pop	{r3, r4, r5, pc}
 800485c:	200001f4 	.word	0x200001f4

08004860 <__sread>:
 8004860:	b510      	push	{r4, lr}
 8004862:	460c      	mov	r4, r1
 8004864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004868:	f000 f8fc 	bl	8004a64 <_read_r>
 800486c:	2800      	cmp	r0, #0
 800486e:	bfab      	itete	ge
 8004870:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004872:	89a3      	ldrhlt	r3, [r4, #12]
 8004874:	181b      	addge	r3, r3, r0
 8004876:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800487a:	bfac      	ite	ge
 800487c:	6563      	strge	r3, [r4, #84]	; 0x54
 800487e:	81a3      	strhlt	r3, [r4, #12]
 8004880:	bd10      	pop	{r4, pc}

08004882 <__swrite>:
 8004882:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004886:	461f      	mov	r7, r3
 8004888:	898b      	ldrh	r3, [r1, #12]
 800488a:	4605      	mov	r5, r0
 800488c:	05db      	lsls	r3, r3, #23
 800488e:	460c      	mov	r4, r1
 8004890:	4616      	mov	r6, r2
 8004892:	d505      	bpl.n	80048a0 <__swrite+0x1e>
 8004894:	2302      	movs	r3, #2
 8004896:	2200      	movs	r2, #0
 8004898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800489c:	f000 f868 	bl	8004970 <_lseek_r>
 80048a0:	89a3      	ldrh	r3, [r4, #12]
 80048a2:	4632      	mov	r2, r6
 80048a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048a8:	81a3      	strh	r3, [r4, #12]
 80048aa:	4628      	mov	r0, r5
 80048ac:	463b      	mov	r3, r7
 80048ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048b6:	f000 b817 	b.w	80048e8 <_write_r>

080048ba <__sseek>:
 80048ba:	b510      	push	{r4, lr}
 80048bc:	460c      	mov	r4, r1
 80048be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048c2:	f000 f855 	bl	8004970 <_lseek_r>
 80048c6:	1c43      	adds	r3, r0, #1
 80048c8:	89a3      	ldrh	r3, [r4, #12]
 80048ca:	bf15      	itete	ne
 80048cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80048ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80048d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80048d6:	81a3      	strheq	r3, [r4, #12]
 80048d8:	bf18      	it	ne
 80048da:	81a3      	strhne	r3, [r4, #12]
 80048dc:	bd10      	pop	{r4, pc}

080048de <__sclose>:
 80048de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048e2:	f000 b813 	b.w	800490c <_close_r>
	...

080048e8 <_write_r>:
 80048e8:	b538      	push	{r3, r4, r5, lr}
 80048ea:	4604      	mov	r4, r0
 80048ec:	4608      	mov	r0, r1
 80048ee:	4611      	mov	r1, r2
 80048f0:	2200      	movs	r2, #0
 80048f2:	4d05      	ldr	r5, [pc, #20]	; (8004908 <_write_r+0x20>)
 80048f4:	602a      	str	r2, [r5, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	f7fc f881 	bl	80009fe <_write>
 80048fc:	1c43      	adds	r3, r0, #1
 80048fe:	d102      	bne.n	8004906 <_write_r+0x1e>
 8004900:	682b      	ldr	r3, [r5, #0]
 8004902:	b103      	cbz	r3, 8004906 <_write_r+0x1e>
 8004904:	6023      	str	r3, [r4, #0]
 8004906:	bd38      	pop	{r3, r4, r5, pc}
 8004908:	200001f4 	.word	0x200001f4

0800490c <_close_r>:
 800490c:	b538      	push	{r3, r4, r5, lr}
 800490e:	2300      	movs	r3, #0
 8004910:	4d05      	ldr	r5, [pc, #20]	; (8004928 <_close_r+0x1c>)
 8004912:	4604      	mov	r4, r0
 8004914:	4608      	mov	r0, r1
 8004916:	602b      	str	r3, [r5, #0]
 8004918:	f7fc f88d 	bl	8000a36 <_close>
 800491c:	1c43      	adds	r3, r0, #1
 800491e:	d102      	bne.n	8004926 <_close_r+0x1a>
 8004920:	682b      	ldr	r3, [r5, #0]
 8004922:	b103      	cbz	r3, 8004926 <_close_r+0x1a>
 8004924:	6023      	str	r3, [r4, #0]
 8004926:	bd38      	pop	{r3, r4, r5, pc}
 8004928:	200001f4 	.word	0x200001f4

0800492c <_fstat_r>:
 800492c:	b538      	push	{r3, r4, r5, lr}
 800492e:	2300      	movs	r3, #0
 8004930:	4d06      	ldr	r5, [pc, #24]	; (800494c <_fstat_r+0x20>)
 8004932:	4604      	mov	r4, r0
 8004934:	4608      	mov	r0, r1
 8004936:	4611      	mov	r1, r2
 8004938:	602b      	str	r3, [r5, #0]
 800493a:	f7fc f887 	bl	8000a4c <_fstat>
 800493e:	1c43      	adds	r3, r0, #1
 8004940:	d102      	bne.n	8004948 <_fstat_r+0x1c>
 8004942:	682b      	ldr	r3, [r5, #0]
 8004944:	b103      	cbz	r3, 8004948 <_fstat_r+0x1c>
 8004946:	6023      	str	r3, [r4, #0]
 8004948:	bd38      	pop	{r3, r4, r5, pc}
 800494a:	bf00      	nop
 800494c:	200001f4 	.word	0x200001f4

08004950 <_isatty_r>:
 8004950:	b538      	push	{r3, r4, r5, lr}
 8004952:	2300      	movs	r3, #0
 8004954:	4d05      	ldr	r5, [pc, #20]	; (800496c <_isatty_r+0x1c>)
 8004956:	4604      	mov	r4, r0
 8004958:	4608      	mov	r0, r1
 800495a:	602b      	str	r3, [r5, #0]
 800495c:	f7fc f885 	bl	8000a6a <_isatty>
 8004960:	1c43      	adds	r3, r0, #1
 8004962:	d102      	bne.n	800496a <_isatty_r+0x1a>
 8004964:	682b      	ldr	r3, [r5, #0]
 8004966:	b103      	cbz	r3, 800496a <_isatty_r+0x1a>
 8004968:	6023      	str	r3, [r4, #0]
 800496a:	bd38      	pop	{r3, r4, r5, pc}
 800496c:	200001f4 	.word	0x200001f4

08004970 <_lseek_r>:
 8004970:	b538      	push	{r3, r4, r5, lr}
 8004972:	4604      	mov	r4, r0
 8004974:	4608      	mov	r0, r1
 8004976:	4611      	mov	r1, r2
 8004978:	2200      	movs	r2, #0
 800497a:	4d05      	ldr	r5, [pc, #20]	; (8004990 <_lseek_r+0x20>)
 800497c:	602a      	str	r2, [r5, #0]
 800497e:	461a      	mov	r2, r3
 8004980:	f7fc f87d 	bl	8000a7e <_lseek>
 8004984:	1c43      	adds	r3, r0, #1
 8004986:	d102      	bne.n	800498e <_lseek_r+0x1e>
 8004988:	682b      	ldr	r3, [r5, #0]
 800498a:	b103      	cbz	r3, 800498e <_lseek_r+0x1e>
 800498c:	6023      	str	r3, [r4, #0]
 800498e:	bd38      	pop	{r3, r4, r5, pc}
 8004990:	200001f4 	.word	0x200001f4

08004994 <memchr>:
 8004994:	4603      	mov	r3, r0
 8004996:	b510      	push	{r4, lr}
 8004998:	b2c9      	uxtb	r1, r1
 800499a:	4402      	add	r2, r0
 800499c:	4293      	cmp	r3, r2
 800499e:	4618      	mov	r0, r3
 80049a0:	d101      	bne.n	80049a6 <memchr+0x12>
 80049a2:	2000      	movs	r0, #0
 80049a4:	e003      	b.n	80049ae <memchr+0x1a>
 80049a6:	7804      	ldrb	r4, [r0, #0]
 80049a8:	3301      	adds	r3, #1
 80049aa:	428c      	cmp	r4, r1
 80049ac:	d1f6      	bne.n	800499c <memchr+0x8>
 80049ae:	bd10      	pop	{r4, pc}

080049b0 <memcpy>:
 80049b0:	440a      	add	r2, r1
 80049b2:	4291      	cmp	r1, r2
 80049b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80049b8:	d100      	bne.n	80049bc <memcpy+0xc>
 80049ba:	4770      	bx	lr
 80049bc:	b510      	push	{r4, lr}
 80049be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049c2:	4291      	cmp	r1, r2
 80049c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049c8:	d1f9      	bne.n	80049be <memcpy+0xe>
 80049ca:	bd10      	pop	{r4, pc}

080049cc <memmove>:
 80049cc:	4288      	cmp	r0, r1
 80049ce:	b510      	push	{r4, lr}
 80049d0:	eb01 0402 	add.w	r4, r1, r2
 80049d4:	d902      	bls.n	80049dc <memmove+0x10>
 80049d6:	4284      	cmp	r4, r0
 80049d8:	4623      	mov	r3, r4
 80049da:	d807      	bhi.n	80049ec <memmove+0x20>
 80049dc:	1e43      	subs	r3, r0, #1
 80049de:	42a1      	cmp	r1, r4
 80049e0:	d008      	beq.n	80049f4 <memmove+0x28>
 80049e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80049ea:	e7f8      	b.n	80049de <memmove+0x12>
 80049ec:	4601      	mov	r1, r0
 80049ee:	4402      	add	r2, r0
 80049f0:	428a      	cmp	r2, r1
 80049f2:	d100      	bne.n	80049f6 <memmove+0x2a>
 80049f4:	bd10      	pop	{r4, pc}
 80049f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80049fe:	e7f7      	b.n	80049f0 <memmove+0x24>

08004a00 <__malloc_lock>:
 8004a00:	4801      	ldr	r0, [pc, #4]	; (8004a08 <__malloc_lock+0x8>)
 8004a02:	f7ff bb1f 	b.w	8004044 <__retarget_lock_acquire_recursive>
 8004a06:	bf00      	nop
 8004a08:	200001ec 	.word	0x200001ec

08004a0c <__malloc_unlock>:
 8004a0c:	4801      	ldr	r0, [pc, #4]	; (8004a14 <__malloc_unlock+0x8>)
 8004a0e:	f7ff bb1a 	b.w	8004046 <__retarget_lock_release_recursive>
 8004a12:	bf00      	nop
 8004a14:	200001ec 	.word	0x200001ec

08004a18 <_realloc_r>:
 8004a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a1a:	4607      	mov	r7, r0
 8004a1c:	4614      	mov	r4, r2
 8004a1e:	460e      	mov	r6, r1
 8004a20:	b921      	cbnz	r1, 8004a2c <_realloc_r+0x14>
 8004a22:	4611      	mov	r1, r2
 8004a24:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004a28:	f7ff bbbe 	b.w	80041a8 <_malloc_r>
 8004a2c:	b922      	cbnz	r2, 8004a38 <_realloc_r+0x20>
 8004a2e:	f7ff fb6f 	bl	8004110 <_free_r>
 8004a32:	4625      	mov	r5, r4
 8004a34:	4628      	mov	r0, r5
 8004a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a38:	f000 f826 	bl	8004a88 <_malloc_usable_size_r>
 8004a3c:	42a0      	cmp	r0, r4
 8004a3e:	d20f      	bcs.n	8004a60 <_realloc_r+0x48>
 8004a40:	4621      	mov	r1, r4
 8004a42:	4638      	mov	r0, r7
 8004a44:	f7ff fbb0 	bl	80041a8 <_malloc_r>
 8004a48:	4605      	mov	r5, r0
 8004a4a:	2800      	cmp	r0, #0
 8004a4c:	d0f2      	beq.n	8004a34 <_realloc_r+0x1c>
 8004a4e:	4631      	mov	r1, r6
 8004a50:	4622      	mov	r2, r4
 8004a52:	f7ff ffad 	bl	80049b0 <memcpy>
 8004a56:	4631      	mov	r1, r6
 8004a58:	4638      	mov	r0, r7
 8004a5a:	f7ff fb59 	bl	8004110 <_free_r>
 8004a5e:	e7e9      	b.n	8004a34 <_realloc_r+0x1c>
 8004a60:	4635      	mov	r5, r6
 8004a62:	e7e7      	b.n	8004a34 <_realloc_r+0x1c>

08004a64 <_read_r>:
 8004a64:	b538      	push	{r3, r4, r5, lr}
 8004a66:	4604      	mov	r4, r0
 8004a68:	4608      	mov	r0, r1
 8004a6a:	4611      	mov	r1, r2
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	4d05      	ldr	r5, [pc, #20]	; (8004a84 <_read_r+0x20>)
 8004a70:	602a      	str	r2, [r5, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	f7fb ffa6 	bl	80009c4 <_read>
 8004a78:	1c43      	adds	r3, r0, #1
 8004a7a:	d102      	bne.n	8004a82 <_read_r+0x1e>
 8004a7c:	682b      	ldr	r3, [r5, #0]
 8004a7e:	b103      	cbz	r3, 8004a82 <_read_r+0x1e>
 8004a80:	6023      	str	r3, [r4, #0]
 8004a82:	bd38      	pop	{r3, r4, r5, pc}
 8004a84:	200001f4 	.word	0x200001f4

08004a88 <_malloc_usable_size_r>:
 8004a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a8c:	1f18      	subs	r0, r3, #4
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	bfbc      	itt	lt
 8004a92:	580b      	ldrlt	r3, [r1, r0]
 8004a94:	18c0      	addlt	r0, r0, r3
 8004a96:	4770      	bx	lr

08004a98 <_init>:
 8004a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a9a:	bf00      	nop
 8004a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a9e:	bc08      	pop	{r3}
 8004aa0:	469e      	mov	lr, r3
 8004aa2:	4770      	bx	lr

08004aa4 <_fini>:
 8004aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa6:	bf00      	nop
 8004aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aaa:	bc08      	pop	{r3}
 8004aac:	469e      	mov	lr, r3
 8004aae:	4770      	bx	lr
