Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep 25 11:35:07 2019
| Host         : HONS47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      5 |            1 |
|      6 |            1 |
|      7 |            4 |
|      8 |            1 |
|      9 |            1 |
|     10 |            3 |
|     11 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           21 |
| Yes          | No                    | No                     |              40 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|          Clock Signal          |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|  vga/pixel_clock/inst/clk_out1 | vga/b_hsync_i_2_n_0                  | vga/b_hsync                          |                1 |              1 |
|  vga/pixel_clock/inst/clk_out1 | vga/b_vsync0_out                     | vga/b_vsync2_out                     |                1 |              1 |
|  vga/pixel_clock/inst/clk_out1 | vga/pixel_count0                     | vga/d_pos                            |                2 |              5 |
|  clock_IBUF_BUFG               | kitt/lead[5]_i_1_n_0                 |                                      |                3 |              6 |
|  clock_IBUF_BUFG               |                                      | led[14]_i_1_n_0                      |                2 |              7 |
|  clock_IBUF_BUFG               | kitt/last/sel                        | kitt/last/clear                      |                2 |              7 |
|  clock_IBUF_BUFG               | kitt/second/mult_count[9]_i_1__1_n_0 | kitt/second/count[6]_i_1__1_n_0      |                2 |              7 |
|  clock_IBUF_BUFG               | kitt/third/mult_count[9]_i_1__0_n_0  | kitt/third/count[6]_i_1__0_n_0       |                3 |              7 |
|  vga/pixel_clock/inst/clk_out1 | vga/d_pos                            |                                      |                2 |              8 |
|  vga/pixel_clock/inst/clk_out1 | vga/pixel_count0                     |                                      |                4 |              9 |
|  clock_IBUF_BUFG               |                                      | kitt/last/sel                        |                3 |             10 |
|  clock_IBUF_BUFG               |                                      | kitt/second/mult_count[9]_i_1__1_n_0 |                3 |             10 |
|  clock_IBUF_BUFG               |                                      | kitt/third/mult_count[9]_i_1__0_n_0  |                2 |             10 |
|  vga/pixel_clock/inst/clk_out1 |                                      | vga/pixel_count0                     |                6 |             11 |
|  vga/pixel_clock/inst/clk_out1 | vga/red[3]_i_2_n_0                   | vga/red                              |                5 |             12 |
|  clock_IBUF_BUFG               |                                      |                                      |               11 |             14 |
|  clock_IBUF_BUFG               |                                      | hex_d/clear                          |                5 |             17 |
|  clock_IBUF_BUFG               | btnC_IBUF                            |                                      |               16 |             17 |
|  clock_IBUF_BUFG               | btnC_IBUF                            | kitt/count[23]_i_1_n_0               |                6 |             23 |
|  vga/pixel_clock/inst/clk_out1 |                                      |                                      |               20 |             62 |
+--------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+


