
Final_STM32_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008514  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  080085d0  080085d0  000185d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800872c  0800872c  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  0800872c  0800872c  0001872c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008734  08008734  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008734  08008734  00018734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008738  08008738  00018738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800873c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  2000001c  08008758  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  08008758  00020298  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011fb7  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022f4  00000000  00000000  00031ffb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  000342f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e70  00000000  00000000  00035228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001607d  00000000  00000000  00036098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011554  00000000  00000000  0004c115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000902b7  00000000  00000000  0005d669  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ed920  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003950  00000000  00000000  000ed970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000001c 	.word	0x2000001c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080085b8 	.word	0x080085b8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000020 	.word	0x20000020
 8000100:	080085b8 	.word	0x080085b8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f824 	bl	800046c <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__aeabi_d2uiz>:
 8000430:	b570      	push	{r4, r5, r6, lr}
 8000432:	2200      	movs	r2, #0
 8000434:	4b0c      	ldr	r3, [pc, #48]	; (8000468 <__aeabi_d2uiz+0x38>)
 8000436:	0004      	movs	r4, r0
 8000438:	000d      	movs	r5, r1
 800043a:	f001 fa67 	bl	800190c <__aeabi_dcmpge>
 800043e:	2800      	cmp	r0, #0
 8000440:	d104      	bne.n	800044c <__aeabi_d2uiz+0x1c>
 8000442:	0020      	movs	r0, r4
 8000444:	0029      	movs	r1, r5
 8000446:	f001 f9d1 	bl	80017ec <__aeabi_d2iz>
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	4b06      	ldr	r3, [pc, #24]	; (8000468 <__aeabi_d2uiz+0x38>)
 800044e:	2200      	movs	r2, #0
 8000450:	0020      	movs	r0, r4
 8000452:	0029      	movs	r1, r5
 8000454:	f000 fe38 	bl	80010c8 <__aeabi_dsub>
 8000458:	f001 f9c8 	bl	80017ec <__aeabi_d2iz>
 800045c:	2380      	movs	r3, #128	; 0x80
 800045e:	061b      	lsls	r3, r3, #24
 8000460:	469c      	mov	ip, r3
 8000462:	4460      	add	r0, ip
 8000464:	e7f1      	b.n	800044a <__aeabi_d2uiz+0x1a>
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	41e00000 	.word	0x41e00000

0800046c <__udivmoddi4>:
 800046c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046e:	4657      	mov	r7, sl
 8000470:	464e      	mov	r6, r9
 8000472:	4645      	mov	r5, r8
 8000474:	46de      	mov	lr, fp
 8000476:	b5e0      	push	{r5, r6, r7, lr}
 8000478:	0004      	movs	r4, r0
 800047a:	000d      	movs	r5, r1
 800047c:	4692      	mov	sl, r2
 800047e:	4699      	mov	r9, r3
 8000480:	b083      	sub	sp, #12
 8000482:	428b      	cmp	r3, r1
 8000484:	d830      	bhi.n	80004e8 <__udivmoddi4+0x7c>
 8000486:	d02d      	beq.n	80004e4 <__udivmoddi4+0x78>
 8000488:	4649      	mov	r1, r9
 800048a:	4650      	mov	r0, sl
 800048c:	f001 fa66 	bl	800195c <__clzdi2>
 8000490:	0029      	movs	r1, r5
 8000492:	0006      	movs	r6, r0
 8000494:	0020      	movs	r0, r4
 8000496:	f001 fa61 	bl	800195c <__clzdi2>
 800049a:	1a33      	subs	r3, r6, r0
 800049c:	4698      	mov	r8, r3
 800049e:	3b20      	subs	r3, #32
 80004a0:	469b      	mov	fp, r3
 80004a2:	d433      	bmi.n	800050c <__udivmoddi4+0xa0>
 80004a4:	465a      	mov	r2, fp
 80004a6:	4653      	mov	r3, sl
 80004a8:	4093      	lsls	r3, r2
 80004aa:	4642      	mov	r2, r8
 80004ac:	001f      	movs	r7, r3
 80004ae:	4653      	mov	r3, sl
 80004b0:	4093      	lsls	r3, r2
 80004b2:	001e      	movs	r6, r3
 80004b4:	42af      	cmp	r7, r5
 80004b6:	d83a      	bhi.n	800052e <__udivmoddi4+0xc2>
 80004b8:	42af      	cmp	r7, r5
 80004ba:	d100      	bne.n	80004be <__udivmoddi4+0x52>
 80004bc:	e078      	b.n	80005b0 <__udivmoddi4+0x144>
 80004be:	465b      	mov	r3, fp
 80004c0:	1ba4      	subs	r4, r4, r6
 80004c2:	41bd      	sbcs	r5, r7
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	da00      	bge.n	80004ca <__udivmoddi4+0x5e>
 80004c8:	e075      	b.n	80005b6 <__udivmoddi4+0x14a>
 80004ca:	2200      	movs	r2, #0
 80004cc:	2300      	movs	r3, #0
 80004ce:	9200      	str	r2, [sp, #0]
 80004d0:	9301      	str	r3, [sp, #4]
 80004d2:	2301      	movs	r3, #1
 80004d4:	465a      	mov	r2, fp
 80004d6:	4093      	lsls	r3, r2
 80004d8:	9301      	str	r3, [sp, #4]
 80004da:	2301      	movs	r3, #1
 80004dc:	4642      	mov	r2, r8
 80004de:	4093      	lsls	r3, r2
 80004e0:	9300      	str	r3, [sp, #0]
 80004e2:	e028      	b.n	8000536 <__udivmoddi4+0xca>
 80004e4:	4282      	cmp	r2, r0
 80004e6:	d9cf      	bls.n	8000488 <__udivmoddi4+0x1c>
 80004e8:	2200      	movs	r2, #0
 80004ea:	2300      	movs	r3, #0
 80004ec:	9200      	str	r2, [sp, #0]
 80004ee:	9301      	str	r3, [sp, #4]
 80004f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <__udivmoddi4+0x8e>
 80004f6:	601c      	str	r4, [r3, #0]
 80004f8:	605d      	str	r5, [r3, #4]
 80004fa:	9800      	ldr	r0, [sp, #0]
 80004fc:	9901      	ldr	r1, [sp, #4]
 80004fe:	b003      	add	sp, #12
 8000500:	bcf0      	pop	{r4, r5, r6, r7}
 8000502:	46bb      	mov	fp, r7
 8000504:	46b2      	mov	sl, r6
 8000506:	46a9      	mov	r9, r5
 8000508:	46a0      	mov	r8, r4
 800050a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800050c:	4642      	mov	r2, r8
 800050e:	2320      	movs	r3, #32
 8000510:	1a9b      	subs	r3, r3, r2
 8000512:	4652      	mov	r2, sl
 8000514:	40da      	lsrs	r2, r3
 8000516:	4641      	mov	r1, r8
 8000518:	0013      	movs	r3, r2
 800051a:	464a      	mov	r2, r9
 800051c:	408a      	lsls	r2, r1
 800051e:	0017      	movs	r7, r2
 8000520:	4642      	mov	r2, r8
 8000522:	431f      	orrs	r7, r3
 8000524:	4653      	mov	r3, sl
 8000526:	4093      	lsls	r3, r2
 8000528:	001e      	movs	r6, r3
 800052a:	42af      	cmp	r7, r5
 800052c:	d9c4      	bls.n	80004b8 <__udivmoddi4+0x4c>
 800052e:	2200      	movs	r2, #0
 8000530:	2300      	movs	r3, #0
 8000532:	9200      	str	r2, [sp, #0]
 8000534:	9301      	str	r3, [sp, #4]
 8000536:	4643      	mov	r3, r8
 8000538:	2b00      	cmp	r3, #0
 800053a:	d0d9      	beq.n	80004f0 <__udivmoddi4+0x84>
 800053c:	07fb      	lsls	r3, r7, #31
 800053e:	0872      	lsrs	r2, r6, #1
 8000540:	431a      	orrs	r2, r3
 8000542:	4646      	mov	r6, r8
 8000544:	087b      	lsrs	r3, r7, #1
 8000546:	e00e      	b.n	8000566 <__udivmoddi4+0xfa>
 8000548:	42ab      	cmp	r3, r5
 800054a:	d101      	bne.n	8000550 <__udivmoddi4+0xe4>
 800054c:	42a2      	cmp	r2, r4
 800054e:	d80c      	bhi.n	800056a <__udivmoddi4+0xfe>
 8000550:	1aa4      	subs	r4, r4, r2
 8000552:	419d      	sbcs	r5, r3
 8000554:	2001      	movs	r0, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2100      	movs	r1, #0
 800055c:	3e01      	subs	r6, #1
 800055e:	1824      	adds	r4, r4, r0
 8000560:	414d      	adcs	r5, r1
 8000562:	2e00      	cmp	r6, #0
 8000564:	d006      	beq.n	8000574 <__udivmoddi4+0x108>
 8000566:	42ab      	cmp	r3, r5
 8000568:	d9ee      	bls.n	8000548 <__udivmoddi4+0xdc>
 800056a:	3e01      	subs	r6, #1
 800056c:	1924      	adds	r4, r4, r4
 800056e:	416d      	adcs	r5, r5
 8000570:	2e00      	cmp	r6, #0
 8000572:	d1f8      	bne.n	8000566 <__udivmoddi4+0xfa>
 8000574:	9800      	ldr	r0, [sp, #0]
 8000576:	9901      	ldr	r1, [sp, #4]
 8000578:	465b      	mov	r3, fp
 800057a:	1900      	adds	r0, r0, r4
 800057c:	4169      	adcs	r1, r5
 800057e:	2b00      	cmp	r3, #0
 8000580:	db24      	blt.n	80005cc <__udivmoddi4+0x160>
 8000582:	002b      	movs	r3, r5
 8000584:	465a      	mov	r2, fp
 8000586:	4644      	mov	r4, r8
 8000588:	40d3      	lsrs	r3, r2
 800058a:	002a      	movs	r2, r5
 800058c:	40e2      	lsrs	r2, r4
 800058e:	001c      	movs	r4, r3
 8000590:	465b      	mov	r3, fp
 8000592:	0015      	movs	r5, r2
 8000594:	2b00      	cmp	r3, #0
 8000596:	db2a      	blt.n	80005ee <__udivmoddi4+0x182>
 8000598:	0026      	movs	r6, r4
 800059a:	409e      	lsls	r6, r3
 800059c:	0033      	movs	r3, r6
 800059e:	0026      	movs	r6, r4
 80005a0:	4647      	mov	r7, r8
 80005a2:	40be      	lsls	r6, r7
 80005a4:	0032      	movs	r2, r6
 80005a6:	1a80      	subs	r0, r0, r2
 80005a8:	4199      	sbcs	r1, r3
 80005aa:	9000      	str	r0, [sp, #0]
 80005ac:	9101      	str	r1, [sp, #4]
 80005ae:	e79f      	b.n	80004f0 <__udivmoddi4+0x84>
 80005b0:	42a3      	cmp	r3, r4
 80005b2:	d8bc      	bhi.n	800052e <__udivmoddi4+0xc2>
 80005b4:	e783      	b.n	80004be <__udivmoddi4+0x52>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	2100      	movs	r1, #0
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	2200      	movs	r2, #0
 80005c0:	9100      	str	r1, [sp, #0]
 80005c2:	9201      	str	r2, [sp, #4]
 80005c4:	2201      	movs	r2, #1
 80005c6:	40da      	lsrs	r2, r3
 80005c8:	9201      	str	r2, [sp, #4]
 80005ca:	e786      	b.n	80004da <__udivmoddi4+0x6e>
 80005cc:	4642      	mov	r2, r8
 80005ce:	2320      	movs	r3, #32
 80005d0:	1a9b      	subs	r3, r3, r2
 80005d2:	002a      	movs	r2, r5
 80005d4:	4646      	mov	r6, r8
 80005d6:	409a      	lsls	r2, r3
 80005d8:	0023      	movs	r3, r4
 80005da:	40f3      	lsrs	r3, r6
 80005dc:	4644      	mov	r4, r8
 80005de:	4313      	orrs	r3, r2
 80005e0:	002a      	movs	r2, r5
 80005e2:	40e2      	lsrs	r2, r4
 80005e4:	001c      	movs	r4, r3
 80005e6:	465b      	mov	r3, fp
 80005e8:	0015      	movs	r5, r2
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	dad4      	bge.n	8000598 <__udivmoddi4+0x12c>
 80005ee:	4642      	mov	r2, r8
 80005f0:	002f      	movs	r7, r5
 80005f2:	2320      	movs	r3, #32
 80005f4:	0026      	movs	r6, r4
 80005f6:	4097      	lsls	r7, r2
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	40de      	lsrs	r6, r3
 80005fc:	003b      	movs	r3, r7
 80005fe:	4333      	orrs	r3, r6
 8000600:	e7cd      	b.n	800059e <__udivmoddi4+0x132>
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__aeabi_ddiv>:
 8000604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000606:	4657      	mov	r7, sl
 8000608:	464e      	mov	r6, r9
 800060a:	4645      	mov	r5, r8
 800060c:	46de      	mov	lr, fp
 800060e:	b5e0      	push	{r5, r6, r7, lr}
 8000610:	4681      	mov	r9, r0
 8000612:	0005      	movs	r5, r0
 8000614:	030c      	lsls	r4, r1, #12
 8000616:	0048      	lsls	r0, r1, #1
 8000618:	4692      	mov	sl, r2
 800061a:	001f      	movs	r7, r3
 800061c:	b085      	sub	sp, #20
 800061e:	0b24      	lsrs	r4, r4, #12
 8000620:	0d40      	lsrs	r0, r0, #21
 8000622:	0fce      	lsrs	r6, r1, #31
 8000624:	2800      	cmp	r0, #0
 8000626:	d100      	bne.n	800062a <__aeabi_ddiv+0x26>
 8000628:	e156      	b.n	80008d8 <__aeabi_ddiv+0x2d4>
 800062a:	4bd4      	ldr	r3, [pc, #848]	; (800097c <__aeabi_ddiv+0x378>)
 800062c:	4298      	cmp	r0, r3
 800062e:	d100      	bne.n	8000632 <__aeabi_ddiv+0x2e>
 8000630:	e172      	b.n	8000918 <__aeabi_ddiv+0x314>
 8000632:	0f6b      	lsrs	r3, r5, #29
 8000634:	00e4      	lsls	r4, r4, #3
 8000636:	431c      	orrs	r4, r3
 8000638:	2380      	movs	r3, #128	; 0x80
 800063a:	041b      	lsls	r3, r3, #16
 800063c:	4323      	orrs	r3, r4
 800063e:	4698      	mov	r8, r3
 8000640:	4bcf      	ldr	r3, [pc, #828]	; (8000980 <__aeabi_ddiv+0x37c>)
 8000642:	00ed      	lsls	r5, r5, #3
 8000644:	469b      	mov	fp, r3
 8000646:	2300      	movs	r3, #0
 8000648:	4699      	mov	r9, r3
 800064a:	4483      	add	fp, r0
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	033c      	lsls	r4, r7, #12
 8000650:	007b      	lsls	r3, r7, #1
 8000652:	4650      	mov	r0, sl
 8000654:	0b24      	lsrs	r4, r4, #12
 8000656:	0d5b      	lsrs	r3, r3, #21
 8000658:	0fff      	lsrs	r7, r7, #31
 800065a:	2b00      	cmp	r3, #0
 800065c:	d100      	bne.n	8000660 <__aeabi_ddiv+0x5c>
 800065e:	e11f      	b.n	80008a0 <__aeabi_ddiv+0x29c>
 8000660:	4ac6      	ldr	r2, [pc, #792]	; (800097c <__aeabi_ddiv+0x378>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d100      	bne.n	8000668 <__aeabi_ddiv+0x64>
 8000666:	e162      	b.n	800092e <__aeabi_ddiv+0x32a>
 8000668:	49c5      	ldr	r1, [pc, #788]	; (8000980 <__aeabi_ddiv+0x37c>)
 800066a:	0f42      	lsrs	r2, r0, #29
 800066c:	468c      	mov	ip, r1
 800066e:	00e4      	lsls	r4, r4, #3
 8000670:	4659      	mov	r1, fp
 8000672:	4314      	orrs	r4, r2
 8000674:	2280      	movs	r2, #128	; 0x80
 8000676:	4463      	add	r3, ip
 8000678:	0412      	lsls	r2, r2, #16
 800067a:	1acb      	subs	r3, r1, r3
 800067c:	4314      	orrs	r4, r2
 800067e:	469b      	mov	fp, r3
 8000680:	00c2      	lsls	r2, r0, #3
 8000682:	2000      	movs	r0, #0
 8000684:	0033      	movs	r3, r6
 8000686:	407b      	eors	r3, r7
 8000688:	469a      	mov	sl, r3
 800068a:	464b      	mov	r3, r9
 800068c:	2b0f      	cmp	r3, #15
 800068e:	d827      	bhi.n	80006e0 <__aeabi_ddiv+0xdc>
 8000690:	49bc      	ldr	r1, [pc, #752]	; (8000984 <__aeabi_ddiv+0x380>)
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	58cb      	ldr	r3, [r1, r3]
 8000696:	469f      	mov	pc, r3
 8000698:	46b2      	mov	sl, r6
 800069a:	9b00      	ldr	r3, [sp, #0]
 800069c:	2b02      	cmp	r3, #2
 800069e:	d016      	beq.n	80006ce <__aeabi_ddiv+0xca>
 80006a0:	2b03      	cmp	r3, #3
 80006a2:	d100      	bne.n	80006a6 <__aeabi_ddiv+0xa2>
 80006a4:	e28e      	b.n	8000bc4 <__aeabi_ddiv+0x5c0>
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d000      	beq.n	80006ac <__aeabi_ddiv+0xa8>
 80006aa:	e0d9      	b.n	8000860 <__aeabi_ddiv+0x25c>
 80006ac:	2300      	movs	r3, #0
 80006ae:	2400      	movs	r4, #0
 80006b0:	2500      	movs	r5, #0
 80006b2:	4652      	mov	r2, sl
 80006b4:	051b      	lsls	r3, r3, #20
 80006b6:	4323      	orrs	r3, r4
 80006b8:	07d2      	lsls	r2, r2, #31
 80006ba:	4313      	orrs	r3, r2
 80006bc:	0028      	movs	r0, r5
 80006be:	0019      	movs	r1, r3
 80006c0:	b005      	add	sp, #20
 80006c2:	bcf0      	pop	{r4, r5, r6, r7}
 80006c4:	46bb      	mov	fp, r7
 80006c6:	46b2      	mov	sl, r6
 80006c8:	46a9      	mov	r9, r5
 80006ca:	46a0      	mov	r8, r4
 80006cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006ce:	2400      	movs	r4, #0
 80006d0:	2500      	movs	r5, #0
 80006d2:	4baa      	ldr	r3, [pc, #680]	; (800097c <__aeabi_ddiv+0x378>)
 80006d4:	e7ed      	b.n	80006b2 <__aeabi_ddiv+0xae>
 80006d6:	46ba      	mov	sl, r7
 80006d8:	46a0      	mov	r8, r4
 80006da:	0015      	movs	r5, r2
 80006dc:	9000      	str	r0, [sp, #0]
 80006de:	e7dc      	b.n	800069a <__aeabi_ddiv+0x96>
 80006e0:	4544      	cmp	r4, r8
 80006e2:	d200      	bcs.n	80006e6 <__aeabi_ddiv+0xe2>
 80006e4:	e1c7      	b.n	8000a76 <__aeabi_ddiv+0x472>
 80006e6:	d100      	bne.n	80006ea <__aeabi_ddiv+0xe6>
 80006e8:	e1c2      	b.n	8000a70 <__aeabi_ddiv+0x46c>
 80006ea:	2301      	movs	r3, #1
 80006ec:	425b      	negs	r3, r3
 80006ee:	469c      	mov	ip, r3
 80006f0:	002e      	movs	r6, r5
 80006f2:	4640      	mov	r0, r8
 80006f4:	2500      	movs	r5, #0
 80006f6:	44e3      	add	fp, ip
 80006f8:	0223      	lsls	r3, r4, #8
 80006fa:	0e14      	lsrs	r4, r2, #24
 80006fc:	431c      	orrs	r4, r3
 80006fe:	0c1b      	lsrs	r3, r3, #16
 8000700:	4699      	mov	r9, r3
 8000702:	0423      	lsls	r3, r4, #16
 8000704:	0c1f      	lsrs	r7, r3, #16
 8000706:	0212      	lsls	r2, r2, #8
 8000708:	4649      	mov	r1, r9
 800070a:	9200      	str	r2, [sp, #0]
 800070c:	9701      	str	r7, [sp, #4]
 800070e:	f7ff fd7f 	bl	8000210 <__aeabi_uidivmod>
 8000712:	0002      	movs	r2, r0
 8000714:	437a      	muls	r2, r7
 8000716:	040b      	lsls	r3, r1, #16
 8000718:	0c31      	lsrs	r1, r6, #16
 800071a:	4680      	mov	r8, r0
 800071c:	4319      	orrs	r1, r3
 800071e:	428a      	cmp	r2, r1
 8000720:	d907      	bls.n	8000732 <__aeabi_ddiv+0x12e>
 8000722:	2301      	movs	r3, #1
 8000724:	425b      	negs	r3, r3
 8000726:	469c      	mov	ip, r3
 8000728:	1909      	adds	r1, r1, r4
 800072a:	44e0      	add	r8, ip
 800072c:	428c      	cmp	r4, r1
 800072e:	d800      	bhi.n	8000732 <__aeabi_ddiv+0x12e>
 8000730:	e207      	b.n	8000b42 <__aeabi_ddiv+0x53e>
 8000732:	1a88      	subs	r0, r1, r2
 8000734:	4649      	mov	r1, r9
 8000736:	f7ff fd6b 	bl	8000210 <__aeabi_uidivmod>
 800073a:	0409      	lsls	r1, r1, #16
 800073c:	468c      	mov	ip, r1
 800073e:	0431      	lsls	r1, r6, #16
 8000740:	4666      	mov	r6, ip
 8000742:	9a01      	ldr	r2, [sp, #4]
 8000744:	0c09      	lsrs	r1, r1, #16
 8000746:	4342      	muls	r2, r0
 8000748:	0003      	movs	r3, r0
 800074a:	4331      	orrs	r1, r6
 800074c:	428a      	cmp	r2, r1
 800074e:	d904      	bls.n	800075a <__aeabi_ddiv+0x156>
 8000750:	1909      	adds	r1, r1, r4
 8000752:	3b01      	subs	r3, #1
 8000754:	428c      	cmp	r4, r1
 8000756:	d800      	bhi.n	800075a <__aeabi_ddiv+0x156>
 8000758:	e1ed      	b.n	8000b36 <__aeabi_ddiv+0x532>
 800075a:	1a88      	subs	r0, r1, r2
 800075c:	4642      	mov	r2, r8
 800075e:	0412      	lsls	r2, r2, #16
 8000760:	431a      	orrs	r2, r3
 8000762:	4690      	mov	r8, r2
 8000764:	4641      	mov	r1, r8
 8000766:	9b00      	ldr	r3, [sp, #0]
 8000768:	040e      	lsls	r6, r1, #16
 800076a:	0c1b      	lsrs	r3, r3, #16
 800076c:	001f      	movs	r7, r3
 800076e:	9302      	str	r3, [sp, #8]
 8000770:	9b00      	ldr	r3, [sp, #0]
 8000772:	0c36      	lsrs	r6, r6, #16
 8000774:	041b      	lsls	r3, r3, #16
 8000776:	0c19      	lsrs	r1, r3, #16
 8000778:	000b      	movs	r3, r1
 800077a:	4373      	muls	r3, r6
 800077c:	0c12      	lsrs	r2, r2, #16
 800077e:	437e      	muls	r6, r7
 8000780:	9103      	str	r1, [sp, #12]
 8000782:	4351      	muls	r1, r2
 8000784:	437a      	muls	r2, r7
 8000786:	0c1f      	lsrs	r7, r3, #16
 8000788:	46bc      	mov	ip, r7
 800078a:	1876      	adds	r6, r6, r1
 800078c:	4466      	add	r6, ip
 800078e:	42b1      	cmp	r1, r6
 8000790:	d903      	bls.n	800079a <__aeabi_ddiv+0x196>
 8000792:	2180      	movs	r1, #128	; 0x80
 8000794:	0249      	lsls	r1, r1, #9
 8000796:	468c      	mov	ip, r1
 8000798:	4462      	add	r2, ip
 800079a:	0c31      	lsrs	r1, r6, #16
 800079c:	188a      	adds	r2, r1, r2
 800079e:	0431      	lsls	r1, r6, #16
 80007a0:	041e      	lsls	r6, r3, #16
 80007a2:	0c36      	lsrs	r6, r6, #16
 80007a4:	198e      	adds	r6, r1, r6
 80007a6:	4290      	cmp	r0, r2
 80007a8:	d302      	bcc.n	80007b0 <__aeabi_ddiv+0x1ac>
 80007aa:	d112      	bne.n	80007d2 <__aeabi_ddiv+0x1ce>
 80007ac:	42b5      	cmp	r5, r6
 80007ae:	d210      	bcs.n	80007d2 <__aeabi_ddiv+0x1ce>
 80007b0:	4643      	mov	r3, r8
 80007b2:	1e59      	subs	r1, r3, #1
 80007b4:	9b00      	ldr	r3, [sp, #0]
 80007b6:	469c      	mov	ip, r3
 80007b8:	4465      	add	r5, ip
 80007ba:	001f      	movs	r7, r3
 80007bc:	429d      	cmp	r5, r3
 80007be:	419b      	sbcs	r3, r3
 80007c0:	425b      	negs	r3, r3
 80007c2:	191b      	adds	r3, r3, r4
 80007c4:	18c0      	adds	r0, r0, r3
 80007c6:	4284      	cmp	r4, r0
 80007c8:	d200      	bcs.n	80007cc <__aeabi_ddiv+0x1c8>
 80007ca:	e1a0      	b.n	8000b0e <__aeabi_ddiv+0x50a>
 80007cc:	d100      	bne.n	80007d0 <__aeabi_ddiv+0x1cc>
 80007ce:	e19b      	b.n	8000b08 <__aeabi_ddiv+0x504>
 80007d0:	4688      	mov	r8, r1
 80007d2:	1bae      	subs	r6, r5, r6
 80007d4:	42b5      	cmp	r5, r6
 80007d6:	41ad      	sbcs	r5, r5
 80007d8:	1a80      	subs	r0, r0, r2
 80007da:	426d      	negs	r5, r5
 80007dc:	1b40      	subs	r0, r0, r5
 80007de:	4284      	cmp	r4, r0
 80007e0:	d100      	bne.n	80007e4 <__aeabi_ddiv+0x1e0>
 80007e2:	e1d5      	b.n	8000b90 <__aeabi_ddiv+0x58c>
 80007e4:	4649      	mov	r1, r9
 80007e6:	f7ff fd13 	bl	8000210 <__aeabi_uidivmod>
 80007ea:	9a01      	ldr	r2, [sp, #4]
 80007ec:	040b      	lsls	r3, r1, #16
 80007ee:	4342      	muls	r2, r0
 80007f0:	0c31      	lsrs	r1, r6, #16
 80007f2:	0005      	movs	r5, r0
 80007f4:	4319      	orrs	r1, r3
 80007f6:	428a      	cmp	r2, r1
 80007f8:	d900      	bls.n	80007fc <__aeabi_ddiv+0x1f8>
 80007fa:	e16c      	b.n	8000ad6 <__aeabi_ddiv+0x4d2>
 80007fc:	1a88      	subs	r0, r1, r2
 80007fe:	4649      	mov	r1, r9
 8000800:	f7ff fd06 	bl	8000210 <__aeabi_uidivmod>
 8000804:	9a01      	ldr	r2, [sp, #4]
 8000806:	0436      	lsls	r6, r6, #16
 8000808:	4342      	muls	r2, r0
 800080a:	0409      	lsls	r1, r1, #16
 800080c:	0c36      	lsrs	r6, r6, #16
 800080e:	0003      	movs	r3, r0
 8000810:	430e      	orrs	r6, r1
 8000812:	42b2      	cmp	r2, r6
 8000814:	d900      	bls.n	8000818 <__aeabi_ddiv+0x214>
 8000816:	e153      	b.n	8000ac0 <__aeabi_ddiv+0x4bc>
 8000818:	9803      	ldr	r0, [sp, #12]
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	0002      	movs	r2, r0
 800081e:	042d      	lsls	r5, r5, #16
 8000820:	431d      	orrs	r5, r3
 8000822:	9f02      	ldr	r7, [sp, #8]
 8000824:	042b      	lsls	r3, r5, #16
 8000826:	0c1b      	lsrs	r3, r3, #16
 8000828:	435a      	muls	r2, r3
 800082a:	437b      	muls	r3, r7
 800082c:	469c      	mov	ip, r3
 800082e:	0c29      	lsrs	r1, r5, #16
 8000830:	4348      	muls	r0, r1
 8000832:	0c13      	lsrs	r3, r2, #16
 8000834:	4484      	add	ip, r0
 8000836:	4463      	add	r3, ip
 8000838:	4379      	muls	r1, r7
 800083a:	4298      	cmp	r0, r3
 800083c:	d903      	bls.n	8000846 <__aeabi_ddiv+0x242>
 800083e:	2080      	movs	r0, #128	; 0x80
 8000840:	0240      	lsls	r0, r0, #9
 8000842:	4684      	mov	ip, r0
 8000844:	4461      	add	r1, ip
 8000846:	0c18      	lsrs	r0, r3, #16
 8000848:	0412      	lsls	r2, r2, #16
 800084a:	041b      	lsls	r3, r3, #16
 800084c:	0c12      	lsrs	r2, r2, #16
 800084e:	1841      	adds	r1, r0, r1
 8000850:	189b      	adds	r3, r3, r2
 8000852:	428e      	cmp	r6, r1
 8000854:	d200      	bcs.n	8000858 <__aeabi_ddiv+0x254>
 8000856:	e0ff      	b.n	8000a58 <__aeabi_ddiv+0x454>
 8000858:	d100      	bne.n	800085c <__aeabi_ddiv+0x258>
 800085a:	e0fa      	b.n	8000a52 <__aeabi_ddiv+0x44e>
 800085c:	2301      	movs	r3, #1
 800085e:	431d      	orrs	r5, r3
 8000860:	4a49      	ldr	r2, [pc, #292]	; (8000988 <__aeabi_ddiv+0x384>)
 8000862:	445a      	add	r2, fp
 8000864:	2a00      	cmp	r2, #0
 8000866:	dc00      	bgt.n	800086a <__aeabi_ddiv+0x266>
 8000868:	e0aa      	b.n	80009c0 <__aeabi_ddiv+0x3bc>
 800086a:	076b      	lsls	r3, r5, #29
 800086c:	d000      	beq.n	8000870 <__aeabi_ddiv+0x26c>
 800086e:	e13d      	b.n	8000aec <__aeabi_ddiv+0x4e8>
 8000870:	08ed      	lsrs	r5, r5, #3
 8000872:	4643      	mov	r3, r8
 8000874:	01db      	lsls	r3, r3, #7
 8000876:	d506      	bpl.n	8000886 <__aeabi_ddiv+0x282>
 8000878:	4642      	mov	r2, r8
 800087a:	4b44      	ldr	r3, [pc, #272]	; (800098c <__aeabi_ddiv+0x388>)
 800087c:	401a      	ands	r2, r3
 800087e:	4690      	mov	r8, r2
 8000880:	2280      	movs	r2, #128	; 0x80
 8000882:	00d2      	lsls	r2, r2, #3
 8000884:	445a      	add	r2, fp
 8000886:	4b42      	ldr	r3, [pc, #264]	; (8000990 <__aeabi_ddiv+0x38c>)
 8000888:	429a      	cmp	r2, r3
 800088a:	dd00      	ble.n	800088e <__aeabi_ddiv+0x28a>
 800088c:	e71f      	b.n	80006ce <__aeabi_ddiv+0xca>
 800088e:	4643      	mov	r3, r8
 8000890:	075b      	lsls	r3, r3, #29
 8000892:	431d      	orrs	r5, r3
 8000894:	4643      	mov	r3, r8
 8000896:	0552      	lsls	r2, r2, #21
 8000898:	025c      	lsls	r4, r3, #9
 800089a:	0b24      	lsrs	r4, r4, #12
 800089c:	0d53      	lsrs	r3, r2, #21
 800089e:	e708      	b.n	80006b2 <__aeabi_ddiv+0xae>
 80008a0:	4652      	mov	r2, sl
 80008a2:	4322      	orrs	r2, r4
 80008a4:	d100      	bne.n	80008a8 <__aeabi_ddiv+0x2a4>
 80008a6:	e07b      	b.n	80009a0 <__aeabi_ddiv+0x39c>
 80008a8:	2c00      	cmp	r4, #0
 80008aa:	d100      	bne.n	80008ae <__aeabi_ddiv+0x2aa>
 80008ac:	e0fa      	b.n	8000aa4 <__aeabi_ddiv+0x4a0>
 80008ae:	0020      	movs	r0, r4
 80008b0:	f001 f836 	bl	8001920 <__clzsi2>
 80008b4:	0002      	movs	r2, r0
 80008b6:	3a0b      	subs	r2, #11
 80008b8:	231d      	movs	r3, #29
 80008ba:	0001      	movs	r1, r0
 80008bc:	1a9b      	subs	r3, r3, r2
 80008be:	4652      	mov	r2, sl
 80008c0:	3908      	subs	r1, #8
 80008c2:	40da      	lsrs	r2, r3
 80008c4:	408c      	lsls	r4, r1
 80008c6:	4314      	orrs	r4, r2
 80008c8:	4652      	mov	r2, sl
 80008ca:	408a      	lsls	r2, r1
 80008cc:	4b31      	ldr	r3, [pc, #196]	; (8000994 <__aeabi_ddiv+0x390>)
 80008ce:	4458      	add	r0, fp
 80008d0:	469b      	mov	fp, r3
 80008d2:	4483      	add	fp, r0
 80008d4:	2000      	movs	r0, #0
 80008d6:	e6d5      	b.n	8000684 <__aeabi_ddiv+0x80>
 80008d8:	464b      	mov	r3, r9
 80008da:	4323      	orrs	r3, r4
 80008dc:	4698      	mov	r8, r3
 80008de:	d044      	beq.n	800096a <__aeabi_ddiv+0x366>
 80008e0:	2c00      	cmp	r4, #0
 80008e2:	d100      	bne.n	80008e6 <__aeabi_ddiv+0x2e2>
 80008e4:	e0ce      	b.n	8000a84 <__aeabi_ddiv+0x480>
 80008e6:	0020      	movs	r0, r4
 80008e8:	f001 f81a 	bl	8001920 <__clzsi2>
 80008ec:	0001      	movs	r1, r0
 80008ee:	0002      	movs	r2, r0
 80008f0:	390b      	subs	r1, #11
 80008f2:	231d      	movs	r3, #29
 80008f4:	1a5b      	subs	r3, r3, r1
 80008f6:	4649      	mov	r1, r9
 80008f8:	0010      	movs	r0, r2
 80008fa:	40d9      	lsrs	r1, r3
 80008fc:	3808      	subs	r0, #8
 80008fe:	4084      	lsls	r4, r0
 8000900:	000b      	movs	r3, r1
 8000902:	464d      	mov	r5, r9
 8000904:	4323      	orrs	r3, r4
 8000906:	4698      	mov	r8, r3
 8000908:	4085      	lsls	r5, r0
 800090a:	4823      	ldr	r0, [pc, #140]	; (8000998 <__aeabi_ddiv+0x394>)
 800090c:	1a83      	subs	r3, r0, r2
 800090e:	469b      	mov	fp, r3
 8000910:	2300      	movs	r3, #0
 8000912:	4699      	mov	r9, r3
 8000914:	9300      	str	r3, [sp, #0]
 8000916:	e69a      	b.n	800064e <__aeabi_ddiv+0x4a>
 8000918:	464b      	mov	r3, r9
 800091a:	4323      	orrs	r3, r4
 800091c:	4698      	mov	r8, r3
 800091e:	d11d      	bne.n	800095c <__aeabi_ddiv+0x358>
 8000920:	2308      	movs	r3, #8
 8000922:	4699      	mov	r9, r3
 8000924:	3b06      	subs	r3, #6
 8000926:	2500      	movs	r5, #0
 8000928:	4683      	mov	fp, r0
 800092a:	9300      	str	r3, [sp, #0]
 800092c:	e68f      	b.n	800064e <__aeabi_ddiv+0x4a>
 800092e:	4652      	mov	r2, sl
 8000930:	4322      	orrs	r2, r4
 8000932:	d109      	bne.n	8000948 <__aeabi_ddiv+0x344>
 8000934:	2302      	movs	r3, #2
 8000936:	4649      	mov	r1, r9
 8000938:	4319      	orrs	r1, r3
 800093a:	4b18      	ldr	r3, [pc, #96]	; (800099c <__aeabi_ddiv+0x398>)
 800093c:	4689      	mov	r9, r1
 800093e:	469c      	mov	ip, r3
 8000940:	2400      	movs	r4, #0
 8000942:	2002      	movs	r0, #2
 8000944:	44e3      	add	fp, ip
 8000946:	e69d      	b.n	8000684 <__aeabi_ddiv+0x80>
 8000948:	2303      	movs	r3, #3
 800094a:	464a      	mov	r2, r9
 800094c:	431a      	orrs	r2, r3
 800094e:	4b13      	ldr	r3, [pc, #76]	; (800099c <__aeabi_ddiv+0x398>)
 8000950:	4691      	mov	r9, r2
 8000952:	469c      	mov	ip, r3
 8000954:	4652      	mov	r2, sl
 8000956:	2003      	movs	r0, #3
 8000958:	44e3      	add	fp, ip
 800095a:	e693      	b.n	8000684 <__aeabi_ddiv+0x80>
 800095c:	230c      	movs	r3, #12
 800095e:	4699      	mov	r9, r3
 8000960:	3b09      	subs	r3, #9
 8000962:	46a0      	mov	r8, r4
 8000964:	4683      	mov	fp, r0
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	e671      	b.n	800064e <__aeabi_ddiv+0x4a>
 800096a:	2304      	movs	r3, #4
 800096c:	4699      	mov	r9, r3
 800096e:	2300      	movs	r3, #0
 8000970:	469b      	mov	fp, r3
 8000972:	3301      	adds	r3, #1
 8000974:	2500      	movs	r5, #0
 8000976:	9300      	str	r3, [sp, #0]
 8000978:	e669      	b.n	800064e <__aeabi_ddiv+0x4a>
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	000007ff 	.word	0x000007ff
 8000980:	fffffc01 	.word	0xfffffc01
 8000984:	080085d0 	.word	0x080085d0
 8000988:	000003ff 	.word	0x000003ff
 800098c:	feffffff 	.word	0xfeffffff
 8000990:	000007fe 	.word	0x000007fe
 8000994:	000003f3 	.word	0x000003f3
 8000998:	fffffc0d 	.word	0xfffffc0d
 800099c:	fffff801 	.word	0xfffff801
 80009a0:	4649      	mov	r1, r9
 80009a2:	2301      	movs	r3, #1
 80009a4:	4319      	orrs	r1, r3
 80009a6:	4689      	mov	r9, r1
 80009a8:	2400      	movs	r4, #0
 80009aa:	2001      	movs	r0, #1
 80009ac:	e66a      	b.n	8000684 <__aeabi_ddiv+0x80>
 80009ae:	2300      	movs	r3, #0
 80009b0:	2480      	movs	r4, #128	; 0x80
 80009b2:	469a      	mov	sl, r3
 80009b4:	2500      	movs	r5, #0
 80009b6:	4b8a      	ldr	r3, [pc, #552]	; (8000be0 <__aeabi_ddiv+0x5dc>)
 80009b8:	0324      	lsls	r4, r4, #12
 80009ba:	e67a      	b.n	80006b2 <__aeabi_ddiv+0xae>
 80009bc:	2501      	movs	r5, #1
 80009be:	426d      	negs	r5, r5
 80009c0:	2301      	movs	r3, #1
 80009c2:	1a9b      	subs	r3, r3, r2
 80009c4:	2b38      	cmp	r3, #56	; 0x38
 80009c6:	dd00      	ble.n	80009ca <__aeabi_ddiv+0x3c6>
 80009c8:	e670      	b.n	80006ac <__aeabi_ddiv+0xa8>
 80009ca:	2b1f      	cmp	r3, #31
 80009cc:	dc00      	bgt.n	80009d0 <__aeabi_ddiv+0x3cc>
 80009ce:	e0bf      	b.n	8000b50 <__aeabi_ddiv+0x54c>
 80009d0:	211f      	movs	r1, #31
 80009d2:	4249      	negs	r1, r1
 80009d4:	1a8a      	subs	r2, r1, r2
 80009d6:	4641      	mov	r1, r8
 80009d8:	40d1      	lsrs	r1, r2
 80009da:	000a      	movs	r2, r1
 80009dc:	2b20      	cmp	r3, #32
 80009de:	d004      	beq.n	80009ea <__aeabi_ddiv+0x3e6>
 80009e0:	4641      	mov	r1, r8
 80009e2:	4b80      	ldr	r3, [pc, #512]	; (8000be4 <__aeabi_ddiv+0x5e0>)
 80009e4:	445b      	add	r3, fp
 80009e6:	4099      	lsls	r1, r3
 80009e8:	430d      	orrs	r5, r1
 80009ea:	1e6b      	subs	r3, r5, #1
 80009ec:	419d      	sbcs	r5, r3
 80009ee:	2307      	movs	r3, #7
 80009f0:	432a      	orrs	r2, r5
 80009f2:	001d      	movs	r5, r3
 80009f4:	2400      	movs	r4, #0
 80009f6:	4015      	ands	r5, r2
 80009f8:	4213      	tst	r3, r2
 80009fa:	d100      	bne.n	80009fe <__aeabi_ddiv+0x3fa>
 80009fc:	e0d4      	b.n	8000ba8 <__aeabi_ddiv+0x5a4>
 80009fe:	210f      	movs	r1, #15
 8000a00:	2300      	movs	r3, #0
 8000a02:	4011      	ands	r1, r2
 8000a04:	2904      	cmp	r1, #4
 8000a06:	d100      	bne.n	8000a0a <__aeabi_ddiv+0x406>
 8000a08:	e0cb      	b.n	8000ba2 <__aeabi_ddiv+0x59e>
 8000a0a:	1d11      	adds	r1, r2, #4
 8000a0c:	4291      	cmp	r1, r2
 8000a0e:	4192      	sbcs	r2, r2
 8000a10:	4252      	negs	r2, r2
 8000a12:	189b      	adds	r3, r3, r2
 8000a14:	000a      	movs	r2, r1
 8000a16:	0219      	lsls	r1, r3, #8
 8000a18:	d400      	bmi.n	8000a1c <__aeabi_ddiv+0x418>
 8000a1a:	e0c2      	b.n	8000ba2 <__aeabi_ddiv+0x59e>
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	2400      	movs	r4, #0
 8000a20:	2500      	movs	r5, #0
 8000a22:	e646      	b.n	80006b2 <__aeabi_ddiv+0xae>
 8000a24:	2380      	movs	r3, #128	; 0x80
 8000a26:	4641      	mov	r1, r8
 8000a28:	031b      	lsls	r3, r3, #12
 8000a2a:	4219      	tst	r1, r3
 8000a2c:	d008      	beq.n	8000a40 <__aeabi_ddiv+0x43c>
 8000a2e:	421c      	tst	r4, r3
 8000a30:	d106      	bne.n	8000a40 <__aeabi_ddiv+0x43c>
 8000a32:	431c      	orrs	r4, r3
 8000a34:	0324      	lsls	r4, r4, #12
 8000a36:	46ba      	mov	sl, r7
 8000a38:	0015      	movs	r5, r2
 8000a3a:	4b69      	ldr	r3, [pc, #420]	; (8000be0 <__aeabi_ddiv+0x5dc>)
 8000a3c:	0b24      	lsrs	r4, r4, #12
 8000a3e:	e638      	b.n	80006b2 <__aeabi_ddiv+0xae>
 8000a40:	2480      	movs	r4, #128	; 0x80
 8000a42:	4643      	mov	r3, r8
 8000a44:	0324      	lsls	r4, r4, #12
 8000a46:	431c      	orrs	r4, r3
 8000a48:	0324      	lsls	r4, r4, #12
 8000a4a:	46b2      	mov	sl, r6
 8000a4c:	4b64      	ldr	r3, [pc, #400]	; (8000be0 <__aeabi_ddiv+0x5dc>)
 8000a4e:	0b24      	lsrs	r4, r4, #12
 8000a50:	e62f      	b.n	80006b2 <__aeabi_ddiv+0xae>
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d100      	bne.n	8000a58 <__aeabi_ddiv+0x454>
 8000a56:	e703      	b.n	8000860 <__aeabi_ddiv+0x25c>
 8000a58:	19a6      	adds	r6, r4, r6
 8000a5a:	1e68      	subs	r0, r5, #1
 8000a5c:	42a6      	cmp	r6, r4
 8000a5e:	d200      	bcs.n	8000a62 <__aeabi_ddiv+0x45e>
 8000a60:	e08d      	b.n	8000b7e <__aeabi_ddiv+0x57a>
 8000a62:	428e      	cmp	r6, r1
 8000a64:	d200      	bcs.n	8000a68 <__aeabi_ddiv+0x464>
 8000a66:	e0a3      	b.n	8000bb0 <__aeabi_ddiv+0x5ac>
 8000a68:	d100      	bne.n	8000a6c <__aeabi_ddiv+0x468>
 8000a6a:	e0b3      	b.n	8000bd4 <__aeabi_ddiv+0x5d0>
 8000a6c:	0005      	movs	r5, r0
 8000a6e:	e6f5      	b.n	800085c <__aeabi_ddiv+0x258>
 8000a70:	42aa      	cmp	r2, r5
 8000a72:	d900      	bls.n	8000a76 <__aeabi_ddiv+0x472>
 8000a74:	e639      	b.n	80006ea <__aeabi_ddiv+0xe6>
 8000a76:	4643      	mov	r3, r8
 8000a78:	07de      	lsls	r6, r3, #31
 8000a7a:	0858      	lsrs	r0, r3, #1
 8000a7c:	086b      	lsrs	r3, r5, #1
 8000a7e:	431e      	orrs	r6, r3
 8000a80:	07ed      	lsls	r5, r5, #31
 8000a82:	e639      	b.n	80006f8 <__aeabi_ddiv+0xf4>
 8000a84:	4648      	mov	r0, r9
 8000a86:	f000 ff4b 	bl	8001920 <__clzsi2>
 8000a8a:	0001      	movs	r1, r0
 8000a8c:	0002      	movs	r2, r0
 8000a8e:	3115      	adds	r1, #21
 8000a90:	3220      	adds	r2, #32
 8000a92:	291c      	cmp	r1, #28
 8000a94:	dc00      	bgt.n	8000a98 <__aeabi_ddiv+0x494>
 8000a96:	e72c      	b.n	80008f2 <__aeabi_ddiv+0x2ee>
 8000a98:	464b      	mov	r3, r9
 8000a9a:	3808      	subs	r0, #8
 8000a9c:	4083      	lsls	r3, r0
 8000a9e:	2500      	movs	r5, #0
 8000aa0:	4698      	mov	r8, r3
 8000aa2:	e732      	b.n	800090a <__aeabi_ddiv+0x306>
 8000aa4:	f000 ff3c 	bl	8001920 <__clzsi2>
 8000aa8:	0003      	movs	r3, r0
 8000aaa:	001a      	movs	r2, r3
 8000aac:	3215      	adds	r2, #21
 8000aae:	3020      	adds	r0, #32
 8000ab0:	2a1c      	cmp	r2, #28
 8000ab2:	dc00      	bgt.n	8000ab6 <__aeabi_ddiv+0x4b2>
 8000ab4:	e700      	b.n	80008b8 <__aeabi_ddiv+0x2b4>
 8000ab6:	4654      	mov	r4, sl
 8000ab8:	3b08      	subs	r3, #8
 8000aba:	2200      	movs	r2, #0
 8000abc:	409c      	lsls	r4, r3
 8000abe:	e705      	b.n	80008cc <__aeabi_ddiv+0x2c8>
 8000ac0:	1936      	adds	r6, r6, r4
 8000ac2:	3b01      	subs	r3, #1
 8000ac4:	42b4      	cmp	r4, r6
 8000ac6:	d900      	bls.n	8000aca <__aeabi_ddiv+0x4c6>
 8000ac8:	e6a6      	b.n	8000818 <__aeabi_ddiv+0x214>
 8000aca:	42b2      	cmp	r2, r6
 8000acc:	d800      	bhi.n	8000ad0 <__aeabi_ddiv+0x4cc>
 8000ace:	e6a3      	b.n	8000818 <__aeabi_ddiv+0x214>
 8000ad0:	1e83      	subs	r3, r0, #2
 8000ad2:	1936      	adds	r6, r6, r4
 8000ad4:	e6a0      	b.n	8000818 <__aeabi_ddiv+0x214>
 8000ad6:	1909      	adds	r1, r1, r4
 8000ad8:	3d01      	subs	r5, #1
 8000ada:	428c      	cmp	r4, r1
 8000adc:	d900      	bls.n	8000ae0 <__aeabi_ddiv+0x4dc>
 8000ade:	e68d      	b.n	80007fc <__aeabi_ddiv+0x1f8>
 8000ae0:	428a      	cmp	r2, r1
 8000ae2:	d800      	bhi.n	8000ae6 <__aeabi_ddiv+0x4e2>
 8000ae4:	e68a      	b.n	80007fc <__aeabi_ddiv+0x1f8>
 8000ae6:	1e85      	subs	r5, r0, #2
 8000ae8:	1909      	adds	r1, r1, r4
 8000aea:	e687      	b.n	80007fc <__aeabi_ddiv+0x1f8>
 8000aec:	230f      	movs	r3, #15
 8000aee:	402b      	ands	r3, r5
 8000af0:	2b04      	cmp	r3, #4
 8000af2:	d100      	bne.n	8000af6 <__aeabi_ddiv+0x4f2>
 8000af4:	e6bc      	b.n	8000870 <__aeabi_ddiv+0x26c>
 8000af6:	2305      	movs	r3, #5
 8000af8:	425b      	negs	r3, r3
 8000afa:	42ab      	cmp	r3, r5
 8000afc:	419b      	sbcs	r3, r3
 8000afe:	3504      	adds	r5, #4
 8000b00:	425b      	negs	r3, r3
 8000b02:	08ed      	lsrs	r5, r5, #3
 8000b04:	4498      	add	r8, r3
 8000b06:	e6b4      	b.n	8000872 <__aeabi_ddiv+0x26e>
 8000b08:	42af      	cmp	r7, r5
 8000b0a:	d900      	bls.n	8000b0e <__aeabi_ddiv+0x50a>
 8000b0c:	e660      	b.n	80007d0 <__aeabi_ddiv+0x1cc>
 8000b0e:	4282      	cmp	r2, r0
 8000b10:	d804      	bhi.n	8000b1c <__aeabi_ddiv+0x518>
 8000b12:	d000      	beq.n	8000b16 <__aeabi_ddiv+0x512>
 8000b14:	e65c      	b.n	80007d0 <__aeabi_ddiv+0x1cc>
 8000b16:	42ae      	cmp	r6, r5
 8000b18:	d800      	bhi.n	8000b1c <__aeabi_ddiv+0x518>
 8000b1a:	e659      	b.n	80007d0 <__aeabi_ddiv+0x1cc>
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	425b      	negs	r3, r3
 8000b20:	469c      	mov	ip, r3
 8000b22:	9b00      	ldr	r3, [sp, #0]
 8000b24:	44e0      	add	r8, ip
 8000b26:	469c      	mov	ip, r3
 8000b28:	4465      	add	r5, ip
 8000b2a:	429d      	cmp	r5, r3
 8000b2c:	419b      	sbcs	r3, r3
 8000b2e:	425b      	negs	r3, r3
 8000b30:	191b      	adds	r3, r3, r4
 8000b32:	18c0      	adds	r0, r0, r3
 8000b34:	e64d      	b.n	80007d2 <__aeabi_ddiv+0x1ce>
 8000b36:	428a      	cmp	r2, r1
 8000b38:	d800      	bhi.n	8000b3c <__aeabi_ddiv+0x538>
 8000b3a:	e60e      	b.n	800075a <__aeabi_ddiv+0x156>
 8000b3c:	1e83      	subs	r3, r0, #2
 8000b3e:	1909      	adds	r1, r1, r4
 8000b40:	e60b      	b.n	800075a <__aeabi_ddiv+0x156>
 8000b42:	428a      	cmp	r2, r1
 8000b44:	d800      	bhi.n	8000b48 <__aeabi_ddiv+0x544>
 8000b46:	e5f4      	b.n	8000732 <__aeabi_ddiv+0x12e>
 8000b48:	1e83      	subs	r3, r0, #2
 8000b4a:	4698      	mov	r8, r3
 8000b4c:	1909      	adds	r1, r1, r4
 8000b4e:	e5f0      	b.n	8000732 <__aeabi_ddiv+0x12e>
 8000b50:	4925      	ldr	r1, [pc, #148]	; (8000be8 <__aeabi_ddiv+0x5e4>)
 8000b52:	0028      	movs	r0, r5
 8000b54:	4459      	add	r1, fp
 8000b56:	408d      	lsls	r5, r1
 8000b58:	4642      	mov	r2, r8
 8000b5a:	408a      	lsls	r2, r1
 8000b5c:	1e69      	subs	r1, r5, #1
 8000b5e:	418d      	sbcs	r5, r1
 8000b60:	4641      	mov	r1, r8
 8000b62:	40d8      	lsrs	r0, r3
 8000b64:	40d9      	lsrs	r1, r3
 8000b66:	4302      	orrs	r2, r0
 8000b68:	432a      	orrs	r2, r5
 8000b6a:	000b      	movs	r3, r1
 8000b6c:	0751      	lsls	r1, r2, #29
 8000b6e:	d100      	bne.n	8000b72 <__aeabi_ddiv+0x56e>
 8000b70:	e751      	b.n	8000a16 <__aeabi_ddiv+0x412>
 8000b72:	210f      	movs	r1, #15
 8000b74:	4011      	ands	r1, r2
 8000b76:	2904      	cmp	r1, #4
 8000b78:	d000      	beq.n	8000b7c <__aeabi_ddiv+0x578>
 8000b7a:	e746      	b.n	8000a0a <__aeabi_ddiv+0x406>
 8000b7c:	e74b      	b.n	8000a16 <__aeabi_ddiv+0x412>
 8000b7e:	0005      	movs	r5, r0
 8000b80:	428e      	cmp	r6, r1
 8000b82:	d000      	beq.n	8000b86 <__aeabi_ddiv+0x582>
 8000b84:	e66a      	b.n	800085c <__aeabi_ddiv+0x258>
 8000b86:	9a00      	ldr	r2, [sp, #0]
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d000      	beq.n	8000b8e <__aeabi_ddiv+0x58a>
 8000b8c:	e666      	b.n	800085c <__aeabi_ddiv+0x258>
 8000b8e:	e667      	b.n	8000860 <__aeabi_ddiv+0x25c>
 8000b90:	4a16      	ldr	r2, [pc, #88]	; (8000bec <__aeabi_ddiv+0x5e8>)
 8000b92:	445a      	add	r2, fp
 8000b94:	2a00      	cmp	r2, #0
 8000b96:	dc00      	bgt.n	8000b9a <__aeabi_ddiv+0x596>
 8000b98:	e710      	b.n	80009bc <__aeabi_ddiv+0x3b8>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	2500      	movs	r5, #0
 8000b9e:	4498      	add	r8, r3
 8000ba0:	e667      	b.n	8000872 <__aeabi_ddiv+0x26e>
 8000ba2:	075d      	lsls	r5, r3, #29
 8000ba4:	025b      	lsls	r3, r3, #9
 8000ba6:	0b1c      	lsrs	r4, r3, #12
 8000ba8:	08d2      	lsrs	r2, r2, #3
 8000baa:	2300      	movs	r3, #0
 8000bac:	4315      	orrs	r5, r2
 8000bae:	e580      	b.n	80006b2 <__aeabi_ddiv+0xae>
 8000bb0:	9800      	ldr	r0, [sp, #0]
 8000bb2:	3d02      	subs	r5, #2
 8000bb4:	0042      	lsls	r2, r0, #1
 8000bb6:	4282      	cmp	r2, r0
 8000bb8:	41bf      	sbcs	r7, r7
 8000bba:	427f      	negs	r7, r7
 8000bbc:	193c      	adds	r4, r7, r4
 8000bbe:	1936      	adds	r6, r6, r4
 8000bc0:	9200      	str	r2, [sp, #0]
 8000bc2:	e7dd      	b.n	8000b80 <__aeabi_ddiv+0x57c>
 8000bc4:	2480      	movs	r4, #128	; 0x80
 8000bc6:	4643      	mov	r3, r8
 8000bc8:	0324      	lsls	r4, r4, #12
 8000bca:	431c      	orrs	r4, r3
 8000bcc:	0324      	lsls	r4, r4, #12
 8000bce:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <__aeabi_ddiv+0x5dc>)
 8000bd0:	0b24      	lsrs	r4, r4, #12
 8000bd2:	e56e      	b.n	80006b2 <__aeabi_ddiv+0xae>
 8000bd4:	9a00      	ldr	r2, [sp, #0]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d3ea      	bcc.n	8000bb0 <__aeabi_ddiv+0x5ac>
 8000bda:	0005      	movs	r5, r0
 8000bdc:	e7d3      	b.n	8000b86 <__aeabi_ddiv+0x582>
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	000007ff 	.word	0x000007ff
 8000be4:	0000043e 	.word	0x0000043e
 8000be8:	0000041e 	.word	0x0000041e
 8000bec:	000003ff 	.word	0x000003ff

08000bf0 <__aeabi_dmul>:
 8000bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bf2:	4657      	mov	r7, sl
 8000bf4:	464e      	mov	r6, r9
 8000bf6:	4645      	mov	r5, r8
 8000bf8:	46de      	mov	lr, fp
 8000bfa:	b5e0      	push	{r5, r6, r7, lr}
 8000bfc:	4698      	mov	r8, r3
 8000bfe:	030c      	lsls	r4, r1, #12
 8000c00:	004b      	lsls	r3, r1, #1
 8000c02:	0006      	movs	r6, r0
 8000c04:	4692      	mov	sl, r2
 8000c06:	b087      	sub	sp, #28
 8000c08:	0b24      	lsrs	r4, r4, #12
 8000c0a:	0d5b      	lsrs	r3, r3, #21
 8000c0c:	0fcf      	lsrs	r7, r1, #31
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d100      	bne.n	8000c14 <__aeabi_dmul+0x24>
 8000c12:	e15c      	b.n	8000ece <__aeabi_dmul+0x2de>
 8000c14:	4ad9      	ldr	r2, [pc, #868]	; (8000f7c <__aeabi_dmul+0x38c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d100      	bne.n	8000c1c <__aeabi_dmul+0x2c>
 8000c1a:	e175      	b.n	8000f08 <__aeabi_dmul+0x318>
 8000c1c:	0f42      	lsrs	r2, r0, #29
 8000c1e:	00e4      	lsls	r4, r4, #3
 8000c20:	4314      	orrs	r4, r2
 8000c22:	2280      	movs	r2, #128	; 0x80
 8000c24:	0412      	lsls	r2, r2, #16
 8000c26:	4314      	orrs	r4, r2
 8000c28:	4ad5      	ldr	r2, [pc, #852]	; (8000f80 <__aeabi_dmul+0x390>)
 8000c2a:	00c5      	lsls	r5, r0, #3
 8000c2c:	4694      	mov	ip, r2
 8000c2e:	4463      	add	r3, ip
 8000c30:	9300      	str	r3, [sp, #0]
 8000c32:	2300      	movs	r3, #0
 8000c34:	4699      	mov	r9, r3
 8000c36:	469b      	mov	fp, r3
 8000c38:	4643      	mov	r3, r8
 8000c3a:	4642      	mov	r2, r8
 8000c3c:	031e      	lsls	r6, r3, #12
 8000c3e:	0fd2      	lsrs	r2, r2, #31
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	4650      	mov	r0, sl
 8000c44:	4690      	mov	r8, r2
 8000c46:	0b36      	lsrs	r6, r6, #12
 8000c48:	0d5b      	lsrs	r3, r3, #21
 8000c4a:	d100      	bne.n	8000c4e <__aeabi_dmul+0x5e>
 8000c4c:	e120      	b.n	8000e90 <__aeabi_dmul+0x2a0>
 8000c4e:	4acb      	ldr	r2, [pc, #812]	; (8000f7c <__aeabi_dmul+0x38c>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d100      	bne.n	8000c56 <__aeabi_dmul+0x66>
 8000c54:	e162      	b.n	8000f1c <__aeabi_dmul+0x32c>
 8000c56:	49ca      	ldr	r1, [pc, #808]	; (8000f80 <__aeabi_dmul+0x390>)
 8000c58:	0f42      	lsrs	r2, r0, #29
 8000c5a:	468c      	mov	ip, r1
 8000c5c:	9900      	ldr	r1, [sp, #0]
 8000c5e:	4463      	add	r3, ip
 8000c60:	00f6      	lsls	r6, r6, #3
 8000c62:	468c      	mov	ip, r1
 8000c64:	4316      	orrs	r6, r2
 8000c66:	2280      	movs	r2, #128	; 0x80
 8000c68:	449c      	add	ip, r3
 8000c6a:	0412      	lsls	r2, r2, #16
 8000c6c:	4663      	mov	r3, ip
 8000c6e:	4316      	orrs	r6, r2
 8000c70:	00c2      	lsls	r2, r0, #3
 8000c72:	2000      	movs	r0, #0
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	9900      	ldr	r1, [sp, #0]
 8000c78:	4643      	mov	r3, r8
 8000c7a:	3101      	adds	r1, #1
 8000c7c:	468c      	mov	ip, r1
 8000c7e:	4649      	mov	r1, r9
 8000c80:	407b      	eors	r3, r7
 8000c82:	9301      	str	r3, [sp, #4]
 8000c84:	290f      	cmp	r1, #15
 8000c86:	d826      	bhi.n	8000cd6 <__aeabi_dmul+0xe6>
 8000c88:	4bbe      	ldr	r3, [pc, #760]	; (8000f84 <__aeabi_dmul+0x394>)
 8000c8a:	0089      	lsls	r1, r1, #2
 8000c8c:	5859      	ldr	r1, [r3, r1]
 8000c8e:	468f      	mov	pc, r1
 8000c90:	4643      	mov	r3, r8
 8000c92:	9301      	str	r3, [sp, #4]
 8000c94:	0034      	movs	r4, r6
 8000c96:	0015      	movs	r5, r2
 8000c98:	4683      	mov	fp, r0
 8000c9a:	465b      	mov	r3, fp
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d016      	beq.n	8000cce <__aeabi_dmul+0xde>
 8000ca0:	2b03      	cmp	r3, #3
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_dmul+0xb6>
 8000ca4:	e203      	b.n	80010ae <__aeabi_dmul+0x4be>
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d000      	beq.n	8000cac <__aeabi_dmul+0xbc>
 8000caa:	e0cd      	b.n	8000e48 <__aeabi_dmul+0x258>
 8000cac:	2200      	movs	r2, #0
 8000cae:	2400      	movs	r4, #0
 8000cb0:	2500      	movs	r5, #0
 8000cb2:	9b01      	ldr	r3, [sp, #4]
 8000cb4:	0512      	lsls	r2, r2, #20
 8000cb6:	4322      	orrs	r2, r4
 8000cb8:	07db      	lsls	r3, r3, #31
 8000cba:	431a      	orrs	r2, r3
 8000cbc:	0028      	movs	r0, r5
 8000cbe:	0011      	movs	r1, r2
 8000cc0:	b007      	add	sp, #28
 8000cc2:	bcf0      	pop	{r4, r5, r6, r7}
 8000cc4:	46bb      	mov	fp, r7
 8000cc6:	46b2      	mov	sl, r6
 8000cc8:	46a9      	mov	r9, r5
 8000cca:	46a0      	mov	r8, r4
 8000ccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cce:	2400      	movs	r4, #0
 8000cd0:	2500      	movs	r5, #0
 8000cd2:	4aaa      	ldr	r2, [pc, #680]	; (8000f7c <__aeabi_dmul+0x38c>)
 8000cd4:	e7ed      	b.n	8000cb2 <__aeabi_dmul+0xc2>
 8000cd6:	0c28      	lsrs	r0, r5, #16
 8000cd8:	042d      	lsls	r5, r5, #16
 8000cda:	0c2d      	lsrs	r5, r5, #16
 8000cdc:	002b      	movs	r3, r5
 8000cde:	0c11      	lsrs	r1, r2, #16
 8000ce0:	0412      	lsls	r2, r2, #16
 8000ce2:	0c12      	lsrs	r2, r2, #16
 8000ce4:	4353      	muls	r3, r2
 8000ce6:	4698      	mov	r8, r3
 8000ce8:	0013      	movs	r3, r2
 8000cea:	002f      	movs	r7, r5
 8000cec:	4343      	muls	r3, r0
 8000cee:	4699      	mov	r9, r3
 8000cf0:	434f      	muls	r7, r1
 8000cf2:	444f      	add	r7, r9
 8000cf4:	46bb      	mov	fp, r7
 8000cf6:	4647      	mov	r7, r8
 8000cf8:	000b      	movs	r3, r1
 8000cfa:	0c3f      	lsrs	r7, r7, #16
 8000cfc:	46ba      	mov	sl, r7
 8000cfe:	4343      	muls	r3, r0
 8000d00:	44da      	add	sl, fp
 8000d02:	9302      	str	r3, [sp, #8]
 8000d04:	45d1      	cmp	r9, sl
 8000d06:	d904      	bls.n	8000d12 <__aeabi_dmul+0x122>
 8000d08:	2780      	movs	r7, #128	; 0x80
 8000d0a:	027f      	lsls	r7, r7, #9
 8000d0c:	46b9      	mov	r9, r7
 8000d0e:	444b      	add	r3, r9
 8000d10:	9302      	str	r3, [sp, #8]
 8000d12:	4653      	mov	r3, sl
 8000d14:	0c1b      	lsrs	r3, r3, #16
 8000d16:	469b      	mov	fp, r3
 8000d18:	4653      	mov	r3, sl
 8000d1a:	041f      	lsls	r7, r3, #16
 8000d1c:	4643      	mov	r3, r8
 8000d1e:	041b      	lsls	r3, r3, #16
 8000d20:	0c1b      	lsrs	r3, r3, #16
 8000d22:	4698      	mov	r8, r3
 8000d24:	003b      	movs	r3, r7
 8000d26:	4443      	add	r3, r8
 8000d28:	9304      	str	r3, [sp, #16]
 8000d2a:	0c33      	lsrs	r3, r6, #16
 8000d2c:	0436      	lsls	r6, r6, #16
 8000d2e:	0c36      	lsrs	r6, r6, #16
 8000d30:	4698      	mov	r8, r3
 8000d32:	0033      	movs	r3, r6
 8000d34:	4343      	muls	r3, r0
 8000d36:	4699      	mov	r9, r3
 8000d38:	4643      	mov	r3, r8
 8000d3a:	4343      	muls	r3, r0
 8000d3c:	002f      	movs	r7, r5
 8000d3e:	469a      	mov	sl, r3
 8000d40:	4643      	mov	r3, r8
 8000d42:	4377      	muls	r7, r6
 8000d44:	435d      	muls	r5, r3
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	444d      	add	r5, r9
 8000d4a:	1945      	adds	r5, r0, r5
 8000d4c:	45a9      	cmp	r9, r5
 8000d4e:	d903      	bls.n	8000d58 <__aeabi_dmul+0x168>
 8000d50:	2380      	movs	r3, #128	; 0x80
 8000d52:	025b      	lsls	r3, r3, #9
 8000d54:	4699      	mov	r9, r3
 8000d56:	44ca      	add	sl, r9
 8000d58:	043f      	lsls	r7, r7, #16
 8000d5a:	0c28      	lsrs	r0, r5, #16
 8000d5c:	0c3f      	lsrs	r7, r7, #16
 8000d5e:	042d      	lsls	r5, r5, #16
 8000d60:	19ed      	adds	r5, r5, r7
 8000d62:	0c27      	lsrs	r7, r4, #16
 8000d64:	0424      	lsls	r4, r4, #16
 8000d66:	0c24      	lsrs	r4, r4, #16
 8000d68:	0003      	movs	r3, r0
 8000d6a:	0020      	movs	r0, r4
 8000d6c:	4350      	muls	r0, r2
 8000d6e:	437a      	muls	r2, r7
 8000d70:	4691      	mov	r9, r2
 8000d72:	003a      	movs	r2, r7
 8000d74:	4453      	add	r3, sl
 8000d76:	9305      	str	r3, [sp, #20]
 8000d78:	0c03      	lsrs	r3, r0, #16
 8000d7a:	469a      	mov	sl, r3
 8000d7c:	434a      	muls	r2, r1
 8000d7e:	4361      	muls	r1, r4
 8000d80:	4449      	add	r1, r9
 8000d82:	4451      	add	r1, sl
 8000d84:	44ab      	add	fp, r5
 8000d86:	4589      	cmp	r9, r1
 8000d88:	d903      	bls.n	8000d92 <__aeabi_dmul+0x1a2>
 8000d8a:	2380      	movs	r3, #128	; 0x80
 8000d8c:	025b      	lsls	r3, r3, #9
 8000d8e:	4699      	mov	r9, r3
 8000d90:	444a      	add	r2, r9
 8000d92:	0400      	lsls	r0, r0, #16
 8000d94:	0c0b      	lsrs	r3, r1, #16
 8000d96:	0c00      	lsrs	r0, r0, #16
 8000d98:	0409      	lsls	r1, r1, #16
 8000d9a:	1809      	adds	r1, r1, r0
 8000d9c:	0020      	movs	r0, r4
 8000d9e:	4699      	mov	r9, r3
 8000da0:	4643      	mov	r3, r8
 8000da2:	4370      	muls	r0, r6
 8000da4:	435c      	muls	r4, r3
 8000da6:	437e      	muls	r6, r7
 8000da8:	435f      	muls	r7, r3
 8000daa:	0c03      	lsrs	r3, r0, #16
 8000dac:	4698      	mov	r8, r3
 8000dae:	19a4      	adds	r4, r4, r6
 8000db0:	4444      	add	r4, r8
 8000db2:	444a      	add	r2, r9
 8000db4:	9703      	str	r7, [sp, #12]
 8000db6:	42a6      	cmp	r6, r4
 8000db8:	d904      	bls.n	8000dc4 <__aeabi_dmul+0x1d4>
 8000dba:	2380      	movs	r3, #128	; 0x80
 8000dbc:	025b      	lsls	r3, r3, #9
 8000dbe:	4698      	mov	r8, r3
 8000dc0:	4447      	add	r7, r8
 8000dc2:	9703      	str	r7, [sp, #12]
 8000dc4:	0423      	lsls	r3, r4, #16
 8000dc6:	9e02      	ldr	r6, [sp, #8]
 8000dc8:	469a      	mov	sl, r3
 8000dca:	9b05      	ldr	r3, [sp, #20]
 8000dcc:	445e      	add	r6, fp
 8000dce:	4698      	mov	r8, r3
 8000dd0:	42ae      	cmp	r6, r5
 8000dd2:	41ad      	sbcs	r5, r5
 8000dd4:	1876      	adds	r6, r6, r1
 8000dd6:	428e      	cmp	r6, r1
 8000dd8:	4189      	sbcs	r1, r1
 8000dda:	0400      	lsls	r0, r0, #16
 8000ddc:	0c00      	lsrs	r0, r0, #16
 8000dde:	4450      	add	r0, sl
 8000de0:	4440      	add	r0, r8
 8000de2:	426d      	negs	r5, r5
 8000de4:	1947      	adds	r7, r0, r5
 8000de6:	46b8      	mov	r8, r7
 8000de8:	4693      	mov	fp, r2
 8000dea:	4249      	negs	r1, r1
 8000dec:	4689      	mov	r9, r1
 8000dee:	44c3      	add	fp, r8
 8000df0:	44d9      	add	r9, fp
 8000df2:	4298      	cmp	r0, r3
 8000df4:	4180      	sbcs	r0, r0
 8000df6:	45a8      	cmp	r8, r5
 8000df8:	41ad      	sbcs	r5, r5
 8000dfa:	4593      	cmp	fp, r2
 8000dfc:	4192      	sbcs	r2, r2
 8000dfe:	4589      	cmp	r9, r1
 8000e00:	4189      	sbcs	r1, r1
 8000e02:	426d      	negs	r5, r5
 8000e04:	4240      	negs	r0, r0
 8000e06:	4328      	orrs	r0, r5
 8000e08:	0c24      	lsrs	r4, r4, #16
 8000e0a:	4252      	negs	r2, r2
 8000e0c:	4249      	negs	r1, r1
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	9b03      	ldr	r3, [sp, #12]
 8000e12:	1900      	adds	r0, r0, r4
 8000e14:	1880      	adds	r0, r0, r2
 8000e16:	18c7      	adds	r7, r0, r3
 8000e18:	464b      	mov	r3, r9
 8000e1a:	0ddc      	lsrs	r4, r3, #23
 8000e1c:	9b04      	ldr	r3, [sp, #16]
 8000e1e:	0275      	lsls	r5, r6, #9
 8000e20:	431d      	orrs	r5, r3
 8000e22:	1e6a      	subs	r2, r5, #1
 8000e24:	4195      	sbcs	r5, r2
 8000e26:	464b      	mov	r3, r9
 8000e28:	0df6      	lsrs	r6, r6, #23
 8000e2a:	027f      	lsls	r7, r7, #9
 8000e2c:	4335      	orrs	r5, r6
 8000e2e:	025a      	lsls	r2, r3, #9
 8000e30:	433c      	orrs	r4, r7
 8000e32:	4315      	orrs	r5, r2
 8000e34:	01fb      	lsls	r3, r7, #7
 8000e36:	d400      	bmi.n	8000e3a <__aeabi_dmul+0x24a>
 8000e38:	e11c      	b.n	8001074 <__aeabi_dmul+0x484>
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	086a      	lsrs	r2, r5, #1
 8000e3e:	400d      	ands	r5, r1
 8000e40:	4315      	orrs	r5, r2
 8000e42:	07e2      	lsls	r2, r4, #31
 8000e44:	4315      	orrs	r5, r2
 8000e46:	0864      	lsrs	r4, r4, #1
 8000e48:	494f      	ldr	r1, [pc, #316]	; (8000f88 <__aeabi_dmul+0x398>)
 8000e4a:	4461      	add	r1, ip
 8000e4c:	2900      	cmp	r1, #0
 8000e4e:	dc00      	bgt.n	8000e52 <__aeabi_dmul+0x262>
 8000e50:	e0b0      	b.n	8000fb4 <__aeabi_dmul+0x3c4>
 8000e52:	076b      	lsls	r3, r5, #29
 8000e54:	d009      	beq.n	8000e6a <__aeabi_dmul+0x27a>
 8000e56:	220f      	movs	r2, #15
 8000e58:	402a      	ands	r2, r5
 8000e5a:	2a04      	cmp	r2, #4
 8000e5c:	d005      	beq.n	8000e6a <__aeabi_dmul+0x27a>
 8000e5e:	1d2a      	adds	r2, r5, #4
 8000e60:	42aa      	cmp	r2, r5
 8000e62:	41ad      	sbcs	r5, r5
 8000e64:	426d      	negs	r5, r5
 8000e66:	1964      	adds	r4, r4, r5
 8000e68:	0015      	movs	r5, r2
 8000e6a:	01e3      	lsls	r3, r4, #7
 8000e6c:	d504      	bpl.n	8000e78 <__aeabi_dmul+0x288>
 8000e6e:	2180      	movs	r1, #128	; 0x80
 8000e70:	4a46      	ldr	r2, [pc, #280]	; (8000f8c <__aeabi_dmul+0x39c>)
 8000e72:	00c9      	lsls	r1, r1, #3
 8000e74:	4014      	ands	r4, r2
 8000e76:	4461      	add	r1, ip
 8000e78:	4a45      	ldr	r2, [pc, #276]	; (8000f90 <__aeabi_dmul+0x3a0>)
 8000e7a:	4291      	cmp	r1, r2
 8000e7c:	dd00      	ble.n	8000e80 <__aeabi_dmul+0x290>
 8000e7e:	e726      	b.n	8000cce <__aeabi_dmul+0xde>
 8000e80:	0762      	lsls	r2, r4, #29
 8000e82:	08ed      	lsrs	r5, r5, #3
 8000e84:	0264      	lsls	r4, r4, #9
 8000e86:	0549      	lsls	r1, r1, #21
 8000e88:	4315      	orrs	r5, r2
 8000e8a:	0b24      	lsrs	r4, r4, #12
 8000e8c:	0d4a      	lsrs	r2, r1, #21
 8000e8e:	e710      	b.n	8000cb2 <__aeabi_dmul+0xc2>
 8000e90:	4652      	mov	r2, sl
 8000e92:	4332      	orrs	r2, r6
 8000e94:	d100      	bne.n	8000e98 <__aeabi_dmul+0x2a8>
 8000e96:	e07f      	b.n	8000f98 <__aeabi_dmul+0x3a8>
 8000e98:	2e00      	cmp	r6, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_dmul+0x2ae>
 8000e9c:	e0dc      	b.n	8001058 <__aeabi_dmul+0x468>
 8000e9e:	0030      	movs	r0, r6
 8000ea0:	f000 fd3e 	bl	8001920 <__clzsi2>
 8000ea4:	0002      	movs	r2, r0
 8000ea6:	3a0b      	subs	r2, #11
 8000ea8:	231d      	movs	r3, #29
 8000eaa:	0001      	movs	r1, r0
 8000eac:	1a9b      	subs	r3, r3, r2
 8000eae:	4652      	mov	r2, sl
 8000eb0:	3908      	subs	r1, #8
 8000eb2:	40da      	lsrs	r2, r3
 8000eb4:	408e      	lsls	r6, r1
 8000eb6:	4316      	orrs	r6, r2
 8000eb8:	4652      	mov	r2, sl
 8000eba:	408a      	lsls	r2, r1
 8000ebc:	9b00      	ldr	r3, [sp, #0]
 8000ebe:	4935      	ldr	r1, [pc, #212]	; (8000f94 <__aeabi_dmul+0x3a4>)
 8000ec0:	1a18      	subs	r0, r3, r0
 8000ec2:	0003      	movs	r3, r0
 8000ec4:	468c      	mov	ip, r1
 8000ec6:	4463      	add	r3, ip
 8000ec8:	2000      	movs	r0, #0
 8000eca:	9300      	str	r3, [sp, #0]
 8000ecc:	e6d3      	b.n	8000c76 <__aeabi_dmul+0x86>
 8000ece:	0025      	movs	r5, r4
 8000ed0:	4305      	orrs	r5, r0
 8000ed2:	d04a      	beq.n	8000f6a <__aeabi_dmul+0x37a>
 8000ed4:	2c00      	cmp	r4, #0
 8000ed6:	d100      	bne.n	8000eda <__aeabi_dmul+0x2ea>
 8000ed8:	e0b0      	b.n	800103c <__aeabi_dmul+0x44c>
 8000eda:	0020      	movs	r0, r4
 8000edc:	f000 fd20 	bl	8001920 <__clzsi2>
 8000ee0:	0001      	movs	r1, r0
 8000ee2:	0002      	movs	r2, r0
 8000ee4:	390b      	subs	r1, #11
 8000ee6:	231d      	movs	r3, #29
 8000ee8:	0010      	movs	r0, r2
 8000eea:	1a5b      	subs	r3, r3, r1
 8000eec:	0031      	movs	r1, r6
 8000eee:	0035      	movs	r5, r6
 8000ef0:	3808      	subs	r0, #8
 8000ef2:	4084      	lsls	r4, r0
 8000ef4:	40d9      	lsrs	r1, r3
 8000ef6:	4085      	lsls	r5, r0
 8000ef8:	430c      	orrs	r4, r1
 8000efa:	4826      	ldr	r0, [pc, #152]	; (8000f94 <__aeabi_dmul+0x3a4>)
 8000efc:	1a83      	subs	r3, r0, r2
 8000efe:	9300      	str	r3, [sp, #0]
 8000f00:	2300      	movs	r3, #0
 8000f02:	4699      	mov	r9, r3
 8000f04:	469b      	mov	fp, r3
 8000f06:	e697      	b.n	8000c38 <__aeabi_dmul+0x48>
 8000f08:	0005      	movs	r5, r0
 8000f0a:	4325      	orrs	r5, r4
 8000f0c:	d126      	bne.n	8000f5c <__aeabi_dmul+0x36c>
 8000f0e:	2208      	movs	r2, #8
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	2302      	movs	r3, #2
 8000f14:	2400      	movs	r4, #0
 8000f16:	4691      	mov	r9, r2
 8000f18:	469b      	mov	fp, r3
 8000f1a:	e68d      	b.n	8000c38 <__aeabi_dmul+0x48>
 8000f1c:	4652      	mov	r2, sl
 8000f1e:	9b00      	ldr	r3, [sp, #0]
 8000f20:	4332      	orrs	r2, r6
 8000f22:	d110      	bne.n	8000f46 <__aeabi_dmul+0x356>
 8000f24:	4915      	ldr	r1, [pc, #84]	; (8000f7c <__aeabi_dmul+0x38c>)
 8000f26:	2600      	movs	r6, #0
 8000f28:	468c      	mov	ip, r1
 8000f2a:	4463      	add	r3, ip
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	9300      	str	r3, [sp, #0]
 8000f30:	2302      	movs	r3, #2
 8000f32:	4319      	orrs	r1, r3
 8000f34:	4689      	mov	r9, r1
 8000f36:	2002      	movs	r0, #2
 8000f38:	e69d      	b.n	8000c76 <__aeabi_dmul+0x86>
 8000f3a:	465b      	mov	r3, fp
 8000f3c:	9701      	str	r7, [sp, #4]
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d000      	beq.n	8000f44 <__aeabi_dmul+0x354>
 8000f42:	e6ad      	b.n	8000ca0 <__aeabi_dmul+0xb0>
 8000f44:	e6c3      	b.n	8000cce <__aeabi_dmul+0xde>
 8000f46:	4a0d      	ldr	r2, [pc, #52]	; (8000f7c <__aeabi_dmul+0x38c>)
 8000f48:	2003      	movs	r0, #3
 8000f4a:	4694      	mov	ip, r2
 8000f4c:	4463      	add	r3, ip
 8000f4e:	464a      	mov	r2, r9
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	2303      	movs	r3, #3
 8000f54:	431a      	orrs	r2, r3
 8000f56:	4691      	mov	r9, r2
 8000f58:	4652      	mov	r2, sl
 8000f5a:	e68c      	b.n	8000c76 <__aeabi_dmul+0x86>
 8000f5c:	220c      	movs	r2, #12
 8000f5e:	9300      	str	r3, [sp, #0]
 8000f60:	2303      	movs	r3, #3
 8000f62:	0005      	movs	r5, r0
 8000f64:	4691      	mov	r9, r2
 8000f66:	469b      	mov	fp, r3
 8000f68:	e666      	b.n	8000c38 <__aeabi_dmul+0x48>
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	4699      	mov	r9, r3
 8000f6e:	2300      	movs	r3, #0
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	3301      	adds	r3, #1
 8000f74:	2400      	movs	r4, #0
 8000f76:	469b      	mov	fp, r3
 8000f78:	e65e      	b.n	8000c38 <__aeabi_dmul+0x48>
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	000007ff 	.word	0x000007ff
 8000f80:	fffffc01 	.word	0xfffffc01
 8000f84:	08008610 	.word	0x08008610
 8000f88:	000003ff 	.word	0x000003ff
 8000f8c:	feffffff 	.word	0xfeffffff
 8000f90:	000007fe 	.word	0x000007fe
 8000f94:	fffffc0d 	.word	0xfffffc0d
 8000f98:	4649      	mov	r1, r9
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	4319      	orrs	r1, r3
 8000f9e:	4689      	mov	r9, r1
 8000fa0:	2600      	movs	r6, #0
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	e667      	b.n	8000c76 <__aeabi_dmul+0x86>
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	2480      	movs	r4, #128	; 0x80
 8000faa:	2500      	movs	r5, #0
 8000fac:	4a43      	ldr	r2, [pc, #268]	; (80010bc <__aeabi_dmul+0x4cc>)
 8000fae:	9301      	str	r3, [sp, #4]
 8000fb0:	0324      	lsls	r4, r4, #12
 8000fb2:	e67e      	b.n	8000cb2 <__aeabi_dmul+0xc2>
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	1a40      	subs	r0, r0, r1
 8000fb8:	2838      	cmp	r0, #56	; 0x38
 8000fba:	dd00      	ble.n	8000fbe <__aeabi_dmul+0x3ce>
 8000fbc:	e676      	b.n	8000cac <__aeabi_dmul+0xbc>
 8000fbe:	281f      	cmp	r0, #31
 8000fc0:	dd5b      	ble.n	800107a <__aeabi_dmul+0x48a>
 8000fc2:	221f      	movs	r2, #31
 8000fc4:	0023      	movs	r3, r4
 8000fc6:	4252      	negs	r2, r2
 8000fc8:	1a51      	subs	r1, r2, r1
 8000fca:	40cb      	lsrs	r3, r1
 8000fcc:	0019      	movs	r1, r3
 8000fce:	2820      	cmp	r0, #32
 8000fd0:	d003      	beq.n	8000fda <__aeabi_dmul+0x3ea>
 8000fd2:	4a3b      	ldr	r2, [pc, #236]	; (80010c0 <__aeabi_dmul+0x4d0>)
 8000fd4:	4462      	add	r2, ip
 8000fd6:	4094      	lsls	r4, r2
 8000fd8:	4325      	orrs	r5, r4
 8000fda:	1e6a      	subs	r2, r5, #1
 8000fdc:	4195      	sbcs	r5, r2
 8000fde:	002a      	movs	r2, r5
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	2107      	movs	r1, #7
 8000fe4:	000d      	movs	r5, r1
 8000fe6:	2400      	movs	r4, #0
 8000fe8:	4015      	ands	r5, r2
 8000fea:	4211      	tst	r1, r2
 8000fec:	d05b      	beq.n	80010a6 <__aeabi_dmul+0x4b6>
 8000fee:	210f      	movs	r1, #15
 8000ff0:	2400      	movs	r4, #0
 8000ff2:	4011      	ands	r1, r2
 8000ff4:	2904      	cmp	r1, #4
 8000ff6:	d053      	beq.n	80010a0 <__aeabi_dmul+0x4b0>
 8000ff8:	1d11      	adds	r1, r2, #4
 8000ffa:	4291      	cmp	r1, r2
 8000ffc:	4192      	sbcs	r2, r2
 8000ffe:	4252      	negs	r2, r2
 8001000:	18a4      	adds	r4, r4, r2
 8001002:	000a      	movs	r2, r1
 8001004:	0223      	lsls	r3, r4, #8
 8001006:	d54b      	bpl.n	80010a0 <__aeabi_dmul+0x4b0>
 8001008:	2201      	movs	r2, #1
 800100a:	2400      	movs	r4, #0
 800100c:	2500      	movs	r5, #0
 800100e:	e650      	b.n	8000cb2 <__aeabi_dmul+0xc2>
 8001010:	2380      	movs	r3, #128	; 0x80
 8001012:	031b      	lsls	r3, r3, #12
 8001014:	421c      	tst	r4, r3
 8001016:	d009      	beq.n	800102c <__aeabi_dmul+0x43c>
 8001018:	421e      	tst	r6, r3
 800101a:	d107      	bne.n	800102c <__aeabi_dmul+0x43c>
 800101c:	4333      	orrs	r3, r6
 800101e:	031c      	lsls	r4, r3, #12
 8001020:	4643      	mov	r3, r8
 8001022:	0015      	movs	r5, r2
 8001024:	0b24      	lsrs	r4, r4, #12
 8001026:	4a25      	ldr	r2, [pc, #148]	; (80010bc <__aeabi_dmul+0x4cc>)
 8001028:	9301      	str	r3, [sp, #4]
 800102a:	e642      	b.n	8000cb2 <__aeabi_dmul+0xc2>
 800102c:	2280      	movs	r2, #128	; 0x80
 800102e:	0312      	lsls	r2, r2, #12
 8001030:	4314      	orrs	r4, r2
 8001032:	0324      	lsls	r4, r4, #12
 8001034:	4a21      	ldr	r2, [pc, #132]	; (80010bc <__aeabi_dmul+0x4cc>)
 8001036:	0b24      	lsrs	r4, r4, #12
 8001038:	9701      	str	r7, [sp, #4]
 800103a:	e63a      	b.n	8000cb2 <__aeabi_dmul+0xc2>
 800103c:	f000 fc70 	bl	8001920 <__clzsi2>
 8001040:	0001      	movs	r1, r0
 8001042:	0002      	movs	r2, r0
 8001044:	3115      	adds	r1, #21
 8001046:	3220      	adds	r2, #32
 8001048:	291c      	cmp	r1, #28
 800104a:	dc00      	bgt.n	800104e <__aeabi_dmul+0x45e>
 800104c:	e74b      	b.n	8000ee6 <__aeabi_dmul+0x2f6>
 800104e:	0034      	movs	r4, r6
 8001050:	3808      	subs	r0, #8
 8001052:	2500      	movs	r5, #0
 8001054:	4084      	lsls	r4, r0
 8001056:	e750      	b.n	8000efa <__aeabi_dmul+0x30a>
 8001058:	f000 fc62 	bl	8001920 <__clzsi2>
 800105c:	0003      	movs	r3, r0
 800105e:	001a      	movs	r2, r3
 8001060:	3215      	adds	r2, #21
 8001062:	3020      	adds	r0, #32
 8001064:	2a1c      	cmp	r2, #28
 8001066:	dc00      	bgt.n	800106a <__aeabi_dmul+0x47a>
 8001068:	e71e      	b.n	8000ea8 <__aeabi_dmul+0x2b8>
 800106a:	4656      	mov	r6, sl
 800106c:	3b08      	subs	r3, #8
 800106e:	2200      	movs	r2, #0
 8001070:	409e      	lsls	r6, r3
 8001072:	e723      	b.n	8000ebc <__aeabi_dmul+0x2cc>
 8001074:	9b00      	ldr	r3, [sp, #0]
 8001076:	469c      	mov	ip, r3
 8001078:	e6e6      	b.n	8000e48 <__aeabi_dmul+0x258>
 800107a:	4912      	ldr	r1, [pc, #72]	; (80010c4 <__aeabi_dmul+0x4d4>)
 800107c:	0022      	movs	r2, r4
 800107e:	4461      	add	r1, ip
 8001080:	002e      	movs	r6, r5
 8001082:	408d      	lsls	r5, r1
 8001084:	408a      	lsls	r2, r1
 8001086:	40c6      	lsrs	r6, r0
 8001088:	1e69      	subs	r1, r5, #1
 800108a:	418d      	sbcs	r5, r1
 800108c:	4332      	orrs	r2, r6
 800108e:	432a      	orrs	r2, r5
 8001090:	40c4      	lsrs	r4, r0
 8001092:	0753      	lsls	r3, r2, #29
 8001094:	d0b6      	beq.n	8001004 <__aeabi_dmul+0x414>
 8001096:	210f      	movs	r1, #15
 8001098:	4011      	ands	r1, r2
 800109a:	2904      	cmp	r1, #4
 800109c:	d1ac      	bne.n	8000ff8 <__aeabi_dmul+0x408>
 800109e:	e7b1      	b.n	8001004 <__aeabi_dmul+0x414>
 80010a0:	0765      	lsls	r5, r4, #29
 80010a2:	0264      	lsls	r4, r4, #9
 80010a4:	0b24      	lsrs	r4, r4, #12
 80010a6:	08d2      	lsrs	r2, r2, #3
 80010a8:	4315      	orrs	r5, r2
 80010aa:	2200      	movs	r2, #0
 80010ac:	e601      	b.n	8000cb2 <__aeabi_dmul+0xc2>
 80010ae:	2280      	movs	r2, #128	; 0x80
 80010b0:	0312      	lsls	r2, r2, #12
 80010b2:	4314      	orrs	r4, r2
 80010b4:	0324      	lsls	r4, r4, #12
 80010b6:	4a01      	ldr	r2, [pc, #4]	; (80010bc <__aeabi_dmul+0x4cc>)
 80010b8:	0b24      	lsrs	r4, r4, #12
 80010ba:	e5fa      	b.n	8000cb2 <__aeabi_dmul+0xc2>
 80010bc:	000007ff 	.word	0x000007ff
 80010c0:	0000043e 	.word	0x0000043e
 80010c4:	0000041e 	.word	0x0000041e

080010c8 <__aeabi_dsub>:
 80010c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ca:	4657      	mov	r7, sl
 80010cc:	464e      	mov	r6, r9
 80010ce:	4645      	mov	r5, r8
 80010d0:	46de      	mov	lr, fp
 80010d2:	b5e0      	push	{r5, r6, r7, lr}
 80010d4:	001e      	movs	r6, r3
 80010d6:	0017      	movs	r7, r2
 80010d8:	004a      	lsls	r2, r1, #1
 80010da:	030b      	lsls	r3, r1, #12
 80010dc:	0d52      	lsrs	r2, r2, #21
 80010de:	0a5b      	lsrs	r3, r3, #9
 80010e0:	4690      	mov	r8, r2
 80010e2:	0f42      	lsrs	r2, r0, #29
 80010e4:	431a      	orrs	r2, r3
 80010e6:	0fcd      	lsrs	r5, r1, #31
 80010e8:	4ccd      	ldr	r4, [pc, #820]	; (8001420 <__aeabi_dsub+0x358>)
 80010ea:	0331      	lsls	r1, r6, #12
 80010ec:	00c3      	lsls	r3, r0, #3
 80010ee:	4694      	mov	ip, r2
 80010f0:	0070      	lsls	r0, r6, #1
 80010f2:	0f7a      	lsrs	r2, r7, #29
 80010f4:	0a49      	lsrs	r1, r1, #9
 80010f6:	00ff      	lsls	r7, r7, #3
 80010f8:	469a      	mov	sl, r3
 80010fa:	46b9      	mov	r9, r7
 80010fc:	0d40      	lsrs	r0, r0, #21
 80010fe:	0ff6      	lsrs	r6, r6, #31
 8001100:	4311      	orrs	r1, r2
 8001102:	42a0      	cmp	r0, r4
 8001104:	d100      	bne.n	8001108 <__aeabi_dsub+0x40>
 8001106:	e0b1      	b.n	800126c <__aeabi_dsub+0x1a4>
 8001108:	2201      	movs	r2, #1
 800110a:	4056      	eors	r6, r2
 800110c:	46b3      	mov	fp, r6
 800110e:	42b5      	cmp	r5, r6
 8001110:	d100      	bne.n	8001114 <__aeabi_dsub+0x4c>
 8001112:	e088      	b.n	8001226 <__aeabi_dsub+0x15e>
 8001114:	4642      	mov	r2, r8
 8001116:	1a12      	subs	r2, r2, r0
 8001118:	2a00      	cmp	r2, #0
 800111a:	dc00      	bgt.n	800111e <__aeabi_dsub+0x56>
 800111c:	e0ae      	b.n	800127c <__aeabi_dsub+0x1b4>
 800111e:	2800      	cmp	r0, #0
 8001120:	d100      	bne.n	8001124 <__aeabi_dsub+0x5c>
 8001122:	e0c1      	b.n	80012a8 <__aeabi_dsub+0x1e0>
 8001124:	48be      	ldr	r0, [pc, #760]	; (8001420 <__aeabi_dsub+0x358>)
 8001126:	4580      	cmp	r8, r0
 8001128:	d100      	bne.n	800112c <__aeabi_dsub+0x64>
 800112a:	e151      	b.n	80013d0 <__aeabi_dsub+0x308>
 800112c:	2080      	movs	r0, #128	; 0x80
 800112e:	0400      	lsls	r0, r0, #16
 8001130:	4301      	orrs	r1, r0
 8001132:	2a38      	cmp	r2, #56	; 0x38
 8001134:	dd00      	ble.n	8001138 <__aeabi_dsub+0x70>
 8001136:	e17b      	b.n	8001430 <__aeabi_dsub+0x368>
 8001138:	2a1f      	cmp	r2, #31
 800113a:	dd00      	ble.n	800113e <__aeabi_dsub+0x76>
 800113c:	e1ee      	b.n	800151c <__aeabi_dsub+0x454>
 800113e:	2020      	movs	r0, #32
 8001140:	003e      	movs	r6, r7
 8001142:	1a80      	subs	r0, r0, r2
 8001144:	000c      	movs	r4, r1
 8001146:	40d6      	lsrs	r6, r2
 8001148:	40d1      	lsrs	r1, r2
 800114a:	4087      	lsls	r7, r0
 800114c:	4662      	mov	r2, ip
 800114e:	4084      	lsls	r4, r0
 8001150:	1a52      	subs	r2, r2, r1
 8001152:	1e78      	subs	r0, r7, #1
 8001154:	4187      	sbcs	r7, r0
 8001156:	4694      	mov	ip, r2
 8001158:	4334      	orrs	r4, r6
 800115a:	4327      	orrs	r7, r4
 800115c:	1bdc      	subs	r4, r3, r7
 800115e:	42a3      	cmp	r3, r4
 8001160:	419b      	sbcs	r3, r3
 8001162:	4662      	mov	r2, ip
 8001164:	425b      	negs	r3, r3
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	4699      	mov	r9, r3
 800116a:	464b      	mov	r3, r9
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	d400      	bmi.n	8001172 <__aeabi_dsub+0xaa>
 8001170:	e118      	b.n	80013a4 <__aeabi_dsub+0x2dc>
 8001172:	464b      	mov	r3, r9
 8001174:	0258      	lsls	r0, r3, #9
 8001176:	0a43      	lsrs	r3, r0, #9
 8001178:	4699      	mov	r9, r3
 800117a:	464b      	mov	r3, r9
 800117c:	2b00      	cmp	r3, #0
 800117e:	d100      	bne.n	8001182 <__aeabi_dsub+0xba>
 8001180:	e137      	b.n	80013f2 <__aeabi_dsub+0x32a>
 8001182:	4648      	mov	r0, r9
 8001184:	f000 fbcc 	bl	8001920 <__clzsi2>
 8001188:	0001      	movs	r1, r0
 800118a:	3908      	subs	r1, #8
 800118c:	2320      	movs	r3, #32
 800118e:	0022      	movs	r2, r4
 8001190:	4648      	mov	r0, r9
 8001192:	1a5b      	subs	r3, r3, r1
 8001194:	40da      	lsrs	r2, r3
 8001196:	4088      	lsls	r0, r1
 8001198:	408c      	lsls	r4, r1
 800119a:	4643      	mov	r3, r8
 800119c:	4310      	orrs	r0, r2
 800119e:	4588      	cmp	r8, r1
 80011a0:	dd00      	ble.n	80011a4 <__aeabi_dsub+0xdc>
 80011a2:	e136      	b.n	8001412 <__aeabi_dsub+0x34a>
 80011a4:	1ac9      	subs	r1, r1, r3
 80011a6:	1c4b      	adds	r3, r1, #1
 80011a8:	2b1f      	cmp	r3, #31
 80011aa:	dd00      	ble.n	80011ae <__aeabi_dsub+0xe6>
 80011ac:	e0ea      	b.n	8001384 <__aeabi_dsub+0x2bc>
 80011ae:	2220      	movs	r2, #32
 80011b0:	0026      	movs	r6, r4
 80011b2:	1ad2      	subs	r2, r2, r3
 80011b4:	0001      	movs	r1, r0
 80011b6:	4094      	lsls	r4, r2
 80011b8:	40de      	lsrs	r6, r3
 80011ba:	40d8      	lsrs	r0, r3
 80011bc:	2300      	movs	r3, #0
 80011be:	4091      	lsls	r1, r2
 80011c0:	1e62      	subs	r2, r4, #1
 80011c2:	4194      	sbcs	r4, r2
 80011c4:	4681      	mov	r9, r0
 80011c6:	4698      	mov	r8, r3
 80011c8:	4331      	orrs	r1, r6
 80011ca:	430c      	orrs	r4, r1
 80011cc:	0763      	lsls	r3, r4, #29
 80011ce:	d009      	beq.n	80011e4 <__aeabi_dsub+0x11c>
 80011d0:	230f      	movs	r3, #15
 80011d2:	4023      	ands	r3, r4
 80011d4:	2b04      	cmp	r3, #4
 80011d6:	d005      	beq.n	80011e4 <__aeabi_dsub+0x11c>
 80011d8:	1d23      	adds	r3, r4, #4
 80011da:	42a3      	cmp	r3, r4
 80011dc:	41a4      	sbcs	r4, r4
 80011de:	4264      	negs	r4, r4
 80011e0:	44a1      	add	r9, r4
 80011e2:	001c      	movs	r4, r3
 80011e4:	464b      	mov	r3, r9
 80011e6:	021b      	lsls	r3, r3, #8
 80011e8:	d400      	bmi.n	80011ec <__aeabi_dsub+0x124>
 80011ea:	e0de      	b.n	80013aa <__aeabi_dsub+0x2e2>
 80011ec:	4641      	mov	r1, r8
 80011ee:	4b8c      	ldr	r3, [pc, #560]	; (8001420 <__aeabi_dsub+0x358>)
 80011f0:	3101      	adds	r1, #1
 80011f2:	4299      	cmp	r1, r3
 80011f4:	d100      	bne.n	80011f8 <__aeabi_dsub+0x130>
 80011f6:	e0e7      	b.n	80013c8 <__aeabi_dsub+0x300>
 80011f8:	464b      	mov	r3, r9
 80011fa:	488a      	ldr	r0, [pc, #552]	; (8001424 <__aeabi_dsub+0x35c>)
 80011fc:	08e4      	lsrs	r4, r4, #3
 80011fe:	4003      	ands	r3, r0
 8001200:	0018      	movs	r0, r3
 8001202:	0549      	lsls	r1, r1, #21
 8001204:	075b      	lsls	r3, r3, #29
 8001206:	0240      	lsls	r0, r0, #9
 8001208:	4323      	orrs	r3, r4
 800120a:	0d4a      	lsrs	r2, r1, #21
 800120c:	0b04      	lsrs	r4, r0, #12
 800120e:	0512      	lsls	r2, r2, #20
 8001210:	07ed      	lsls	r5, r5, #31
 8001212:	4322      	orrs	r2, r4
 8001214:	432a      	orrs	r2, r5
 8001216:	0018      	movs	r0, r3
 8001218:	0011      	movs	r1, r2
 800121a:	bcf0      	pop	{r4, r5, r6, r7}
 800121c:	46bb      	mov	fp, r7
 800121e:	46b2      	mov	sl, r6
 8001220:	46a9      	mov	r9, r5
 8001222:	46a0      	mov	r8, r4
 8001224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001226:	4642      	mov	r2, r8
 8001228:	1a12      	subs	r2, r2, r0
 800122a:	2a00      	cmp	r2, #0
 800122c:	dd52      	ble.n	80012d4 <__aeabi_dsub+0x20c>
 800122e:	2800      	cmp	r0, #0
 8001230:	d100      	bne.n	8001234 <__aeabi_dsub+0x16c>
 8001232:	e09c      	b.n	800136e <__aeabi_dsub+0x2a6>
 8001234:	45a0      	cmp	r8, r4
 8001236:	d100      	bne.n	800123a <__aeabi_dsub+0x172>
 8001238:	e0ca      	b.n	80013d0 <__aeabi_dsub+0x308>
 800123a:	2080      	movs	r0, #128	; 0x80
 800123c:	0400      	lsls	r0, r0, #16
 800123e:	4301      	orrs	r1, r0
 8001240:	2a38      	cmp	r2, #56	; 0x38
 8001242:	dd00      	ble.n	8001246 <__aeabi_dsub+0x17e>
 8001244:	e149      	b.n	80014da <__aeabi_dsub+0x412>
 8001246:	2a1f      	cmp	r2, #31
 8001248:	dc00      	bgt.n	800124c <__aeabi_dsub+0x184>
 800124a:	e197      	b.n	800157c <__aeabi_dsub+0x4b4>
 800124c:	0010      	movs	r0, r2
 800124e:	000e      	movs	r6, r1
 8001250:	3820      	subs	r0, #32
 8001252:	40c6      	lsrs	r6, r0
 8001254:	2a20      	cmp	r2, #32
 8001256:	d004      	beq.n	8001262 <__aeabi_dsub+0x19a>
 8001258:	2040      	movs	r0, #64	; 0x40
 800125a:	1a82      	subs	r2, r0, r2
 800125c:	4091      	lsls	r1, r2
 800125e:	430f      	orrs	r7, r1
 8001260:	46b9      	mov	r9, r7
 8001262:	464c      	mov	r4, r9
 8001264:	1e62      	subs	r2, r4, #1
 8001266:	4194      	sbcs	r4, r2
 8001268:	4334      	orrs	r4, r6
 800126a:	e13a      	b.n	80014e2 <__aeabi_dsub+0x41a>
 800126c:	000a      	movs	r2, r1
 800126e:	433a      	orrs	r2, r7
 8001270:	d028      	beq.n	80012c4 <__aeabi_dsub+0x1fc>
 8001272:	46b3      	mov	fp, r6
 8001274:	42b5      	cmp	r5, r6
 8001276:	d02b      	beq.n	80012d0 <__aeabi_dsub+0x208>
 8001278:	4a6b      	ldr	r2, [pc, #428]	; (8001428 <__aeabi_dsub+0x360>)
 800127a:	4442      	add	r2, r8
 800127c:	2a00      	cmp	r2, #0
 800127e:	d05d      	beq.n	800133c <__aeabi_dsub+0x274>
 8001280:	4642      	mov	r2, r8
 8001282:	4644      	mov	r4, r8
 8001284:	1a82      	subs	r2, r0, r2
 8001286:	2c00      	cmp	r4, #0
 8001288:	d000      	beq.n	800128c <__aeabi_dsub+0x1c4>
 800128a:	e0f5      	b.n	8001478 <__aeabi_dsub+0x3b0>
 800128c:	4665      	mov	r5, ip
 800128e:	431d      	orrs	r5, r3
 8001290:	d100      	bne.n	8001294 <__aeabi_dsub+0x1cc>
 8001292:	e19c      	b.n	80015ce <__aeabi_dsub+0x506>
 8001294:	1e55      	subs	r5, r2, #1
 8001296:	2a01      	cmp	r2, #1
 8001298:	d100      	bne.n	800129c <__aeabi_dsub+0x1d4>
 800129a:	e1fb      	b.n	8001694 <__aeabi_dsub+0x5cc>
 800129c:	4c60      	ldr	r4, [pc, #384]	; (8001420 <__aeabi_dsub+0x358>)
 800129e:	42a2      	cmp	r2, r4
 80012a0:	d100      	bne.n	80012a4 <__aeabi_dsub+0x1dc>
 80012a2:	e1bd      	b.n	8001620 <__aeabi_dsub+0x558>
 80012a4:	002a      	movs	r2, r5
 80012a6:	e0f0      	b.n	800148a <__aeabi_dsub+0x3c2>
 80012a8:	0008      	movs	r0, r1
 80012aa:	4338      	orrs	r0, r7
 80012ac:	d100      	bne.n	80012b0 <__aeabi_dsub+0x1e8>
 80012ae:	e0c3      	b.n	8001438 <__aeabi_dsub+0x370>
 80012b0:	1e50      	subs	r0, r2, #1
 80012b2:	2a01      	cmp	r2, #1
 80012b4:	d100      	bne.n	80012b8 <__aeabi_dsub+0x1f0>
 80012b6:	e1a8      	b.n	800160a <__aeabi_dsub+0x542>
 80012b8:	4c59      	ldr	r4, [pc, #356]	; (8001420 <__aeabi_dsub+0x358>)
 80012ba:	42a2      	cmp	r2, r4
 80012bc:	d100      	bne.n	80012c0 <__aeabi_dsub+0x1f8>
 80012be:	e087      	b.n	80013d0 <__aeabi_dsub+0x308>
 80012c0:	0002      	movs	r2, r0
 80012c2:	e736      	b.n	8001132 <__aeabi_dsub+0x6a>
 80012c4:	2201      	movs	r2, #1
 80012c6:	4056      	eors	r6, r2
 80012c8:	46b3      	mov	fp, r6
 80012ca:	42b5      	cmp	r5, r6
 80012cc:	d000      	beq.n	80012d0 <__aeabi_dsub+0x208>
 80012ce:	e721      	b.n	8001114 <__aeabi_dsub+0x4c>
 80012d0:	4a55      	ldr	r2, [pc, #340]	; (8001428 <__aeabi_dsub+0x360>)
 80012d2:	4442      	add	r2, r8
 80012d4:	2a00      	cmp	r2, #0
 80012d6:	d100      	bne.n	80012da <__aeabi_dsub+0x212>
 80012d8:	e0b5      	b.n	8001446 <__aeabi_dsub+0x37e>
 80012da:	4642      	mov	r2, r8
 80012dc:	4644      	mov	r4, r8
 80012de:	1a82      	subs	r2, r0, r2
 80012e0:	2c00      	cmp	r4, #0
 80012e2:	d100      	bne.n	80012e6 <__aeabi_dsub+0x21e>
 80012e4:	e138      	b.n	8001558 <__aeabi_dsub+0x490>
 80012e6:	4e4e      	ldr	r6, [pc, #312]	; (8001420 <__aeabi_dsub+0x358>)
 80012e8:	42b0      	cmp	r0, r6
 80012ea:	d100      	bne.n	80012ee <__aeabi_dsub+0x226>
 80012ec:	e1de      	b.n	80016ac <__aeabi_dsub+0x5e4>
 80012ee:	2680      	movs	r6, #128	; 0x80
 80012f0:	4664      	mov	r4, ip
 80012f2:	0436      	lsls	r6, r6, #16
 80012f4:	4334      	orrs	r4, r6
 80012f6:	46a4      	mov	ip, r4
 80012f8:	2a38      	cmp	r2, #56	; 0x38
 80012fa:	dd00      	ble.n	80012fe <__aeabi_dsub+0x236>
 80012fc:	e196      	b.n	800162c <__aeabi_dsub+0x564>
 80012fe:	2a1f      	cmp	r2, #31
 8001300:	dd00      	ble.n	8001304 <__aeabi_dsub+0x23c>
 8001302:	e224      	b.n	800174e <__aeabi_dsub+0x686>
 8001304:	2620      	movs	r6, #32
 8001306:	1ab4      	subs	r4, r6, r2
 8001308:	46a2      	mov	sl, r4
 800130a:	4664      	mov	r4, ip
 800130c:	4656      	mov	r6, sl
 800130e:	40b4      	lsls	r4, r6
 8001310:	46a1      	mov	r9, r4
 8001312:	001c      	movs	r4, r3
 8001314:	464e      	mov	r6, r9
 8001316:	40d4      	lsrs	r4, r2
 8001318:	4326      	orrs	r6, r4
 800131a:	0034      	movs	r4, r6
 800131c:	4656      	mov	r6, sl
 800131e:	40b3      	lsls	r3, r6
 8001320:	1e5e      	subs	r6, r3, #1
 8001322:	41b3      	sbcs	r3, r6
 8001324:	431c      	orrs	r4, r3
 8001326:	4663      	mov	r3, ip
 8001328:	40d3      	lsrs	r3, r2
 800132a:	18c9      	adds	r1, r1, r3
 800132c:	19e4      	adds	r4, r4, r7
 800132e:	42bc      	cmp	r4, r7
 8001330:	41bf      	sbcs	r7, r7
 8001332:	427f      	negs	r7, r7
 8001334:	46b9      	mov	r9, r7
 8001336:	4680      	mov	r8, r0
 8001338:	4489      	add	r9, r1
 800133a:	e0d8      	b.n	80014ee <__aeabi_dsub+0x426>
 800133c:	4640      	mov	r0, r8
 800133e:	4c3b      	ldr	r4, [pc, #236]	; (800142c <__aeabi_dsub+0x364>)
 8001340:	3001      	adds	r0, #1
 8001342:	4220      	tst	r0, r4
 8001344:	d000      	beq.n	8001348 <__aeabi_dsub+0x280>
 8001346:	e0b4      	b.n	80014b2 <__aeabi_dsub+0x3ea>
 8001348:	4640      	mov	r0, r8
 800134a:	2800      	cmp	r0, #0
 800134c:	d000      	beq.n	8001350 <__aeabi_dsub+0x288>
 800134e:	e144      	b.n	80015da <__aeabi_dsub+0x512>
 8001350:	4660      	mov	r0, ip
 8001352:	4318      	orrs	r0, r3
 8001354:	d100      	bne.n	8001358 <__aeabi_dsub+0x290>
 8001356:	e190      	b.n	800167a <__aeabi_dsub+0x5b2>
 8001358:	0008      	movs	r0, r1
 800135a:	4338      	orrs	r0, r7
 800135c:	d000      	beq.n	8001360 <__aeabi_dsub+0x298>
 800135e:	e1aa      	b.n	80016b6 <__aeabi_dsub+0x5ee>
 8001360:	4661      	mov	r1, ip
 8001362:	08db      	lsrs	r3, r3, #3
 8001364:	0749      	lsls	r1, r1, #29
 8001366:	430b      	orrs	r3, r1
 8001368:	4661      	mov	r1, ip
 800136a:	08cc      	lsrs	r4, r1, #3
 800136c:	e027      	b.n	80013be <__aeabi_dsub+0x2f6>
 800136e:	0008      	movs	r0, r1
 8001370:	4338      	orrs	r0, r7
 8001372:	d061      	beq.n	8001438 <__aeabi_dsub+0x370>
 8001374:	1e50      	subs	r0, r2, #1
 8001376:	2a01      	cmp	r2, #1
 8001378:	d100      	bne.n	800137c <__aeabi_dsub+0x2b4>
 800137a:	e139      	b.n	80015f0 <__aeabi_dsub+0x528>
 800137c:	42a2      	cmp	r2, r4
 800137e:	d027      	beq.n	80013d0 <__aeabi_dsub+0x308>
 8001380:	0002      	movs	r2, r0
 8001382:	e75d      	b.n	8001240 <__aeabi_dsub+0x178>
 8001384:	0002      	movs	r2, r0
 8001386:	391f      	subs	r1, #31
 8001388:	40ca      	lsrs	r2, r1
 800138a:	0011      	movs	r1, r2
 800138c:	2b20      	cmp	r3, #32
 800138e:	d003      	beq.n	8001398 <__aeabi_dsub+0x2d0>
 8001390:	2240      	movs	r2, #64	; 0x40
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	4098      	lsls	r0, r3
 8001396:	4304      	orrs	r4, r0
 8001398:	1e63      	subs	r3, r4, #1
 800139a:	419c      	sbcs	r4, r3
 800139c:	2300      	movs	r3, #0
 800139e:	4699      	mov	r9, r3
 80013a0:	4698      	mov	r8, r3
 80013a2:	430c      	orrs	r4, r1
 80013a4:	0763      	lsls	r3, r4, #29
 80013a6:	d000      	beq.n	80013aa <__aeabi_dsub+0x2e2>
 80013a8:	e712      	b.n	80011d0 <__aeabi_dsub+0x108>
 80013aa:	464b      	mov	r3, r9
 80013ac:	464a      	mov	r2, r9
 80013ae:	08e4      	lsrs	r4, r4, #3
 80013b0:	075b      	lsls	r3, r3, #29
 80013b2:	4323      	orrs	r3, r4
 80013b4:	08d4      	lsrs	r4, r2, #3
 80013b6:	4642      	mov	r2, r8
 80013b8:	4919      	ldr	r1, [pc, #100]	; (8001420 <__aeabi_dsub+0x358>)
 80013ba:	428a      	cmp	r2, r1
 80013bc:	d00e      	beq.n	80013dc <__aeabi_dsub+0x314>
 80013be:	0324      	lsls	r4, r4, #12
 80013c0:	0552      	lsls	r2, r2, #21
 80013c2:	0b24      	lsrs	r4, r4, #12
 80013c4:	0d52      	lsrs	r2, r2, #21
 80013c6:	e722      	b.n	800120e <__aeabi_dsub+0x146>
 80013c8:	000a      	movs	r2, r1
 80013ca:	2400      	movs	r4, #0
 80013cc:	2300      	movs	r3, #0
 80013ce:	e71e      	b.n	800120e <__aeabi_dsub+0x146>
 80013d0:	08db      	lsrs	r3, r3, #3
 80013d2:	4662      	mov	r2, ip
 80013d4:	0752      	lsls	r2, r2, #29
 80013d6:	4313      	orrs	r3, r2
 80013d8:	4662      	mov	r2, ip
 80013da:	08d4      	lsrs	r4, r2, #3
 80013dc:	001a      	movs	r2, r3
 80013de:	4322      	orrs	r2, r4
 80013e0:	d100      	bne.n	80013e4 <__aeabi_dsub+0x31c>
 80013e2:	e1fc      	b.n	80017de <__aeabi_dsub+0x716>
 80013e4:	2280      	movs	r2, #128	; 0x80
 80013e6:	0312      	lsls	r2, r2, #12
 80013e8:	4314      	orrs	r4, r2
 80013ea:	0324      	lsls	r4, r4, #12
 80013ec:	4a0c      	ldr	r2, [pc, #48]	; (8001420 <__aeabi_dsub+0x358>)
 80013ee:	0b24      	lsrs	r4, r4, #12
 80013f0:	e70d      	b.n	800120e <__aeabi_dsub+0x146>
 80013f2:	0020      	movs	r0, r4
 80013f4:	f000 fa94 	bl	8001920 <__clzsi2>
 80013f8:	0001      	movs	r1, r0
 80013fa:	3118      	adds	r1, #24
 80013fc:	291f      	cmp	r1, #31
 80013fe:	dc00      	bgt.n	8001402 <__aeabi_dsub+0x33a>
 8001400:	e6c4      	b.n	800118c <__aeabi_dsub+0xc4>
 8001402:	3808      	subs	r0, #8
 8001404:	4084      	lsls	r4, r0
 8001406:	4643      	mov	r3, r8
 8001408:	0020      	movs	r0, r4
 800140a:	2400      	movs	r4, #0
 800140c:	4588      	cmp	r8, r1
 800140e:	dc00      	bgt.n	8001412 <__aeabi_dsub+0x34a>
 8001410:	e6c8      	b.n	80011a4 <__aeabi_dsub+0xdc>
 8001412:	4a04      	ldr	r2, [pc, #16]	; (8001424 <__aeabi_dsub+0x35c>)
 8001414:	1a5b      	subs	r3, r3, r1
 8001416:	4010      	ands	r0, r2
 8001418:	4698      	mov	r8, r3
 800141a:	4681      	mov	r9, r0
 800141c:	e6d6      	b.n	80011cc <__aeabi_dsub+0x104>
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	000007ff 	.word	0x000007ff
 8001424:	ff7fffff 	.word	0xff7fffff
 8001428:	fffff801 	.word	0xfffff801
 800142c:	000007fe 	.word	0x000007fe
 8001430:	430f      	orrs	r7, r1
 8001432:	1e7a      	subs	r2, r7, #1
 8001434:	4197      	sbcs	r7, r2
 8001436:	e691      	b.n	800115c <__aeabi_dsub+0x94>
 8001438:	4661      	mov	r1, ip
 800143a:	08db      	lsrs	r3, r3, #3
 800143c:	0749      	lsls	r1, r1, #29
 800143e:	430b      	orrs	r3, r1
 8001440:	4661      	mov	r1, ip
 8001442:	08cc      	lsrs	r4, r1, #3
 8001444:	e7b8      	b.n	80013b8 <__aeabi_dsub+0x2f0>
 8001446:	4640      	mov	r0, r8
 8001448:	4cd3      	ldr	r4, [pc, #844]	; (8001798 <__aeabi_dsub+0x6d0>)
 800144a:	3001      	adds	r0, #1
 800144c:	4220      	tst	r0, r4
 800144e:	d000      	beq.n	8001452 <__aeabi_dsub+0x38a>
 8001450:	e0a2      	b.n	8001598 <__aeabi_dsub+0x4d0>
 8001452:	4640      	mov	r0, r8
 8001454:	2800      	cmp	r0, #0
 8001456:	d000      	beq.n	800145a <__aeabi_dsub+0x392>
 8001458:	e101      	b.n	800165e <__aeabi_dsub+0x596>
 800145a:	4660      	mov	r0, ip
 800145c:	4318      	orrs	r0, r3
 800145e:	d100      	bne.n	8001462 <__aeabi_dsub+0x39a>
 8001460:	e15e      	b.n	8001720 <__aeabi_dsub+0x658>
 8001462:	0008      	movs	r0, r1
 8001464:	4338      	orrs	r0, r7
 8001466:	d000      	beq.n	800146a <__aeabi_dsub+0x3a2>
 8001468:	e15f      	b.n	800172a <__aeabi_dsub+0x662>
 800146a:	4661      	mov	r1, ip
 800146c:	08db      	lsrs	r3, r3, #3
 800146e:	0749      	lsls	r1, r1, #29
 8001470:	430b      	orrs	r3, r1
 8001472:	4661      	mov	r1, ip
 8001474:	08cc      	lsrs	r4, r1, #3
 8001476:	e7a2      	b.n	80013be <__aeabi_dsub+0x2f6>
 8001478:	4dc8      	ldr	r5, [pc, #800]	; (800179c <__aeabi_dsub+0x6d4>)
 800147a:	42a8      	cmp	r0, r5
 800147c:	d100      	bne.n	8001480 <__aeabi_dsub+0x3b8>
 800147e:	e0cf      	b.n	8001620 <__aeabi_dsub+0x558>
 8001480:	2580      	movs	r5, #128	; 0x80
 8001482:	4664      	mov	r4, ip
 8001484:	042d      	lsls	r5, r5, #16
 8001486:	432c      	orrs	r4, r5
 8001488:	46a4      	mov	ip, r4
 800148a:	2a38      	cmp	r2, #56	; 0x38
 800148c:	dc56      	bgt.n	800153c <__aeabi_dsub+0x474>
 800148e:	2a1f      	cmp	r2, #31
 8001490:	dd00      	ble.n	8001494 <__aeabi_dsub+0x3cc>
 8001492:	e0d1      	b.n	8001638 <__aeabi_dsub+0x570>
 8001494:	2520      	movs	r5, #32
 8001496:	001e      	movs	r6, r3
 8001498:	1aad      	subs	r5, r5, r2
 800149a:	4664      	mov	r4, ip
 800149c:	40ab      	lsls	r3, r5
 800149e:	40ac      	lsls	r4, r5
 80014a0:	40d6      	lsrs	r6, r2
 80014a2:	1e5d      	subs	r5, r3, #1
 80014a4:	41ab      	sbcs	r3, r5
 80014a6:	4334      	orrs	r4, r6
 80014a8:	4323      	orrs	r3, r4
 80014aa:	4664      	mov	r4, ip
 80014ac:	40d4      	lsrs	r4, r2
 80014ae:	1b09      	subs	r1, r1, r4
 80014b0:	e049      	b.n	8001546 <__aeabi_dsub+0x47e>
 80014b2:	4660      	mov	r0, ip
 80014b4:	1bdc      	subs	r4, r3, r7
 80014b6:	1a46      	subs	r6, r0, r1
 80014b8:	42a3      	cmp	r3, r4
 80014ba:	4180      	sbcs	r0, r0
 80014bc:	4240      	negs	r0, r0
 80014be:	4681      	mov	r9, r0
 80014c0:	0030      	movs	r0, r6
 80014c2:	464e      	mov	r6, r9
 80014c4:	1b80      	subs	r0, r0, r6
 80014c6:	4681      	mov	r9, r0
 80014c8:	0200      	lsls	r0, r0, #8
 80014ca:	d476      	bmi.n	80015ba <__aeabi_dsub+0x4f2>
 80014cc:	464b      	mov	r3, r9
 80014ce:	4323      	orrs	r3, r4
 80014d0:	d000      	beq.n	80014d4 <__aeabi_dsub+0x40c>
 80014d2:	e652      	b.n	800117a <__aeabi_dsub+0xb2>
 80014d4:	2400      	movs	r4, #0
 80014d6:	2500      	movs	r5, #0
 80014d8:	e771      	b.n	80013be <__aeabi_dsub+0x2f6>
 80014da:	4339      	orrs	r1, r7
 80014dc:	000c      	movs	r4, r1
 80014de:	1e62      	subs	r2, r4, #1
 80014e0:	4194      	sbcs	r4, r2
 80014e2:	18e4      	adds	r4, r4, r3
 80014e4:	429c      	cmp	r4, r3
 80014e6:	419b      	sbcs	r3, r3
 80014e8:	425b      	negs	r3, r3
 80014ea:	4463      	add	r3, ip
 80014ec:	4699      	mov	r9, r3
 80014ee:	464b      	mov	r3, r9
 80014f0:	021b      	lsls	r3, r3, #8
 80014f2:	d400      	bmi.n	80014f6 <__aeabi_dsub+0x42e>
 80014f4:	e756      	b.n	80013a4 <__aeabi_dsub+0x2dc>
 80014f6:	2301      	movs	r3, #1
 80014f8:	469c      	mov	ip, r3
 80014fa:	4ba8      	ldr	r3, [pc, #672]	; (800179c <__aeabi_dsub+0x6d4>)
 80014fc:	44e0      	add	r8, ip
 80014fe:	4598      	cmp	r8, r3
 8001500:	d038      	beq.n	8001574 <__aeabi_dsub+0x4ac>
 8001502:	464b      	mov	r3, r9
 8001504:	48a6      	ldr	r0, [pc, #664]	; (80017a0 <__aeabi_dsub+0x6d8>)
 8001506:	2201      	movs	r2, #1
 8001508:	4003      	ands	r3, r0
 800150a:	0018      	movs	r0, r3
 800150c:	0863      	lsrs	r3, r4, #1
 800150e:	4014      	ands	r4, r2
 8001510:	431c      	orrs	r4, r3
 8001512:	07c3      	lsls	r3, r0, #31
 8001514:	431c      	orrs	r4, r3
 8001516:	0843      	lsrs	r3, r0, #1
 8001518:	4699      	mov	r9, r3
 800151a:	e657      	b.n	80011cc <__aeabi_dsub+0x104>
 800151c:	0010      	movs	r0, r2
 800151e:	000e      	movs	r6, r1
 8001520:	3820      	subs	r0, #32
 8001522:	40c6      	lsrs	r6, r0
 8001524:	2a20      	cmp	r2, #32
 8001526:	d004      	beq.n	8001532 <__aeabi_dsub+0x46a>
 8001528:	2040      	movs	r0, #64	; 0x40
 800152a:	1a82      	subs	r2, r0, r2
 800152c:	4091      	lsls	r1, r2
 800152e:	430f      	orrs	r7, r1
 8001530:	46b9      	mov	r9, r7
 8001532:	464f      	mov	r7, r9
 8001534:	1e7a      	subs	r2, r7, #1
 8001536:	4197      	sbcs	r7, r2
 8001538:	4337      	orrs	r7, r6
 800153a:	e60f      	b.n	800115c <__aeabi_dsub+0x94>
 800153c:	4662      	mov	r2, ip
 800153e:	431a      	orrs	r2, r3
 8001540:	0013      	movs	r3, r2
 8001542:	1e5a      	subs	r2, r3, #1
 8001544:	4193      	sbcs	r3, r2
 8001546:	1afc      	subs	r4, r7, r3
 8001548:	42a7      	cmp	r7, r4
 800154a:	41bf      	sbcs	r7, r7
 800154c:	427f      	negs	r7, r7
 800154e:	1bcb      	subs	r3, r1, r7
 8001550:	4699      	mov	r9, r3
 8001552:	465d      	mov	r5, fp
 8001554:	4680      	mov	r8, r0
 8001556:	e608      	b.n	800116a <__aeabi_dsub+0xa2>
 8001558:	4666      	mov	r6, ip
 800155a:	431e      	orrs	r6, r3
 800155c:	d100      	bne.n	8001560 <__aeabi_dsub+0x498>
 800155e:	e0be      	b.n	80016de <__aeabi_dsub+0x616>
 8001560:	1e56      	subs	r6, r2, #1
 8001562:	2a01      	cmp	r2, #1
 8001564:	d100      	bne.n	8001568 <__aeabi_dsub+0x4a0>
 8001566:	e109      	b.n	800177c <__aeabi_dsub+0x6b4>
 8001568:	4c8c      	ldr	r4, [pc, #560]	; (800179c <__aeabi_dsub+0x6d4>)
 800156a:	42a2      	cmp	r2, r4
 800156c:	d100      	bne.n	8001570 <__aeabi_dsub+0x4a8>
 800156e:	e119      	b.n	80017a4 <__aeabi_dsub+0x6dc>
 8001570:	0032      	movs	r2, r6
 8001572:	e6c1      	b.n	80012f8 <__aeabi_dsub+0x230>
 8001574:	4642      	mov	r2, r8
 8001576:	2400      	movs	r4, #0
 8001578:	2300      	movs	r3, #0
 800157a:	e648      	b.n	800120e <__aeabi_dsub+0x146>
 800157c:	2020      	movs	r0, #32
 800157e:	000c      	movs	r4, r1
 8001580:	1a80      	subs	r0, r0, r2
 8001582:	003e      	movs	r6, r7
 8001584:	4087      	lsls	r7, r0
 8001586:	4084      	lsls	r4, r0
 8001588:	40d6      	lsrs	r6, r2
 800158a:	1e78      	subs	r0, r7, #1
 800158c:	4187      	sbcs	r7, r0
 800158e:	40d1      	lsrs	r1, r2
 8001590:	4334      	orrs	r4, r6
 8001592:	433c      	orrs	r4, r7
 8001594:	448c      	add	ip, r1
 8001596:	e7a4      	b.n	80014e2 <__aeabi_dsub+0x41a>
 8001598:	4a80      	ldr	r2, [pc, #512]	; (800179c <__aeabi_dsub+0x6d4>)
 800159a:	4290      	cmp	r0, r2
 800159c:	d100      	bne.n	80015a0 <__aeabi_dsub+0x4d8>
 800159e:	e0e9      	b.n	8001774 <__aeabi_dsub+0x6ac>
 80015a0:	19df      	adds	r7, r3, r7
 80015a2:	429f      	cmp	r7, r3
 80015a4:	419b      	sbcs	r3, r3
 80015a6:	4461      	add	r1, ip
 80015a8:	425b      	negs	r3, r3
 80015aa:	18c9      	adds	r1, r1, r3
 80015ac:	07cc      	lsls	r4, r1, #31
 80015ae:	087f      	lsrs	r7, r7, #1
 80015b0:	084b      	lsrs	r3, r1, #1
 80015b2:	4699      	mov	r9, r3
 80015b4:	4680      	mov	r8, r0
 80015b6:	433c      	orrs	r4, r7
 80015b8:	e6f4      	b.n	80013a4 <__aeabi_dsub+0x2dc>
 80015ba:	1afc      	subs	r4, r7, r3
 80015bc:	42a7      	cmp	r7, r4
 80015be:	41bf      	sbcs	r7, r7
 80015c0:	4663      	mov	r3, ip
 80015c2:	427f      	negs	r7, r7
 80015c4:	1ac9      	subs	r1, r1, r3
 80015c6:	1bcb      	subs	r3, r1, r7
 80015c8:	4699      	mov	r9, r3
 80015ca:	465d      	mov	r5, fp
 80015cc:	e5d5      	b.n	800117a <__aeabi_dsub+0xb2>
 80015ce:	08ff      	lsrs	r7, r7, #3
 80015d0:	074b      	lsls	r3, r1, #29
 80015d2:	465d      	mov	r5, fp
 80015d4:	433b      	orrs	r3, r7
 80015d6:	08cc      	lsrs	r4, r1, #3
 80015d8:	e6ee      	b.n	80013b8 <__aeabi_dsub+0x2f0>
 80015da:	4662      	mov	r2, ip
 80015dc:	431a      	orrs	r2, r3
 80015de:	d000      	beq.n	80015e2 <__aeabi_dsub+0x51a>
 80015e0:	e082      	b.n	80016e8 <__aeabi_dsub+0x620>
 80015e2:	000b      	movs	r3, r1
 80015e4:	433b      	orrs	r3, r7
 80015e6:	d11b      	bne.n	8001620 <__aeabi_dsub+0x558>
 80015e8:	2480      	movs	r4, #128	; 0x80
 80015ea:	2500      	movs	r5, #0
 80015ec:	0324      	lsls	r4, r4, #12
 80015ee:	e6f9      	b.n	80013e4 <__aeabi_dsub+0x31c>
 80015f0:	19dc      	adds	r4, r3, r7
 80015f2:	429c      	cmp	r4, r3
 80015f4:	419b      	sbcs	r3, r3
 80015f6:	4461      	add	r1, ip
 80015f8:	4689      	mov	r9, r1
 80015fa:	425b      	negs	r3, r3
 80015fc:	4499      	add	r9, r3
 80015fe:	464b      	mov	r3, r9
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	d444      	bmi.n	800168e <__aeabi_dsub+0x5c6>
 8001604:	2301      	movs	r3, #1
 8001606:	4698      	mov	r8, r3
 8001608:	e6cc      	b.n	80013a4 <__aeabi_dsub+0x2dc>
 800160a:	1bdc      	subs	r4, r3, r7
 800160c:	4662      	mov	r2, ip
 800160e:	42a3      	cmp	r3, r4
 8001610:	419b      	sbcs	r3, r3
 8001612:	1a51      	subs	r1, r2, r1
 8001614:	425b      	negs	r3, r3
 8001616:	1acb      	subs	r3, r1, r3
 8001618:	4699      	mov	r9, r3
 800161a:	2301      	movs	r3, #1
 800161c:	4698      	mov	r8, r3
 800161e:	e5a4      	b.n	800116a <__aeabi_dsub+0xa2>
 8001620:	08ff      	lsrs	r7, r7, #3
 8001622:	074b      	lsls	r3, r1, #29
 8001624:	465d      	mov	r5, fp
 8001626:	433b      	orrs	r3, r7
 8001628:	08cc      	lsrs	r4, r1, #3
 800162a:	e6d7      	b.n	80013dc <__aeabi_dsub+0x314>
 800162c:	4662      	mov	r2, ip
 800162e:	431a      	orrs	r2, r3
 8001630:	0014      	movs	r4, r2
 8001632:	1e63      	subs	r3, r4, #1
 8001634:	419c      	sbcs	r4, r3
 8001636:	e679      	b.n	800132c <__aeabi_dsub+0x264>
 8001638:	0015      	movs	r5, r2
 800163a:	4664      	mov	r4, ip
 800163c:	3d20      	subs	r5, #32
 800163e:	40ec      	lsrs	r4, r5
 8001640:	46a0      	mov	r8, r4
 8001642:	2a20      	cmp	r2, #32
 8001644:	d005      	beq.n	8001652 <__aeabi_dsub+0x58a>
 8001646:	2540      	movs	r5, #64	; 0x40
 8001648:	4664      	mov	r4, ip
 800164a:	1aaa      	subs	r2, r5, r2
 800164c:	4094      	lsls	r4, r2
 800164e:	4323      	orrs	r3, r4
 8001650:	469a      	mov	sl, r3
 8001652:	4654      	mov	r4, sl
 8001654:	1e63      	subs	r3, r4, #1
 8001656:	419c      	sbcs	r4, r3
 8001658:	4643      	mov	r3, r8
 800165a:	4323      	orrs	r3, r4
 800165c:	e773      	b.n	8001546 <__aeabi_dsub+0x47e>
 800165e:	4662      	mov	r2, ip
 8001660:	431a      	orrs	r2, r3
 8001662:	d023      	beq.n	80016ac <__aeabi_dsub+0x5e4>
 8001664:	000a      	movs	r2, r1
 8001666:	433a      	orrs	r2, r7
 8001668:	d000      	beq.n	800166c <__aeabi_dsub+0x5a4>
 800166a:	e0a0      	b.n	80017ae <__aeabi_dsub+0x6e6>
 800166c:	4662      	mov	r2, ip
 800166e:	08db      	lsrs	r3, r3, #3
 8001670:	0752      	lsls	r2, r2, #29
 8001672:	4313      	orrs	r3, r2
 8001674:	4662      	mov	r2, ip
 8001676:	08d4      	lsrs	r4, r2, #3
 8001678:	e6b0      	b.n	80013dc <__aeabi_dsub+0x314>
 800167a:	000b      	movs	r3, r1
 800167c:	433b      	orrs	r3, r7
 800167e:	d100      	bne.n	8001682 <__aeabi_dsub+0x5ba>
 8001680:	e728      	b.n	80014d4 <__aeabi_dsub+0x40c>
 8001682:	08ff      	lsrs	r7, r7, #3
 8001684:	074b      	lsls	r3, r1, #29
 8001686:	465d      	mov	r5, fp
 8001688:	433b      	orrs	r3, r7
 800168a:	08cc      	lsrs	r4, r1, #3
 800168c:	e697      	b.n	80013be <__aeabi_dsub+0x2f6>
 800168e:	2302      	movs	r3, #2
 8001690:	4698      	mov	r8, r3
 8001692:	e736      	b.n	8001502 <__aeabi_dsub+0x43a>
 8001694:	1afc      	subs	r4, r7, r3
 8001696:	42a7      	cmp	r7, r4
 8001698:	41bf      	sbcs	r7, r7
 800169a:	4663      	mov	r3, ip
 800169c:	427f      	negs	r7, r7
 800169e:	1ac9      	subs	r1, r1, r3
 80016a0:	1bcb      	subs	r3, r1, r7
 80016a2:	4699      	mov	r9, r3
 80016a4:	2301      	movs	r3, #1
 80016a6:	465d      	mov	r5, fp
 80016a8:	4698      	mov	r8, r3
 80016aa:	e55e      	b.n	800116a <__aeabi_dsub+0xa2>
 80016ac:	074b      	lsls	r3, r1, #29
 80016ae:	08ff      	lsrs	r7, r7, #3
 80016b0:	433b      	orrs	r3, r7
 80016b2:	08cc      	lsrs	r4, r1, #3
 80016b4:	e692      	b.n	80013dc <__aeabi_dsub+0x314>
 80016b6:	1bdc      	subs	r4, r3, r7
 80016b8:	4660      	mov	r0, ip
 80016ba:	42a3      	cmp	r3, r4
 80016bc:	41b6      	sbcs	r6, r6
 80016be:	1a40      	subs	r0, r0, r1
 80016c0:	4276      	negs	r6, r6
 80016c2:	1b80      	subs	r0, r0, r6
 80016c4:	4681      	mov	r9, r0
 80016c6:	0200      	lsls	r0, r0, #8
 80016c8:	d560      	bpl.n	800178c <__aeabi_dsub+0x6c4>
 80016ca:	1afc      	subs	r4, r7, r3
 80016cc:	42a7      	cmp	r7, r4
 80016ce:	41bf      	sbcs	r7, r7
 80016d0:	4663      	mov	r3, ip
 80016d2:	427f      	negs	r7, r7
 80016d4:	1ac9      	subs	r1, r1, r3
 80016d6:	1bcb      	subs	r3, r1, r7
 80016d8:	4699      	mov	r9, r3
 80016da:	465d      	mov	r5, fp
 80016dc:	e576      	b.n	80011cc <__aeabi_dsub+0x104>
 80016de:	08ff      	lsrs	r7, r7, #3
 80016e0:	074b      	lsls	r3, r1, #29
 80016e2:	433b      	orrs	r3, r7
 80016e4:	08cc      	lsrs	r4, r1, #3
 80016e6:	e667      	b.n	80013b8 <__aeabi_dsub+0x2f0>
 80016e8:	000a      	movs	r2, r1
 80016ea:	08db      	lsrs	r3, r3, #3
 80016ec:	433a      	orrs	r2, r7
 80016ee:	d100      	bne.n	80016f2 <__aeabi_dsub+0x62a>
 80016f0:	e66f      	b.n	80013d2 <__aeabi_dsub+0x30a>
 80016f2:	4662      	mov	r2, ip
 80016f4:	0752      	lsls	r2, r2, #29
 80016f6:	4313      	orrs	r3, r2
 80016f8:	4662      	mov	r2, ip
 80016fa:	08d4      	lsrs	r4, r2, #3
 80016fc:	2280      	movs	r2, #128	; 0x80
 80016fe:	0312      	lsls	r2, r2, #12
 8001700:	4214      	tst	r4, r2
 8001702:	d007      	beq.n	8001714 <__aeabi_dsub+0x64c>
 8001704:	08c8      	lsrs	r0, r1, #3
 8001706:	4210      	tst	r0, r2
 8001708:	d104      	bne.n	8001714 <__aeabi_dsub+0x64c>
 800170a:	465d      	mov	r5, fp
 800170c:	0004      	movs	r4, r0
 800170e:	08fb      	lsrs	r3, r7, #3
 8001710:	0749      	lsls	r1, r1, #29
 8001712:	430b      	orrs	r3, r1
 8001714:	0f5a      	lsrs	r2, r3, #29
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	08db      	lsrs	r3, r3, #3
 800171a:	0752      	lsls	r2, r2, #29
 800171c:	4313      	orrs	r3, r2
 800171e:	e65d      	b.n	80013dc <__aeabi_dsub+0x314>
 8001720:	074b      	lsls	r3, r1, #29
 8001722:	08ff      	lsrs	r7, r7, #3
 8001724:	433b      	orrs	r3, r7
 8001726:	08cc      	lsrs	r4, r1, #3
 8001728:	e649      	b.n	80013be <__aeabi_dsub+0x2f6>
 800172a:	19dc      	adds	r4, r3, r7
 800172c:	429c      	cmp	r4, r3
 800172e:	419b      	sbcs	r3, r3
 8001730:	4461      	add	r1, ip
 8001732:	4689      	mov	r9, r1
 8001734:	425b      	negs	r3, r3
 8001736:	4499      	add	r9, r3
 8001738:	464b      	mov	r3, r9
 800173a:	021b      	lsls	r3, r3, #8
 800173c:	d400      	bmi.n	8001740 <__aeabi_dsub+0x678>
 800173e:	e631      	b.n	80013a4 <__aeabi_dsub+0x2dc>
 8001740:	464a      	mov	r2, r9
 8001742:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <__aeabi_dsub+0x6d8>)
 8001744:	401a      	ands	r2, r3
 8001746:	2301      	movs	r3, #1
 8001748:	4691      	mov	r9, r2
 800174a:	4698      	mov	r8, r3
 800174c:	e62a      	b.n	80013a4 <__aeabi_dsub+0x2dc>
 800174e:	0016      	movs	r6, r2
 8001750:	4664      	mov	r4, ip
 8001752:	3e20      	subs	r6, #32
 8001754:	40f4      	lsrs	r4, r6
 8001756:	46a0      	mov	r8, r4
 8001758:	2a20      	cmp	r2, #32
 800175a:	d005      	beq.n	8001768 <__aeabi_dsub+0x6a0>
 800175c:	2640      	movs	r6, #64	; 0x40
 800175e:	4664      	mov	r4, ip
 8001760:	1ab2      	subs	r2, r6, r2
 8001762:	4094      	lsls	r4, r2
 8001764:	4323      	orrs	r3, r4
 8001766:	469a      	mov	sl, r3
 8001768:	4654      	mov	r4, sl
 800176a:	1e63      	subs	r3, r4, #1
 800176c:	419c      	sbcs	r4, r3
 800176e:	4643      	mov	r3, r8
 8001770:	431c      	orrs	r4, r3
 8001772:	e5db      	b.n	800132c <__aeabi_dsub+0x264>
 8001774:	0002      	movs	r2, r0
 8001776:	2400      	movs	r4, #0
 8001778:	2300      	movs	r3, #0
 800177a:	e548      	b.n	800120e <__aeabi_dsub+0x146>
 800177c:	19dc      	adds	r4, r3, r7
 800177e:	42bc      	cmp	r4, r7
 8001780:	41bf      	sbcs	r7, r7
 8001782:	4461      	add	r1, ip
 8001784:	4689      	mov	r9, r1
 8001786:	427f      	negs	r7, r7
 8001788:	44b9      	add	r9, r7
 800178a:	e738      	b.n	80015fe <__aeabi_dsub+0x536>
 800178c:	464b      	mov	r3, r9
 800178e:	4323      	orrs	r3, r4
 8001790:	d100      	bne.n	8001794 <__aeabi_dsub+0x6cc>
 8001792:	e69f      	b.n	80014d4 <__aeabi_dsub+0x40c>
 8001794:	e606      	b.n	80013a4 <__aeabi_dsub+0x2dc>
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	000007fe 	.word	0x000007fe
 800179c:	000007ff 	.word	0x000007ff
 80017a0:	ff7fffff 	.word	0xff7fffff
 80017a4:	08ff      	lsrs	r7, r7, #3
 80017a6:	074b      	lsls	r3, r1, #29
 80017a8:	433b      	orrs	r3, r7
 80017aa:	08cc      	lsrs	r4, r1, #3
 80017ac:	e616      	b.n	80013dc <__aeabi_dsub+0x314>
 80017ae:	4662      	mov	r2, ip
 80017b0:	08db      	lsrs	r3, r3, #3
 80017b2:	0752      	lsls	r2, r2, #29
 80017b4:	4313      	orrs	r3, r2
 80017b6:	4662      	mov	r2, ip
 80017b8:	08d4      	lsrs	r4, r2, #3
 80017ba:	2280      	movs	r2, #128	; 0x80
 80017bc:	0312      	lsls	r2, r2, #12
 80017be:	4214      	tst	r4, r2
 80017c0:	d007      	beq.n	80017d2 <__aeabi_dsub+0x70a>
 80017c2:	08c8      	lsrs	r0, r1, #3
 80017c4:	4210      	tst	r0, r2
 80017c6:	d104      	bne.n	80017d2 <__aeabi_dsub+0x70a>
 80017c8:	465d      	mov	r5, fp
 80017ca:	0004      	movs	r4, r0
 80017cc:	08fb      	lsrs	r3, r7, #3
 80017ce:	0749      	lsls	r1, r1, #29
 80017d0:	430b      	orrs	r3, r1
 80017d2:	0f5a      	lsrs	r2, r3, #29
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	0752      	lsls	r2, r2, #29
 80017d8:	08db      	lsrs	r3, r3, #3
 80017da:	4313      	orrs	r3, r2
 80017dc:	e5fe      	b.n	80013dc <__aeabi_dsub+0x314>
 80017de:	2300      	movs	r3, #0
 80017e0:	4a01      	ldr	r2, [pc, #4]	; (80017e8 <__aeabi_dsub+0x720>)
 80017e2:	001c      	movs	r4, r3
 80017e4:	e513      	b.n	800120e <__aeabi_dsub+0x146>
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	000007ff 	.word	0x000007ff

080017ec <__aeabi_d2iz>:
 80017ec:	000a      	movs	r2, r1
 80017ee:	b530      	push	{r4, r5, lr}
 80017f0:	4c13      	ldr	r4, [pc, #76]	; (8001840 <__aeabi_d2iz+0x54>)
 80017f2:	0053      	lsls	r3, r2, #1
 80017f4:	0309      	lsls	r1, r1, #12
 80017f6:	0005      	movs	r5, r0
 80017f8:	0b09      	lsrs	r1, r1, #12
 80017fa:	2000      	movs	r0, #0
 80017fc:	0d5b      	lsrs	r3, r3, #21
 80017fe:	0fd2      	lsrs	r2, r2, #31
 8001800:	42a3      	cmp	r3, r4
 8001802:	dd04      	ble.n	800180e <__aeabi_d2iz+0x22>
 8001804:	480f      	ldr	r0, [pc, #60]	; (8001844 <__aeabi_d2iz+0x58>)
 8001806:	4283      	cmp	r3, r0
 8001808:	dd02      	ble.n	8001810 <__aeabi_d2iz+0x24>
 800180a:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <__aeabi_d2iz+0x5c>)
 800180c:	18d0      	adds	r0, r2, r3
 800180e:	bd30      	pop	{r4, r5, pc}
 8001810:	2080      	movs	r0, #128	; 0x80
 8001812:	0340      	lsls	r0, r0, #13
 8001814:	4301      	orrs	r1, r0
 8001816:	480d      	ldr	r0, [pc, #52]	; (800184c <__aeabi_d2iz+0x60>)
 8001818:	1ac0      	subs	r0, r0, r3
 800181a:	281f      	cmp	r0, #31
 800181c:	dd08      	ble.n	8001830 <__aeabi_d2iz+0x44>
 800181e:	480c      	ldr	r0, [pc, #48]	; (8001850 <__aeabi_d2iz+0x64>)
 8001820:	1ac3      	subs	r3, r0, r3
 8001822:	40d9      	lsrs	r1, r3
 8001824:	000b      	movs	r3, r1
 8001826:	4258      	negs	r0, r3
 8001828:	2a00      	cmp	r2, #0
 800182a:	d1f0      	bne.n	800180e <__aeabi_d2iz+0x22>
 800182c:	0018      	movs	r0, r3
 800182e:	e7ee      	b.n	800180e <__aeabi_d2iz+0x22>
 8001830:	4c08      	ldr	r4, [pc, #32]	; (8001854 <__aeabi_d2iz+0x68>)
 8001832:	40c5      	lsrs	r5, r0
 8001834:	46a4      	mov	ip, r4
 8001836:	4463      	add	r3, ip
 8001838:	4099      	lsls	r1, r3
 800183a:	000b      	movs	r3, r1
 800183c:	432b      	orrs	r3, r5
 800183e:	e7f2      	b.n	8001826 <__aeabi_d2iz+0x3a>
 8001840:	000003fe 	.word	0x000003fe
 8001844:	0000041d 	.word	0x0000041d
 8001848:	7fffffff 	.word	0x7fffffff
 800184c:	00000433 	.word	0x00000433
 8001850:	00000413 	.word	0x00000413
 8001854:	fffffbed 	.word	0xfffffbed

08001858 <__aeabi_ui2d>:
 8001858:	b510      	push	{r4, lr}
 800185a:	1e04      	subs	r4, r0, #0
 800185c:	d010      	beq.n	8001880 <__aeabi_ui2d+0x28>
 800185e:	f000 f85f 	bl	8001920 <__clzsi2>
 8001862:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <__aeabi_ui2d+0x48>)
 8001864:	1a1b      	subs	r3, r3, r0
 8001866:	280a      	cmp	r0, #10
 8001868:	dc11      	bgt.n	800188e <__aeabi_ui2d+0x36>
 800186a:	220b      	movs	r2, #11
 800186c:	0021      	movs	r1, r4
 800186e:	1a12      	subs	r2, r2, r0
 8001870:	40d1      	lsrs	r1, r2
 8001872:	3015      	adds	r0, #21
 8001874:	030a      	lsls	r2, r1, #12
 8001876:	055b      	lsls	r3, r3, #21
 8001878:	4084      	lsls	r4, r0
 800187a:	0b12      	lsrs	r2, r2, #12
 800187c:	0d5b      	lsrs	r3, r3, #21
 800187e:	e001      	b.n	8001884 <__aeabi_ui2d+0x2c>
 8001880:	2300      	movs	r3, #0
 8001882:	2200      	movs	r2, #0
 8001884:	051b      	lsls	r3, r3, #20
 8001886:	4313      	orrs	r3, r2
 8001888:	0020      	movs	r0, r4
 800188a:	0019      	movs	r1, r3
 800188c:	bd10      	pop	{r4, pc}
 800188e:	0022      	movs	r2, r4
 8001890:	380b      	subs	r0, #11
 8001892:	4082      	lsls	r2, r0
 8001894:	055b      	lsls	r3, r3, #21
 8001896:	0312      	lsls	r2, r2, #12
 8001898:	2400      	movs	r4, #0
 800189a:	0b12      	lsrs	r2, r2, #12
 800189c:	0d5b      	lsrs	r3, r3, #21
 800189e:	e7f1      	b.n	8001884 <__aeabi_ui2d+0x2c>
 80018a0:	0000041e 	.word	0x0000041e

080018a4 <__aeabi_cdrcmple>:
 80018a4:	4684      	mov	ip, r0
 80018a6:	0010      	movs	r0, r2
 80018a8:	4662      	mov	r2, ip
 80018aa:	468c      	mov	ip, r1
 80018ac:	0019      	movs	r1, r3
 80018ae:	4663      	mov	r3, ip
 80018b0:	e000      	b.n	80018b4 <__aeabi_cdcmpeq>
 80018b2:	46c0      	nop			; (mov r8, r8)

080018b4 <__aeabi_cdcmpeq>:
 80018b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80018b6:	f000 f905 	bl	8001ac4 <__ledf2>
 80018ba:	2800      	cmp	r0, #0
 80018bc:	d401      	bmi.n	80018c2 <__aeabi_cdcmpeq+0xe>
 80018be:	2100      	movs	r1, #0
 80018c0:	42c8      	cmn	r0, r1
 80018c2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080018c4 <__aeabi_dcmpeq>:
 80018c4:	b510      	push	{r4, lr}
 80018c6:	f000 f855 	bl	8001974 <__eqdf2>
 80018ca:	4240      	negs	r0, r0
 80018cc:	3001      	adds	r0, #1
 80018ce:	bd10      	pop	{r4, pc}

080018d0 <__aeabi_dcmplt>:
 80018d0:	b510      	push	{r4, lr}
 80018d2:	f000 f8f7 	bl	8001ac4 <__ledf2>
 80018d6:	2800      	cmp	r0, #0
 80018d8:	db01      	blt.n	80018de <__aeabi_dcmplt+0xe>
 80018da:	2000      	movs	r0, #0
 80018dc:	bd10      	pop	{r4, pc}
 80018de:	2001      	movs	r0, #1
 80018e0:	bd10      	pop	{r4, pc}
 80018e2:	46c0      	nop			; (mov r8, r8)

080018e4 <__aeabi_dcmple>:
 80018e4:	b510      	push	{r4, lr}
 80018e6:	f000 f8ed 	bl	8001ac4 <__ledf2>
 80018ea:	2800      	cmp	r0, #0
 80018ec:	dd01      	ble.n	80018f2 <__aeabi_dcmple+0xe>
 80018ee:	2000      	movs	r0, #0
 80018f0:	bd10      	pop	{r4, pc}
 80018f2:	2001      	movs	r0, #1
 80018f4:	bd10      	pop	{r4, pc}
 80018f6:	46c0      	nop			; (mov r8, r8)

080018f8 <__aeabi_dcmpgt>:
 80018f8:	b510      	push	{r4, lr}
 80018fa:	f000 f87d 	bl	80019f8 <__gedf2>
 80018fe:	2800      	cmp	r0, #0
 8001900:	dc01      	bgt.n	8001906 <__aeabi_dcmpgt+0xe>
 8001902:	2000      	movs	r0, #0
 8001904:	bd10      	pop	{r4, pc}
 8001906:	2001      	movs	r0, #1
 8001908:	bd10      	pop	{r4, pc}
 800190a:	46c0      	nop			; (mov r8, r8)

0800190c <__aeabi_dcmpge>:
 800190c:	b510      	push	{r4, lr}
 800190e:	f000 f873 	bl	80019f8 <__gedf2>
 8001912:	2800      	cmp	r0, #0
 8001914:	da01      	bge.n	800191a <__aeabi_dcmpge+0xe>
 8001916:	2000      	movs	r0, #0
 8001918:	bd10      	pop	{r4, pc}
 800191a:	2001      	movs	r0, #1
 800191c:	bd10      	pop	{r4, pc}
 800191e:	46c0      	nop			; (mov r8, r8)

08001920 <__clzsi2>:
 8001920:	211c      	movs	r1, #28
 8001922:	2301      	movs	r3, #1
 8001924:	041b      	lsls	r3, r3, #16
 8001926:	4298      	cmp	r0, r3
 8001928:	d301      	bcc.n	800192e <__clzsi2+0xe>
 800192a:	0c00      	lsrs	r0, r0, #16
 800192c:	3910      	subs	r1, #16
 800192e:	0a1b      	lsrs	r3, r3, #8
 8001930:	4298      	cmp	r0, r3
 8001932:	d301      	bcc.n	8001938 <__clzsi2+0x18>
 8001934:	0a00      	lsrs	r0, r0, #8
 8001936:	3908      	subs	r1, #8
 8001938:	091b      	lsrs	r3, r3, #4
 800193a:	4298      	cmp	r0, r3
 800193c:	d301      	bcc.n	8001942 <__clzsi2+0x22>
 800193e:	0900      	lsrs	r0, r0, #4
 8001940:	3904      	subs	r1, #4
 8001942:	a202      	add	r2, pc, #8	; (adr r2, 800194c <__clzsi2+0x2c>)
 8001944:	5c10      	ldrb	r0, [r2, r0]
 8001946:	1840      	adds	r0, r0, r1
 8001948:	4770      	bx	lr
 800194a:	46c0      	nop			; (mov r8, r8)
 800194c:	02020304 	.word	0x02020304
 8001950:	01010101 	.word	0x01010101
	...

0800195c <__clzdi2>:
 800195c:	b510      	push	{r4, lr}
 800195e:	2900      	cmp	r1, #0
 8001960:	d103      	bne.n	800196a <__clzdi2+0xe>
 8001962:	f7ff ffdd 	bl	8001920 <__clzsi2>
 8001966:	3020      	adds	r0, #32
 8001968:	e002      	b.n	8001970 <__clzdi2+0x14>
 800196a:	0008      	movs	r0, r1
 800196c:	f7ff ffd8 	bl	8001920 <__clzsi2>
 8001970:	bd10      	pop	{r4, pc}
 8001972:	46c0      	nop			; (mov r8, r8)

08001974 <__eqdf2>:
 8001974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001976:	464e      	mov	r6, r9
 8001978:	4645      	mov	r5, r8
 800197a:	46de      	mov	lr, fp
 800197c:	4657      	mov	r7, sl
 800197e:	4690      	mov	r8, r2
 8001980:	b5e0      	push	{r5, r6, r7, lr}
 8001982:	0017      	movs	r7, r2
 8001984:	031a      	lsls	r2, r3, #12
 8001986:	0b12      	lsrs	r2, r2, #12
 8001988:	0005      	movs	r5, r0
 800198a:	4684      	mov	ip, r0
 800198c:	4819      	ldr	r0, [pc, #100]	; (80019f4 <__eqdf2+0x80>)
 800198e:	030e      	lsls	r6, r1, #12
 8001990:	004c      	lsls	r4, r1, #1
 8001992:	4691      	mov	r9, r2
 8001994:	005a      	lsls	r2, r3, #1
 8001996:	0fdb      	lsrs	r3, r3, #31
 8001998:	469b      	mov	fp, r3
 800199a:	0b36      	lsrs	r6, r6, #12
 800199c:	0d64      	lsrs	r4, r4, #21
 800199e:	0fc9      	lsrs	r1, r1, #31
 80019a0:	0d52      	lsrs	r2, r2, #21
 80019a2:	4284      	cmp	r4, r0
 80019a4:	d019      	beq.n	80019da <__eqdf2+0x66>
 80019a6:	4282      	cmp	r2, r0
 80019a8:	d010      	beq.n	80019cc <__eqdf2+0x58>
 80019aa:	2001      	movs	r0, #1
 80019ac:	4294      	cmp	r4, r2
 80019ae:	d10e      	bne.n	80019ce <__eqdf2+0x5a>
 80019b0:	454e      	cmp	r6, r9
 80019b2:	d10c      	bne.n	80019ce <__eqdf2+0x5a>
 80019b4:	2001      	movs	r0, #1
 80019b6:	45c4      	cmp	ip, r8
 80019b8:	d109      	bne.n	80019ce <__eqdf2+0x5a>
 80019ba:	4559      	cmp	r1, fp
 80019bc:	d017      	beq.n	80019ee <__eqdf2+0x7a>
 80019be:	2c00      	cmp	r4, #0
 80019c0:	d105      	bne.n	80019ce <__eqdf2+0x5a>
 80019c2:	0030      	movs	r0, r6
 80019c4:	4328      	orrs	r0, r5
 80019c6:	1e43      	subs	r3, r0, #1
 80019c8:	4198      	sbcs	r0, r3
 80019ca:	e000      	b.n	80019ce <__eqdf2+0x5a>
 80019cc:	2001      	movs	r0, #1
 80019ce:	bcf0      	pop	{r4, r5, r6, r7}
 80019d0:	46bb      	mov	fp, r7
 80019d2:	46b2      	mov	sl, r6
 80019d4:	46a9      	mov	r9, r5
 80019d6:	46a0      	mov	r8, r4
 80019d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019da:	0033      	movs	r3, r6
 80019dc:	2001      	movs	r0, #1
 80019de:	432b      	orrs	r3, r5
 80019e0:	d1f5      	bne.n	80019ce <__eqdf2+0x5a>
 80019e2:	42a2      	cmp	r2, r4
 80019e4:	d1f3      	bne.n	80019ce <__eqdf2+0x5a>
 80019e6:	464b      	mov	r3, r9
 80019e8:	433b      	orrs	r3, r7
 80019ea:	d1f0      	bne.n	80019ce <__eqdf2+0x5a>
 80019ec:	e7e2      	b.n	80019b4 <__eqdf2+0x40>
 80019ee:	2000      	movs	r0, #0
 80019f0:	e7ed      	b.n	80019ce <__eqdf2+0x5a>
 80019f2:	46c0      	nop			; (mov r8, r8)
 80019f4:	000007ff 	.word	0x000007ff

080019f8 <__gedf2>:
 80019f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019fa:	4647      	mov	r7, r8
 80019fc:	46ce      	mov	lr, r9
 80019fe:	0004      	movs	r4, r0
 8001a00:	0018      	movs	r0, r3
 8001a02:	0016      	movs	r6, r2
 8001a04:	031b      	lsls	r3, r3, #12
 8001a06:	0b1b      	lsrs	r3, r3, #12
 8001a08:	4d2d      	ldr	r5, [pc, #180]	; (8001ac0 <__gedf2+0xc8>)
 8001a0a:	004a      	lsls	r2, r1, #1
 8001a0c:	4699      	mov	r9, r3
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	0043      	lsls	r3, r0, #1
 8001a12:	030f      	lsls	r7, r1, #12
 8001a14:	46a4      	mov	ip, r4
 8001a16:	46b0      	mov	r8, r6
 8001a18:	0b3f      	lsrs	r7, r7, #12
 8001a1a:	0d52      	lsrs	r2, r2, #21
 8001a1c:	0fc9      	lsrs	r1, r1, #31
 8001a1e:	0d5b      	lsrs	r3, r3, #21
 8001a20:	0fc0      	lsrs	r0, r0, #31
 8001a22:	42aa      	cmp	r2, r5
 8001a24:	d021      	beq.n	8001a6a <__gedf2+0x72>
 8001a26:	42ab      	cmp	r3, r5
 8001a28:	d013      	beq.n	8001a52 <__gedf2+0x5a>
 8001a2a:	2a00      	cmp	r2, #0
 8001a2c:	d122      	bne.n	8001a74 <__gedf2+0x7c>
 8001a2e:	433c      	orrs	r4, r7
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d102      	bne.n	8001a3a <__gedf2+0x42>
 8001a34:	464d      	mov	r5, r9
 8001a36:	432e      	orrs	r6, r5
 8001a38:	d022      	beq.n	8001a80 <__gedf2+0x88>
 8001a3a:	2c00      	cmp	r4, #0
 8001a3c:	d010      	beq.n	8001a60 <__gedf2+0x68>
 8001a3e:	4281      	cmp	r1, r0
 8001a40:	d022      	beq.n	8001a88 <__gedf2+0x90>
 8001a42:	2002      	movs	r0, #2
 8001a44:	3901      	subs	r1, #1
 8001a46:	4008      	ands	r0, r1
 8001a48:	3801      	subs	r0, #1
 8001a4a:	bcc0      	pop	{r6, r7}
 8001a4c:	46b9      	mov	r9, r7
 8001a4e:	46b0      	mov	r8, r6
 8001a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a52:	464d      	mov	r5, r9
 8001a54:	432e      	orrs	r6, r5
 8001a56:	d129      	bne.n	8001aac <__gedf2+0xb4>
 8001a58:	2a00      	cmp	r2, #0
 8001a5a:	d1f0      	bne.n	8001a3e <__gedf2+0x46>
 8001a5c:	433c      	orrs	r4, r7
 8001a5e:	d1ee      	bne.n	8001a3e <__gedf2+0x46>
 8001a60:	2800      	cmp	r0, #0
 8001a62:	d1f2      	bne.n	8001a4a <__gedf2+0x52>
 8001a64:	2001      	movs	r0, #1
 8001a66:	4240      	negs	r0, r0
 8001a68:	e7ef      	b.n	8001a4a <__gedf2+0x52>
 8001a6a:	003d      	movs	r5, r7
 8001a6c:	4325      	orrs	r5, r4
 8001a6e:	d11d      	bne.n	8001aac <__gedf2+0xb4>
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d0ee      	beq.n	8001a52 <__gedf2+0x5a>
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1e2      	bne.n	8001a3e <__gedf2+0x46>
 8001a78:	464c      	mov	r4, r9
 8001a7a:	4326      	orrs	r6, r4
 8001a7c:	d1df      	bne.n	8001a3e <__gedf2+0x46>
 8001a7e:	e7e0      	b.n	8001a42 <__gedf2+0x4a>
 8001a80:	2000      	movs	r0, #0
 8001a82:	2c00      	cmp	r4, #0
 8001a84:	d0e1      	beq.n	8001a4a <__gedf2+0x52>
 8001a86:	e7dc      	b.n	8001a42 <__gedf2+0x4a>
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	dc0a      	bgt.n	8001aa2 <__gedf2+0xaa>
 8001a8c:	dbe8      	blt.n	8001a60 <__gedf2+0x68>
 8001a8e:	454f      	cmp	r7, r9
 8001a90:	d8d7      	bhi.n	8001a42 <__gedf2+0x4a>
 8001a92:	d00e      	beq.n	8001ab2 <__gedf2+0xba>
 8001a94:	2000      	movs	r0, #0
 8001a96:	454f      	cmp	r7, r9
 8001a98:	d2d7      	bcs.n	8001a4a <__gedf2+0x52>
 8001a9a:	2900      	cmp	r1, #0
 8001a9c:	d0e2      	beq.n	8001a64 <__gedf2+0x6c>
 8001a9e:	0008      	movs	r0, r1
 8001aa0:	e7d3      	b.n	8001a4a <__gedf2+0x52>
 8001aa2:	4243      	negs	r3, r0
 8001aa4:	4158      	adcs	r0, r3
 8001aa6:	0040      	lsls	r0, r0, #1
 8001aa8:	3801      	subs	r0, #1
 8001aaa:	e7ce      	b.n	8001a4a <__gedf2+0x52>
 8001aac:	2002      	movs	r0, #2
 8001aae:	4240      	negs	r0, r0
 8001ab0:	e7cb      	b.n	8001a4a <__gedf2+0x52>
 8001ab2:	45c4      	cmp	ip, r8
 8001ab4:	d8c5      	bhi.n	8001a42 <__gedf2+0x4a>
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	45c4      	cmp	ip, r8
 8001aba:	d2c6      	bcs.n	8001a4a <__gedf2+0x52>
 8001abc:	e7ed      	b.n	8001a9a <__gedf2+0xa2>
 8001abe:	46c0      	nop			; (mov r8, r8)
 8001ac0:	000007ff 	.word	0x000007ff

08001ac4 <__ledf2>:
 8001ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ac6:	4647      	mov	r7, r8
 8001ac8:	46ce      	mov	lr, r9
 8001aca:	0004      	movs	r4, r0
 8001acc:	0018      	movs	r0, r3
 8001ace:	0016      	movs	r6, r2
 8001ad0:	031b      	lsls	r3, r3, #12
 8001ad2:	0b1b      	lsrs	r3, r3, #12
 8001ad4:	4d2c      	ldr	r5, [pc, #176]	; (8001b88 <__ledf2+0xc4>)
 8001ad6:	004a      	lsls	r2, r1, #1
 8001ad8:	4699      	mov	r9, r3
 8001ada:	b580      	push	{r7, lr}
 8001adc:	0043      	lsls	r3, r0, #1
 8001ade:	030f      	lsls	r7, r1, #12
 8001ae0:	46a4      	mov	ip, r4
 8001ae2:	46b0      	mov	r8, r6
 8001ae4:	0b3f      	lsrs	r7, r7, #12
 8001ae6:	0d52      	lsrs	r2, r2, #21
 8001ae8:	0fc9      	lsrs	r1, r1, #31
 8001aea:	0d5b      	lsrs	r3, r3, #21
 8001aec:	0fc0      	lsrs	r0, r0, #31
 8001aee:	42aa      	cmp	r2, r5
 8001af0:	d00d      	beq.n	8001b0e <__ledf2+0x4a>
 8001af2:	42ab      	cmp	r3, r5
 8001af4:	d010      	beq.n	8001b18 <__ledf2+0x54>
 8001af6:	2a00      	cmp	r2, #0
 8001af8:	d127      	bne.n	8001b4a <__ledf2+0x86>
 8001afa:	433c      	orrs	r4, r7
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d111      	bne.n	8001b24 <__ledf2+0x60>
 8001b00:	464d      	mov	r5, r9
 8001b02:	432e      	orrs	r6, r5
 8001b04:	d10e      	bne.n	8001b24 <__ledf2+0x60>
 8001b06:	2000      	movs	r0, #0
 8001b08:	2c00      	cmp	r4, #0
 8001b0a:	d015      	beq.n	8001b38 <__ledf2+0x74>
 8001b0c:	e00e      	b.n	8001b2c <__ledf2+0x68>
 8001b0e:	003d      	movs	r5, r7
 8001b10:	4325      	orrs	r5, r4
 8001b12:	d110      	bne.n	8001b36 <__ledf2+0x72>
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d118      	bne.n	8001b4a <__ledf2+0x86>
 8001b18:	464d      	mov	r5, r9
 8001b1a:	432e      	orrs	r6, r5
 8001b1c:	d10b      	bne.n	8001b36 <__ledf2+0x72>
 8001b1e:	2a00      	cmp	r2, #0
 8001b20:	d102      	bne.n	8001b28 <__ledf2+0x64>
 8001b22:	433c      	orrs	r4, r7
 8001b24:	2c00      	cmp	r4, #0
 8001b26:	d00b      	beq.n	8001b40 <__ledf2+0x7c>
 8001b28:	4281      	cmp	r1, r0
 8001b2a:	d014      	beq.n	8001b56 <__ledf2+0x92>
 8001b2c:	2002      	movs	r0, #2
 8001b2e:	3901      	subs	r1, #1
 8001b30:	4008      	ands	r0, r1
 8001b32:	3801      	subs	r0, #1
 8001b34:	e000      	b.n	8001b38 <__ledf2+0x74>
 8001b36:	2002      	movs	r0, #2
 8001b38:	bcc0      	pop	{r6, r7}
 8001b3a:	46b9      	mov	r9, r7
 8001b3c:	46b0      	mov	r8, r6
 8001b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b40:	2800      	cmp	r0, #0
 8001b42:	d1f9      	bne.n	8001b38 <__ledf2+0x74>
 8001b44:	2001      	movs	r0, #1
 8001b46:	4240      	negs	r0, r0
 8001b48:	e7f6      	b.n	8001b38 <__ledf2+0x74>
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1ec      	bne.n	8001b28 <__ledf2+0x64>
 8001b4e:	464c      	mov	r4, r9
 8001b50:	4326      	orrs	r6, r4
 8001b52:	d1e9      	bne.n	8001b28 <__ledf2+0x64>
 8001b54:	e7ea      	b.n	8001b2c <__ledf2+0x68>
 8001b56:	429a      	cmp	r2, r3
 8001b58:	dd04      	ble.n	8001b64 <__ledf2+0xa0>
 8001b5a:	4243      	negs	r3, r0
 8001b5c:	4158      	adcs	r0, r3
 8001b5e:	0040      	lsls	r0, r0, #1
 8001b60:	3801      	subs	r0, #1
 8001b62:	e7e9      	b.n	8001b38 <__ledf2+0x74>
 8001b64:	429a      	cmp	r2, r3
 8001b66:	dbeb      	blt.n	8001b40 <__ledf2+0x7c>
 8001b68:	454f      	cmp	r7, r9
 8001b6a:	d8df      	bhi.n	8001b2c <__ledf2+0x68>
 8001b6c:	d006      	beq.n	8001b7c <__ledf2+0xb8>
 8001b6e:	2000      	movs	r0, #0
 8001b70:	454f      	cmp	r7, r9
 8001b72:	d2e1      	bcs.n	8001b38 <__ledf2+0x74>
 8001b74:	2900      	cmp	r1, #0
 8001b76:	d0e5      	beq.n	8001b44 <__ledf2+0x80>
 8001b78:	0008      	movs	r0, r1
 8001b7a:	e7dd      	b.n	8001b38 <__ledf2+0x74>
 8001b7c:	45c4      	cmp	ip, r8
 8001b7e:	d8d5      	bhi.n	8001b2c <__ledf2+0x68>
 8001b80:	2000      	movs	r0, #0
 8001b82:	45c4      	cmp	ip, r8
 8001b84:	d2d8      	bcs.n	8001b38 <__ledf2+0x74>
 8001b86:	e7f5      	b.n	8001b74 <__ledf2+0xb0>
 8001b88:	000007ff 	.word	0x000007ff

08001b8c <delay_in_us>:
/*********************************************************************************
								Macro Functions End
**********************************************************************************/

void delay_in_us(uint16_t time)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	0002      	movs	r2, r0
 8001b94:	1dbb      	adds	r3, r7, #6
 8001b96:	801a      	strh	r2, [r3, #0]
	TIM_HandleTypeDef *htim = NULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60fb      	str	r3, [r7, #12]

#if HCSR3_EN
	htim = &HCSR3_timer_handler;
 8001b9c:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <delay_in_us+0x3c>)
 8001b9e:	60fb      	str	r3, [r7, #12]
#elif HCSR1_EN
	htim = &HCSR1_timer_handler;
#endif

#if (HCSR3_EN || HCSR2_EN || HCSR1_EN)
	if (htim != NULL)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d00b      	beq.n	8001bbe <delay_in_us+0x32>
	{
		__HAL_TIM_SET_COUNTER(htim, 0);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	; 0x24
		while (__HAL_TIM_GET_COUNTER(htim) < time);
 8001bae:	46c0      	nop			; (mov r8, r8)
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bb6:	1dbb      	adds	r3, r7, #6
 8001bb8:	881b      	ldrh	r3, [r3, #0]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d3f8      	bcc.n	8001bb0 <delay_in_us+0x24>
	}
#endif
}
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b004      	add	sp, #16
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	46c0      	nop			; (mov r8, r8)
 8001bc8:	2000011c 	.word	0x2000011c

08001bcc <HAL_TIM_IC_CaptureCallback>:
/*********************************************************************************
								HC-SR04 Functions Begin
**********************************************************************************/
// Timer Input Capture Interrupt Callback for HC-SR04
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
#if HCSR1_EN
	HCSR_INPUT_HANDLE(htim, HCSR1_TIMER_ADDRESS, HCSR1_ACTIVE_CHANNEL, HCSR1_TIMER_CHANNEL,
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4ad3      	ldr	r2, [pc, #844]	; (8001f28 <HAL_TIM_IC_CaptureCallback+0x35c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d000      	beq.n	8001be0 <HAL_TIM_IC_CaptureCallback+0x14>
 8001bde:	e085      	b.n	8001cec <HAL_TIM_IC_CaptureCallback+0x120>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7f1b      	ldrb	r3, [r3, #28]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d000      	beq.n	8001bea <HAL_TIM_IC_CaptureCallback+0x1e>
 8001be8:	e080      	b.n	8001cec <HAL_TIM_IC_CaptureCallback+0x120>
 8001bea:	4bd0      	ldr	r3, [pc, #832]	; (8001f2c <HAL_TIM_IC_CaptureCallback+0x360>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d11b      	bne.n	8001c2a <HAL_TIM_IC_CaptureCallback+0x5e>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f003 ff1e 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 8001bfc:	0002      	movs	r2, r0
 8001bfe:	4bcc      	ldr	r3, [pc, #816]	; (8001f30 <HAL_TIM_IC_CaptureCallback+0x364>)
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	4bca      	ldr	r3, [pc, #808]	; (8001f2c <HAL_TIM_IC_CaptureCallback+0x360>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	701a      	strb	r2, [r3, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	6a1a      	ldr	r2, [r3, #32]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	210a      	movs	r1, #10
 8001c14:	438a      	bics	r2, r1
 8001c16:	621a      	str	r2, [r3, #32]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6a1a      	ldr	r2, [r3, #32]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2102      	movs	r1, #2
 8001c24:	430a      	orrs	r2, r1
 8001c26:	621a      	str	r2, [r3, #32]
 8001c28:	e060      	b.n	8001cec <HAL_TIM_IC_CaptureCallback+0x120>
 8001c2a:	4bc0      	ldr	r3, [pc, #768]	; (8001f2c <HAL_TIM_IC_CaptureCallback+0x360>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d15c      	bne.n	8001cec <HAL_TIM_IC_CaptureCallback+0x120>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2100      	movs	r1, #0
 8001c36:	0018      	movs	r0, r3
 8001c38:	f003 fefe 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 8001c3c:	0002      	movs	r2, r0
 8001c3e:	4bbd      	ldr	r3, [pc, #756]	; (8001f34 <HAL_TIM_IC_CaptureCallback+0x368>)
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	4bbc      	ldr	r3, [pc, #752]	; (8001f34 <HAL_TIM_IC_CaptureCallback+0x368>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	4bba      	ldr	r3, [pc, #744]	; (8001f30 <HAL_TIM_IC_CaptureCallback+0x364>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d907      	bls.n	8001c5e <HAL_TIM_IC_CaptureCallback+0x92>
 8001c4e:	4bb9      	ldr	r3, [pc, #740]	; (8001f34 <HAL_TIM_IC_CaptureCallback+0x368>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	4bb7      	ldr	r3, [pc, #732]	; (8001f30 <HAL_TIM_IC_CaptureCallback+0x364>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	1ad2      	subs	r2, r2, r3
 8001c58:	4bb7      	ldr	r3, [pc, #732]	; (8001f38 <HAL_TIM_IC_CaptureCallback+0x36c>)
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	e00e      	b.n	8001c7c <HAL_TIM_IC_CaptureCallback+0xb0>
 8001c5e:	4bb4      	ldr	r3, [pc, #720]	; (8001f30 <HAL_TIM_IC_CaptureCallback+0x364>)
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	4bb4      	ldr	r3, [pc, #720]	; (8001f34 <HAL_TIM_IC_CaptureCallback+0x368>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d908      	bls.n	8001c7c <HAL_TIM_IC_CaptureCallback+0xb0>
 8001c6a:	4bb2      	ldr	r3, [pc, #712]	; (8001f34 <HAL_TIM_IC_CaptureCallback+0x368>)
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	4bb0      	ldr	r3, [pc, #704]	; (8001f30 <HAL_TIM_IC_CaptureCallback+0x364>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	4ab1      	ldr	r2, [pc, #708]	; (8001f3c <HAL_TIM_IC_CaptureCallback+0x370>)
 8001c76:	189a      	adds	r2, r3, r2
 8001c78:	4baf      	ldr	r3, [pc, #700]	; (8001f38 <HAL_TIM_IC_CaptureCallback+0x36c>)
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	4bae      	ldr	r3, [pc, #696]	; (8001f38 <HAL_TIM_IC_CaptureCallback+0x36c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	0018      	movs	r0, r3
 8001c82:	f7ff fde9 	bl	8001858 <__aeabi_ui2d>
 8001c86:	4aae      	ldr	r2, [pc, #696]	; (8001f40 <HAL_TIM_IC_CaptureCallback+0x374>)
 8001c88:	4bae      	ldr	r3, [pc, #696]	; (8001f44 <HAL_TIM_IC_CaptureCallback+0x378>)
 8001c8a:	f7fe ffb1 	bl	8000bf0 <__aeabi_dmul>
 8001c8e:	0002      	movs	r2, r0
 8001c90:	000b      	movs	r3, r1
 8001c92:	0010      	movs	r0, r2
 8001c94:	0019      	movs	r1, r3
 8001c96:	2200      	movs	r2, #0
 8001c98:	2380      	movs	r3, #128	; 0x80
 8001c9a:	05db      	lsls	r3, r3, #23
 8001c9c:	f7fe fcb2 	bl	8000604 <__aeabi_ddiv>
 8001ca0:	0002      	movs	r2, r0
 8001ca2:	000b      	movs	r3, r1
 8001ca4:	0010      	movs	r0, r2
 8001ca6:	0019      	movs	r1, r3
 8001ca8:	f7fe fbc2 	bl	8000430 <__aeabi_d2uiz>
 8001cac:	0003      	movs	r3, r0
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	4ba5      	ldr	r3, [pc, #660]	; (8001f48 <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001cb2:	801a      	strh	r2, [r3, #0]
 8001cb4:	4b9d      	ldr	r3, [pc, #628]	; (8001f2c <HAL_TIM_IC_CaptureCallback+0x360>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	701a      	strb	r2, [r3, #0]
 8001cba:	4ba4      	ldr	r3, [pc, #656]	; (8001f4c <HAL_TIM_IC_CaptureCallback+0x380>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	701a      	strb	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	6a1a      	ldr	r2, [r3, #32]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	210a      	movs	r1, #10
 8001ccc:	438a      	bics	r2, r1
 8001cce:	621a      	str	r2, [r3, #32]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	6a12      	ldr	r2, [r2, #32]
 8001cda:	621a      	str	r2, [r3, #32]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68da      	ldr	r2, [r3, #12]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2102      	movs	r1, #2
 8001ce8:	438a      	bics	r2, r1
 8001cea:	60da      	str	r2, [r3, #12]
					  HCSR1_TIM_IT_CC, Is_First_Captured_1, IC_VAL1_HCSR1, IC_VAL2_HCSR1,
					  Difference_1, HCSR_Distance_1, Distance1_flag);
#endif
#if HCSR2_EN
	HCSR_INPUT_HANDLE(htim, HCSR2_TIMER_ADDRESS, HCSR2_ACTIVE_CHANNEL, HCSR2_TIMER_CHANNEL,
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	2380      	movs	r3, #128	; 0x80
 8001cf2:	05db      	lsls	r3, r3, #23
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d000      	beq.n	8001cfa <HAL_TIM_IC_CaptureCallback+0x12e>
 8001cf8:	e085      	b.n	8001e06 <HAL_TIM_IC_CaptureCallback+0x23a>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	7f1b      	ldrb	r3, [r3, #28]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d000      	beq.n	8001d04 <HAL_TIM_IC_CaptureCallback+0x138>
 8001d02:	e080      	b.n	8001e06 <HAL_TIM_IC_CaptureCallback+0x23a>
 8001d04:	4b92      	ldr	r3, [pc, #584]	; (8001f50 <HAL_TIM_IC_CaptureCallback+0x384>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d11b      	bne.n	8001d44 <HAL_TIM_IC_CaptureCallback+0x178>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2100      	movs	r1, #0
 8001d10:	0018      	movs	r0, r3
 8001d12:	f003 fe91 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 8001d16:	0002      	movs	r2, r0
 8001d18:	4b8e      	ldr	r3, [pc, #568]	; (8001f54 <HAL_TIM_IC_CaptureCallback+0x388>)
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	4b8c      	ldr	r3, [pc, #560]	; (8001f50 <HAL_TIM_IC_CaptureCallback+0x384>)
 8001d1e:	2201      	movs	r2, #1
 8001d20:	701a      	strb	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	6a1a      	ldr	r2, [r3, #32]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	210a      	movs	r1, #10
 8001d2e:	438a      	bics	r2, r1
 8001d30:	621a      	str	r2, [r3, #32]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	6a1a      	ldr	r2, [r3, #32]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2102      	movs	r1, #2
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	621a      	str	r2, [r3, #32]
 8001d42:	e060      	b.n	8001e06 <HAL_TIM_IC_CaptureCallback+0x23a>
 8001d44:	4b82      	ldr	r3, [pc, #520]	; (8001f50 <HAL_TIM_IC_CaptureCallback+0x384>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d15c      	bne.n	8001e06 <HAL_TIM_IC_CaptureCallback+0x23a>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2100      	movs	r1, #0
 8001d50:	0018      	movs	r0, r3
 8001d52:	f003 fe71 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 8001d56:	0002      	movs	r2, r0
 8001d58:	4b7f      	ldr	r3, [pc, #508]	; (8001f58 <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	4b7e      	ldr	r3, [pc, #504]	; (8001f58 <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4b7c      	ldr	r3, [pc, #496]	; (8001f54 <HAL_TIM_IC_CaptureCallback+0x388>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d907      	bls.n	8001d78 <HAL_TIM_IC_CaptureCallback+0x1ac>
 8001d68:	4b7b      	ldr	r3, [pc, #492]	; (8001f58 <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	4b79      	ldr	r3, [pc, #484]	; (8001f54 <HAL_TIM_IC_CaptureCallback+0x388>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	1ad2      	subs	r2, r2, r3
 8001d72:	4b7a      	ldr	r3, [pc, #488]	; (8001f5c <HAL_TIM_IC_CaptureCallback+0x390>)
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	e00e      	b.n	8001d96 <HAL_TIM_IC_CaptureCallback+0x1ca>
 8001d78:	4b76      	ldr	r3, [pc, #472]	; (8001f54 <HAL_TIM_IC_CaptureCallback+0x388>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4b76      	ldr	r3, [pc, #472]	; (8001f58 <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d908      	bls.n	8001d96 <HAL_TIM_IC_CaptureCallback+0x1ca>
 8001d84:	4b74      	ldr	r3, [pc, #464]	; (8001f58 <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b72      	ldr	r3, [pc, #456]	; (8001f54 <HAL_TIM_IC_CaptureCallback+0x388>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	4a6b      	ldr	r2, [pc, #428]	; (8001f3c <HAL_TIM_IC_CaptureCallback+0x370>)
 8001d90:	189a      	adds	r2, r3, r2
 8001d92:	4b72      	ldr	r3, [pc, #456]	; (8001f5c <HAL_TIM_IC_CaptureCallback+0x390>)
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	4b71      	ldr	r3, [pc, #452]	; (8001f5c <HAL_TIM_IC_CaptureCallback+0x390>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	f7ff fd5c 	bl	8001858 <__aeabi_ui2d>
 8001da0:	4a67      	ldr	r2, [pc, #412]	; (8001f40 <HAL_TIM_IC_CaptureCallback+0x374>)
 8001da2:	4b68      	ldr	r3, [pc, #416]	; (8001f44 <HAL_TIM_IC_CaptureCallback+0x378>)
 8001da4:	f7fe ff24 	bl	8000bf0 <__aeabi_dmul>
 8001da8:	0002      	movs	r2, r0
 8001daa:	000b      	movs	r3, r1
 8001dac:	0010      	movs	r0, r2
 8001dae:	0019      	movs	r1, r3
 8001db0:	2200      	movs	r2, #0
 8001db2:	2380      	movs	r3, #128	; 0x80
 8001db4:	05db      	lsls	r3, r3, #23
 8001db6:	f7fe fc25 	bl	8000604 <__aeabi_ddiv>
 8001dba:	0002      	movs	r2, r0
 8001dbc:	000b      	movs	r3, r1
 8001dbe:	0010      	movs	r0, r2
 8001dc0:	0019      	movs	r1, r3
 8001dc2:	f7fe fb35 	bl	8000430 <__aeabi_d2uiz>
 8001dc6:	0003      	movs	r3, r0
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	4b65      	ldr	r3, [pc, #404]	; (8001f60 <HAL_TIM_IC_CaptureCallback+0x394>)
 8001dcc:	801a      	strh	r2, [r3, #0]
 8001dce:	4b60      	ldr	r3, [pc, #384]	; (8001f50 <HAL_TIM_IC_CaptureCallback+0x384>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]
 8001dd4:	4b63      	ldr	r3, [pc, #396]	; (8001f64 <HAL_TIM_IC_CaptureCallback+0x398>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	701a      	strb	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6a1a      	ldr	r2, [r3, #32]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	210a      	movs	r1, #10
 8001de6:	438a      	bics	r2, r1
 8001de8:	621a      	str	r2, [r3, #32]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6a12      	ldr	r2, [r2, #32]
 8001df4:	621a      	str	r2, [r3, #32]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68da      	ldr	r2, [r3, #12]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2102      	movs	r1, #2
 8001e02:	438a      	bics	r2, r1
 8001e04:	60da      	str	r2, [r3, #12]
					  HCSR2_TIM_IT_CC, Is_First_Captured_2, IC_VAL1_HCSR2, IC_VAL2_HCSR2,
					  Difference_2, HCSR_Distance_2, Distance2_flag);
#endif
#if HCSR3_EN
	HCSR_INPUT_HANDLE(htim, HCSR3_TIMER_ADDRESS, HCSR3_ACTIVE_CHANNEL, HCSR3_TIMER_CHANNEL,
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a57      	ldr	r2, [pc, #348]	; (8001f68 <HAL_TIM_IC_CaptureCallback+0x39c>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d000      	beq.n	8001e12 <HAL_TIM_IC_CaptureCallback+0x246>
 8001e10:	e085      	b.n	8001f1e <HAL_TIM_IC_CaptureCallback+0x352>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	7f1b      	ldrb	r3, [r3, #28]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d000      	beq.n	8001e1c <HAL_TIM_IC_CaptureCallback+0x250>
 8001e1a:	e080      	b.n	8001f1e <HAL_TIM_IC_CaptureCallback+0x352>
 8001e1c:	4b53      	ldr	r3, [pc, #332]	; (8001f6c <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d11b      	bne.n	8001e5c <HAL_TIM_IC_CaptureCallback+0x290>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2100      	movs	r1, #0
 8001e28:	0018      	movs	r0, r3
 8001e2a:	f003 fe05 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 8001e2e:	0002      	movs	r2, r0
 8001e30:	4b4f      	ldr	r3, [pc, #316]	; (8001f70 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	4b4d      	ldr	r3, [pc, #308]	; (8001f6c <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001e36:	2201      	movs	r2, #1
 8001e38:	701a      	strb	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6a1a      	ldr	r2, [r3, #32]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	210a      	movs	r1, #10
 8001e46:	438a      	bics	r2, r1
 8001e48:	621a      	str	r2, [r3, #32]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	6a1a      	ldr	r2, [r3, #32]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2102      	movs	r1, #2
 8001e56:	430a      	orrs	r2, r1
 8001e58:	621a      	str	r2, [r3, #32]
					  HCSR3_TIM_IT_CC, Is_First_Captured_3, IC_VAL1_HCSR3, IC_VAL2_HCSR3,
					  Difference_3, HCSR_Distance_3, Distance3_flag);
#endif
}
 8001e5a:	e060      	b.n	8001f1e <HAL_TIM_IC_CaptureCallback+0x352>
	HCSR_INPUT_HANDLE(htim, HCSR3_TIMER_ADDRESS, HCSR3_ACTIVE_CHANNEL, HCSR3_TIMER_CHANNEL,
 8001e5c:	4b43      	ldr	r3, [pc, #268]	; (8001f6c <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d15c      	bne.n	8001f1e <HAL_TIM_IC_CaptureCallback+0x352>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2100      	movs	r1, #0
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f003 fde5 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 8001e6e:	0002      	movs	r2, r0
 8001e70:	4b40      	ldr	r3, [pc, #256]	; (8001f74 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	4b3f      	ldr	r3, [pc, #252]	; (8001f74 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b3d      	ldr	r3, [pc, #244]	; (8001f70 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d907      	bls.n	8001e90 <HAL_TIM_IC_CaptureCallback+0x2c4>
 8001e80:	4b3c      	ldr	r3, [pc, #240]	; (8001f74 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	4b3a      	ldr	r3, [pc, #232]	; (8001f70 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	1ad2      	subs	r2, r2, r3
 8001e8a:	4b3b      	ldr	r3, [pc, #236]	; (8001f78 <HAL_TIM_IC_CaptureCallback+0x3ac>)
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	e00e      	b.n	8001eae <HAL_TIM_IC_CaptureCallback+0x2e2>
 8001e90:	4b37      	ldr	r3, [pc, #220]	; (8001f70 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4b37      	ldr	r3, [pc, #220]	; (8001f74 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d908      	bls.n	8001eae <HAL_TIM_IC_CaptureCallback+0x2e2>
 8001e9c:	4b35      	ldr	r3, [pc, #212]	; (8001f74 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	4b33      	ldr	r3, [pc, #204]	; (8001f70 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	4a25      	ldr	r2, [pc, #148]	; (8001f3c <HAL_TIM_IC_CaptureCallback+0x370>)
 8001ea8:	189a      	adds	r2, r3, r2
 8001eaa:	4b33      	ldr	r3, [pc, #204]	; (8001f78 <HAL_TIM_IC_CaptureCallback+0x3ac>)
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	4b32      	ldr	r3, [pc, #200]	; (8001f78 <HAL_TIM_IC_CaptureCallback+0x3ac>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f7ff fcd0 	bl	8001858 <__aeabi_ui2d>
 8001eb8:	4a21      	ldr	r2, [pc, #132]	; (8001f40 <HAL_TIM_IC_CaptureCallback+0x374>)
 8001eba:	4b22      	ldr	r3, [pc, #136]	; (8001f44 <HAL_TIM_IC_CaptureCallback+0x378>)
 8001ebc:	f7fe fe98 	bl	8000bf0 <__aeabi_dmul>
 8001ec0:	0002      	movs	r2, r0
 8001ec2:	000b      	movs	r3, r1
 8001ec4:	0010      	movs	r0, r2
 8001ec6:	0019      	movs	r1, r3
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2380      	movs	r3, #128	; 0x80
 8001ecc:	05db      	lsls	r3, r3, #23
 8001ece:	f7fe fb99 	bl	8000604 <__aeabi_ddiv>
 8001ed2:	0002      	movs	r2, r0
 8001ed4:	000b      	movs	r3, r1
 8001ed6:	0010      	movs	r0, r2
 8001ed8:	0019      	movs	r1, r3
 8001eda:	f7fe faa9 	bl	8000430 <__aeabi_d2uiz>
 8001ede:	0003      	movs	r3, r0
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	4b26      	ldr	r3, [pc, #152]	; (8001f7c <HAL_TIM_IC_CaptureCallback+0x3b0>)
 8001ee4:	801a      	strh	r2, [r3, #0]
 8001ee6:	4b21      	ldr	r3, [pc, #132]	; (8001f6c <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	4b24      	ldr	r3, [pc, #144]	; (8001f80 <HAL_TIM_IC_CaptureCallback+0x3b4>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	701a      	strb	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	6a1a      	ldr	r2, [r3, #32]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	210a      	movs	r1, #10
 8001efe:	438a      	bics	r2, r1
 8001f00:	621a      	str	r2, [r3, #32]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6a12      	ldr	r2, [r2, #32]
 8001f0c:	621a      	str	r2, [r3, #32]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68da      	ldr	r2, [r3, #12]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2102      	movs	r1, #2
 8001f1a:	438a      	bics	r2, r1
 8001f1c:	60da      	str	r2, [r3, #12]
}
 8001f1e:	46c0      	nop			; (mov r8, r8)
 8001f20:	46bd      	mov	sp, r7
 8001f22:	b002      	add	sp, #8
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	46c0      	nop			; (mov r8, r8)
 8001f28:	40012c00 	.word	0x40012c00
 8001f2c:	20000288 	.word	0x20000288
 8001f30:	20000264 	.word	0x20000264
 8001f34:	20000268 	.word	0x20000268
 8001f38:	2000027c 	.word	0x2000027c
 8001f3c:	0000ffff 	.word	0x0000ffff
 8001f40:	b020c49c 	.word	0xb020c49c
 8001f44:	3fa16872 	.word	0x3fa16872
 8001f48:	20000008 	.word	0x20000008
 8001f4c:	2000028b 	.word	0x2000028b
 8001f50:	20000289 	.word	0x20000289
 8001f54:	2000026c 	.word	0x2000026c
 8001f58:	20000270 	.word	0x20000270
 8001f5c:	20000280 	.word	0x20000280
 8001f60:	2000000a 	.word	0x2000000a
 8001f64:	2000028c 	.word	0x2000028c
 8001f68:	40014800 	.word	0x40014800
 8001f6c:	2000028a 	.word	0x2000028a
 8001f70:	20000274 	.word	0x20000274
 8001f74:	20000278 	.word	0x20000278
 8001f78:	20000284 	.word	0x20000284
 8001f7c:	2000000c 	.word	0x2000000c
 8001f80:	2000028d 	.word	0x2000028d

08001f84 <HCSR1_Read>:

// Pulls the trigger pin high for 10us to start the calculation
void HCSR1_Read (void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
#if HCSR1_EN
	Distance1_flag = 0;
 8001f88:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <HCSR1_Read+0x44>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(TRIG1_PORT, TRIG1_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001f8e:	2380      	movs	r3, #128	; 0x80
 8001f90:	021b      	lsls	r3, r3, #8
 8001f92:	480e      	ldr	r0, [pc, #56]	; (8001fcc <HCSR1_Read+0x48>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	0019      	movs	r1, r3
 8001f98:	f001 ffdc 	bl	8003f54 <HAL_GPIO_WritePin>
	delay_in_us(10);  // wait for 10 us
 8001f9c:	200a      	movs	r0, #10
 8001f9e:	f7ff fdf5 	bl	8001b8c <delay_in_us>
	HAL_GPIO_WritePin(TRIG1_PORT, TRIG1_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001fa2:	2380      	movs	r3, #128	; 0x80
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	4809      	ldr	r0, [pc, #36]	; (8001fcc <HCSR1_Read+0x48>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	0019      	movs	r1, r3
 8001fac:	f001 ffd2 	bl	8003f54 <HAL_GPIO_WritePin>

	// Enable the interrupt for capturing how long the ECHO pin stays high in order to calculate the distance
	__HAL_TIM_ENABLE_IT(&HCSR1_timer_handler, HCSR1_TIM_IT_CC);
 8001fb0:	4b07      	ldr	r3, [pc, #28]	; (8001fd0 <HCSR1_Read+0x4c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68da      	ldr	r2, [r3, #12]
 8001fb6:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <HCSR1_Read+0x4c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2102      	movs	r1, #2
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	60da      	str	r2, [r3, #12]
#endif
}
 8001fc0:	46c0      	nop			; (mov r8, r8)
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	46c0      	nop			; (mov r8, r8)
 8001fc8:	2000028b 	.word	0x2000028b
 8001fcc:	50000800 	.word	0x50000800
 8001fd0:	20000038 	.word	0x20000038

08001fd4 <HCSR2_Read>:

// Pulls the trigger pin high for 10us to start the calculation
void HCSR2_Read (void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
#if HCSR2_EN
	Distance2_flag = 0;
 8001fd8:	4b0f      	ldr	r3, [pc, #60]	; (8002018 <HCSR2_Read+0x44>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(TRIG2_PORT, TRIG2_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001fde:	23a0      	movs	r3, #160	; 0xa0
 8001fe0:	05db      	lsls	r3, r3, #23
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	2110      	movs	r1, #16
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f001 ffb4 	bl	8003f54 <HAL_GPIO_WritePin>
	delay_in_us(10);  // wait for 10 us
 8001fec:	200a      	movs	r0, #10
 8001fee:	f7ff fdcd 	bl	8001b8c <delay_in_us>
	HAL_GPIO_WritePin(TRIG2_PORT, TRIG2_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001ff2:	23a0      	movs	r3, #160	; 0xa0
 8001ff4:	05db      	lsls	r3, r3, #23
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	2110      	movs	r1, #16
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f001 ffaa 	bl	8003f54 <HAL_GPIO_WritePin>

	// Enable the interrupt for capturing how long the ECHO pin stays high in order to calculate the distance
	__HAL_TIM_ENABLE_IT(&HCSR2_timer_handler, HCSR2_TIM_IT_CC);
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <HCSR2_Read+0x48>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68da      	ldr	r2, [r3, #12]
 8002006:	4b05      	ldr	r3, [pc, #20]	; (800201c <HCSR2_Read+0x48>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2102      	movs	r1, #2
 800200c:	430a      	orrs	r2, r1
 800200e:	60da      	str	r2, [r3, #12]
#endif
}
 8002010:	46c0      	nop			; (mov r8, r8)
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	46c0      	nop			; (mov r8, r8)
 8002018:	2000028c 	.word	0x2000028c
 800201c:	20000084 	.word	0x20000084

08002020 <HCSR3_Read>:

// Pulls the trigger pin high for 10us to start the calculation
void HCSR3_Read (void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
#if HCSR3_EN
	Distance3_flag = 0;
 8002024:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <HCSR3_Read+0x44>)
 8002026:	2200      	movs	r2, #0
 8002028:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(TRIG3_PORT, TRIG3_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 800202a:	23a0      	movs	r3, #160	; 0xa0
 800202c:	05db      	lsls	r3, r3, #23
 800202e:	2201      	movs	r2, #1
 8002030:	2102      	movs	r1, #2
 8002032:	0018      	movs	r0, r3
 8002034:	f001 ff8e 	bl	8003f54 <HAL_GPIO_WritePin>
	delay_in_us(10);  // wait for 10 us
 8002038:	200a      	movs	r0, #10
 800203a:	f7ff fda7 	bl	8001b8c <delay_in_us>
	HAL_GPIO_WritePin(TRIG3_PORT, TRIG3_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 800203e:	23a0      	movs	r3, #160	; 0xa0
 8002040:	05db      	lsls	r3, r3, #23
 8002042:	2200      	movs	r2, #0
 8002044:	2102      	movs	r1, #2
 8002046:	0018      	movs	r0, r3
 8002048:	f001 ff84 	bl	8003f54 <HAL_GPIO_WritePin>

	// Enable the interrupt for capturing how long the ECHO pin stays high in order to calculate the distance
	__HAL_TIM_ENABLE_IT(&HCSR3_timer_handler, HCSR3_TIM_IT_CC);
 800204c:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HCSR3_Read+0x48>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68da      	ldr	r2, [r3, #12]
 8002052:	4b05      	ldr	r3, [pc, #20]	; (8002068 <HCSR3_Read+0x48>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2102      	movs	r1, #2
 8002058:	430a      	orrs	r2, r1
 800205a:	60da      	str	r2, [r3, #12]
#endif
}
 800205c:	46c0      	nop			; (mov r8, r8)
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	46c0      	nop			; (mov r8, r8)
 8002064:	2000028d 	.word	0x2000028d
 8002068:	2000011c 	.word	0x2000011c

0800206c <HAL_UART_TxCpltCallback>:
						Interrupt Callbacks (ISR) Begin
**********************************************************************************/

// UART transmit callback: gets called as soon as STM32 transmits through UART
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
   // do nothing here
}
 8002074:	46c0      	nop			; (mov r8, r8)
 8002076:	46bd      	mov	sp, r7
 8002078:	b002      	add	sp, #8
 800207a:	bd80      	pop	{r7, pc}

0800207c <HAL_UART_RxCpltCallback>:
uint8_t angle_buff_index = 0;
uint16_t angle_buff_total = 179 * ANGLE_BUFF_SIZE;

// UART receive callback: gets called as soon as STM32 receives through UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
	// THE NORMAL CODE BEGIN ********************
	// parse angle from rx buffer
	temp_angle = ((int16_t *)rx)[0];
 8002084:	4b11      	ldr	r3, [pc, #68]	; (80020cc <HAL_UART_RxCpltCallback+0x50>)
 8002086:	2200      	movs	r2, #0
 8002088:	5e9a      	ldrsh	r2, [r3, r2]
 800208a:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <HAL_UART_RxCpltCallback+0x54>)
 800208c:	801a      	strh	r2, [r3, #0]

	// If the angle is valid, then assign it to the global variable
	if (IS_VALID_ANGLE(temp_angle))
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <HAL_UART_RxCpltCallback+0x54>)
 8002090:	2200      	movs	r2, #0
 8002092:	5e9b      	ldrsh	r3, [r3, r2]
 8002094:	33b3      	adds	r3, #179	; 0xb3
 8002096:	db0a      	blt.n	80020ae <HAL_UART_RxCpltCallback+0x32>
 8002098:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <HAL_UART_RxCpltCallback+0x54>)
 800209a:	2200      	movs	r2, #0
 800209c:	5e9b      	ldrsh	r3, [r3, r2]
 800209e:	2bb3      	cmp	r3, #179	; 0xb3
 80020a0:	dc05      	bgt.n	80020ae <HAL_UART_RxCpltCallback+0x32>
	{
		angle = temp_angle;
 80020a2:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <HAL_UART_RxCpltCallback+0x54>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	5e9a      	ldrsh	r2, [r3, r2]
 80020a8:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <HAL_UART_RxCpltCallback+0x58>)
 80020aa:	801a      	strh	r2, [r3, #0]
 80020ac:	e009      	b.n	80020c2 <HAL_UART_RxCpltCallback+0x46>
	}
	else // Else, stop the motors and stop the turning and set the global variable so that DOLL-E thinks it is facing the user.
	{
		stop = 1;
 80020ae:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <HAL_UART_RxCpltCallback+0x5c>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	701a      	strb	r2, [r3, #0]
		turn = 0;
 80020b4:	4b09      	ldr	r3, [pc, #36]	; (80020dc <HAL_UART_RxCpltCallback+0x60>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	701a      	strb	r2, [r3, #0]
		angle = 179;
 80020ba:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <HAL_UART_RxCpltCallback+0x58>)
 80020bc:	22b3      	movs	r2, #179	; 0xb3
 80020be:	801a      	strh	r2, [r3, #0]
//
//	// Round angle efficiently based on its range [-179, 179]. It is ensured through error
//	// handling that the average angle calculated will be within the valid angle range.
//	// Source of the rounding formula: https://www.cs.cmu.edu/~rbd/papers/cmj-float-to-int.html
//	angle = (((int16_t) (((float)angle_buff_total/ANGLE_BUFF_SIZE) + 179.5f)) - 179);
}
 80020c0:	46c0      	nop			; (mov r8, r8)
 80020c2:	46c0      	nop			; (mov r8, r8)
 80020c4:	46bd      	mov	sp, r7
 80020c6:	b002      	add	sp, #8
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	2000025c 	.word	0x2000025c
 80020d0:	20000006 	.word	0x20000006
 80020d4:	20000004 	.word	0x20000004
 80020d8:	20000000 	.word	0x20000000
 80020dc:	20000258 	.word	0x20000258

080020e0 <speed>:

/*********************************************************************************
					   Motor Controller Functions Begin
**********************************************************************************/
void speed(int32_t l, int32_t r) // range from -250 to 250
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
	if (l < -250 || l > 250 || r < -250 || r > 250)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	33fa      	adds	r3, #250	; 0xfa
 80020ee:	db08      	blt.n	8002102 <speed+0x22>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2bfa      	cmp	r3, #250	; 0xfa
 80020f4:	dc05      	bgt.n	8002102 <speed+0x22>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	33fa      	adds	r3, #250	; 0xfa
 80020fa:	db02      	blt.n	8002102 <speed+0x22>
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	2bfa      	cmp	r3, #250	; 0xfa
 8002100:	dd03      	ble.n	800210a <speed+0x2a>
	{
		l = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	607b      	str	r3, [r7, #4]
		r = 0;
 8002106:	2300      	movs	r3, #0
 8002108:	603b      	str	r3, [r7, #0]
	}

	uint32_t set_l = (l) + 750;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a0f      	ldr	r2, [pc, #60]	; (800214c <speed+0x6c>)
 800210e:	4694      	mov	ip, r2
 8002110:	4463      	add	r3, ip
 8002112:	60fb      	str	r3, [r7, #12]
	if (l == 0)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d101      	bne.n	800211e <speed+0x3e>
		set_l = 0;
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]

	uint32_t set_r = (r) + 750;
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	4a0a      	ldr	r2, [pc, #40]	; (800214c <speed+0x6c>)
 8002122:	4694      	mov	ip, r2
 8002124:	4463      	add	r3, ip
 8002126:	60bb      	str	r3, [r7, #8]
	if (r == 0)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <speed+0x52>
		set_r = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	60bb      	str	r3, [r7, #8]

//	__HAL_TIM_SET_COUNTER(&pwm_timer_handler, 0);
	__HAL_TIM_SET_COMPARE(&pwm_timer_handler, PWM_LEFT_MOTOR_CHANNEL, set_l);
 8002132:	4b07      	ldr	r3, [pc, #28]	; (8002150 <speed+0x70>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&pwm_timer_handler, PWM_RIGHT_MOTOR_CHANNEL, set_r);
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <speed+0x70>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002142:	46c0      	nop			; (mov r8, r8)
 8002144:	46bd      	mov	sp, r7
 8002146:	b004      	add	sp, #16
 8002148:	bd80      	pop	{r7, pc}
 800214a:	46c0      	nop			; (mov r8, r8)
 800214c:	000002ee 	.word	0x000002ee
 8002150:	200000d0 	.word	0x200000d0

08002154 <turnLeftAnalog>:

	speed(speed_val, -1*(speed_val - FRICTION_OFFSET));
}

void turnLeftAnalog(int32_t speed_val, int32_t maxSpeed)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
	turningLeft = 1;
 800215e:	4b15      	ldr	r3, [pc, #84]	; (80021b4 <turnLeftAnalog+0x60>)
 8002160:	2201      	movs	r2, #1
 8002162:	701a      	strb	r2, [r3, #0]
	turningRight = 0;
 8002164:	4b14      	ldr	r3, [pc, #80]	; (80021b8 <turnLeftAnalog+0x64>)
 8002166:	2200      	movs	r2, #0
 8002168:	701a      	strb	r2, [r3, #0]
	stopped = 0;
 800216a:	4b14      	ldr	r3, [pc, #80]	; (80021bc <turnLeftAnalog+0x68>)
 800216c:	2200      	movs	r2, #0
 800216e:	701a      	strb	r2, [r3, #0]
	movingStraight = 0;
 8002170:	4b13      	ldr	r3, [pc, #76]	; (80021c0 <turnLeftAnalog+0x6c>)
 8002172:	2200      	movs	r2, #0
 8002174:	701a      	strb	r2, [r3, #0]

	if (speed_val < 0)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	da04      	bge.n	8002186 <turnLeftAnalog+0x32>
	{
		speed(0, 0);
 800217c:	2100      	movs	r1, #0
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff ffae 	bl	80020e0 <speed>
		return;
 8002184:	e012      	b.n	80021ac <turnLeftAnalog+0x58>
	}
	else if (speed_val > (maxSpeed - FRICTION_OFFSET))
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	3b06      	subs	r3, #6
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	429a      	cmp	r2, r3
 800218e:	db02      	blt.n	8002196 <turnLeftAnalog+0x42>
	{
		speed_val = maxSpeed;
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	607b      	str	r3, [r7, #4]
 8002194:	e002      	b.n	800219c <turnLeftAnalog+0x48>
	}
	else
	{
		speed_val += FRICTION_OFFSET;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3307      	adds	r3, #7
 800219a:	607b      	str	r3, [r7, #4]
	}

	speed(-1*speed_val, speed_val - FRICTION_OFFSET);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	425a      	negs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3b07      	subs	r3, #7
 80021a4:	0019      	movs	r1, r3
 80021a6:	0010      	movs	r0, r2
 80021a8:	f7ff ff9a 	bl	80020e0 <speed>
}
 80021ac:	46bd      	mov	sp, r7
 80021ae:	b002      	add	sp, #8
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	46c0      	nop			; (mov r8, r8)
 80021b4:	20000259 	.word	0x20000259
 80021b8:	2000025a 	.word	0x2000025a
 80021bc:	20000002 	.word	0x20000002
 80021c0:	2000025b 	.word	0x2000025b

080021c4 <turnRightAnalog>:

void turnRightAnalog(int32_t speed_val, int32_t maxSpeed)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
	turningRight = 1;
 80021ce:	4b15      	ldr	r3, [pc, #84]	; (8002224 <turnRightAnalog+0x60>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	701a      	strb	r2, [r3, #0]
	turningLeft = 0;
 80021d4:	4b14      	ldr	r3, [pc, #80]	; (8002228 <turnRightAnalog+0x64>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	701a      	strb	r2, [r3, #0]
	stopped = 0;
 80021da:	4b14      	ldr	r3, [pc, #80]	; (800222c <turnRightAnalog+0x68>)
 80021dc:	2200      	movs	r2, #0
 80021de:	701a      	strb	r2, [r3, #0]
	movingStraight = 0;
 80021e0:	4b13      	ldr	r3, [pc, #76]	; (8002230 <turnRightAnalog+0x6c>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]

	if (speed_val < 0)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	da04      	bge.n	80021f6 <turnRightAnalog+0x32>
	{
		speed(0, 0);
 80021ec:	2100      	movs	r1, #0
 80021ee:	2000      	movs	r0, #0
 80021f0:	f7ff ff76 	bl	80020e0 <speed>
		return;
 80021f4:	e012      	b.n	800221c <turnRightAnalog+0x58>
	}
	else if (speed_val > (maxSpeed - FRICTION_OFFSET))
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	3b06      	subs	r3, #6
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	db02      	blt.n	8002206 <turnRightAnalog+0x42>
	{
		speed_val = maxSpeed;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	607b      	str	r3, [r7, #4]
 8002204:	e002      	b.n	800220c <turnRightAnalog+0x48>
	}
	else
	{
		speed_val += FRICTION_OFFSET;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3307      	adds	r3, #7
 800220a:	607b      	str	r3, [r7, #4]
	}

	speed(speed_val, -1*(speed_val - FRICTION_OFFSET));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2207      	movs	r2, #7
 8002210:	1ad2      	subs	r2, r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	0011      	movs	r1, r2
 8002216:	0018      	movs	r0, r3
 8002218:	f7ff ff62 	bl	80020e0 <speed>
}
 800221c:	46bd      	mov	sp, r7
 800221e:	b002      	add	sp, #8
 8002220:	bd80      	pop	{r7, pc}
 8002222:	46c0      	nop			; (mov r8, r8)
 8002224:	2000025a 	.word	0x2000025a
 8002228:	20000259 	.word	0x20000259
 800222c:	20000002 	.word	0x20000002
 8002230:	2000025b 	.word	0x2000025b

08002234 <goStraightAnalogCapped>:
}

// After the cap value, the speed is set to FORWARD_SPEED. So, the maximum speed is FORWARD_SPEED, not capVal.
// How many ticks after the STOP_RANGE_HCSR would you like to go in FORWARD_SPEED? That is capVal.
void goStraightAnalogCapped(int32_t speed_val, int32_t capVal)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
	turningLeft = 0;
 800223e:	4b14      	ldr	r3, [pc, #80]	; (8002290 <goStraightAnalogCapped+0x5c>)
 8002240:	2200      	movs	r2, #0
 8002242:	701a      	strb	r2, [r3, #0]
	turningRight = 0;
 8002244:	4b13      	ldr	r3, [pc, #76]	; (8002294 <goStraightAnalogCapped+0x60>)
 8002246:	2200      	movs	r2, #0
 8002248:	701a      	strb	r2, [r3, #0]
	stopped = 0;
 800224a:	4b13      	ldr	r3, [pc, #76]	; (8002298 <goStraightAnalogCapped+0x64>)
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]
	movingStraight = 1;
 8002250:	4b12      	ldr	r3, [pc, #72]	; (800229c <goStraightAnalogCapped+0x68>)
 8002252:	2201      	movs	r2, #1
 8002254:	701a      	strb	r2, [r3, #0]

	// Speed value shouldn't equal 0 when going forward. if it does, make sure to make both wheels 0.
	if (speed_val <= 0)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	dc04      	bgt.n	8002266 <goStraightAnalogCapped+0x32>
	{
		speed(0, 0);
 800225c:	2100      	movs	r1, #0
 800225e:	2000      	movs	r0, #0
 8002260:	f7ff ff3e 	bl	80020e0 <speed>
		return;
 8002264:	e010      	b.n	8002288 <goStraightAnalogCapped+0x54>
	}
	else if (speed_val > capVal)
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	429a      	cmp	r2, r3
 800226c:	dd02      	ble.n	8002274 <goStraightAnalogCapped+0x40>
	{
		speed_val = FORWARD_SPEED;
 800226e:	2364      	movs	r3, #100	; 0x64
 8002270:	607b      	str	r3, [r7, #4]
 8002272:	e002      	b.n	800227a <goStraightAnalogCapped+0x46>
	}
	else
	{
		speed_val += FRICTION_OFFSET;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	3307      	adds	r3, #7
 8002278:	607b      	str	r3, [r7, #4]
	}

	speed(speed_val, speed_val - FRICTION_OFFSET);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	1fda      	subs	r2, r3, #7
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	0011      	movs	r1, r2
 8002282:	0018      	movs	r0, r3
 8002284:	f7ff ff2c 	bl	80020e0 <speed>
}
 8002288:	46bd      	mov	sp, r7
 800228a:	b002      	add	sp, #8
 800228c:	bd80      	pop	{r7, pc}
 800228e:	46c0      	nop			; (mov r8, r8)
 8002290:	20000259 	.word	0x20000259
 8002294:	2000025a 	.word	0x2000025a
 8002298:	20000002 	.word	0x20000002
 800229c:	2000025b 	.word	0x2000025b

080022a0 <reinitalize_aoa_UART>:
/*********************************************************************************
					   Error Handling Functions Begin
**********************************************************************************/
// Reinitializes the AOA USART
void reinitalize_aoa_UART()
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	HAL_UART_DeInit(&huart1); // Deinitialize USART1
 80022a4:	4b09      	ldr	r3, [pc, #36]	; (80022cc <reinitalize_aoa_UART+0x2c>)
 80022a6:	0018      	movs	r0, r3
 80022a8:	f004 f9e0 	bl	800666c <HAL_UART_DeInit>
    MX_USART1_UART_Init();    // Reinitialize USART1
 80022ac:	f000 fc00 	bl	8002ab0 <MX_USART1_UART_Init>

    // Call UART interrupt to sample again before it tries to deinitialize again.
    // If it doesn't work, give some delay after it to wait for the new angle to arrive.
    USART_State = HAL_UART_Receive_IT(&huart1, rx, AOA_USART_NUM_BYTES);
 80022b0:	4907      	ldr	r1, [pc, #28]	; (80022d0 <reinitalize_aoa_UART+0x30>)
 80022b2:	4b06      	ldr	r3, [pc, #24]	; (80022cc <reinitalize_aoa_UART+0x2c>)
 80022b4:	2202      	movs	r2, #2
 80022b6:	0018      	movs	r0, r3
 80022b8:	f004 fa18 	bl	80066ec <HAL_UART_Receive_IT>
 80022bc:	0003      	movs	r3, r0
 80022be:	001a      	movs	r2, r3
 80022c0:	4b04      	ldr	r3, [pc, #16]	; (80022d4 <reinitalize_aoa_UART+0x34>)
 80022c2:	701a      	strb	r2, [r3, #0]
}
 80022c4:	46c0      	nop			; (mov r8, r8)
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	46c0      	nop			; (mov r8, r8)
 80022cc:	20000168 	.word	0x20000168
 80022d0:	2000025c 	.word	0x2000025c
 80022d4:	2000000e 	.word	0x2000000e

080022d8 <makeDecision>:
/*********************************************************************************
					   Error Handling Functions End
**********************************************************************************/

void makeDecision()
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
	 // Update the state.
	  stop = ISSTOP(HCSR_Distance_1, HCSR_Distance_2, HCSR_Distance_3);
 80022dc:	4b84      	ldr	r3, [pc, #528]	; (80024f0 <makeDecision+0x218>)
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	2b1d      	cmp	r3, #29
 80022e2:	d907      	bls.n	80022f4 <makeDecision+0x1c>
 80022e4:	4b83      	ldr	r3, [pc, #524]	; (80024f4 <makeDecision+0x21c>)
 80022e6:	881b      	ldrh	r3, [r3, #0]
 80022e8:	2b1d      	cmp	r3, #29
 80022ea:	d903      	bls.n	80022f4 <makeDecision+0x1c>
 80022ec:	4b82      	ldr	r3, [pc, #520]	; (80024f8 <makeDecision+0x220>)
 80022ee:	881b      	ldrh	r3, [r3, #0]
 80022f0:	2b1d      	cmp	r3, #29
 80022f2:	d801      	bhi.n	80022f8 <makeDecision+0x20>
 80022f4:	2301      	movs	r3, #1
 80022f6:	e000      	b.n	80022fa <makeDecision+0x22>
 80022f8:	2300      	movs	r3, #0
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	4b7f      	ldr	r3, [pc, #508]	; (80024fc <makeDecision+0x224>)
 80022fe:	701a      	strb	r2, [r3, #0]
	  stopTurn = IS_STOP_TURN(HCSR_Distance_1, HCSR_Distance_2, HCSR_Distance_3);
 8002300:	4b7b      	ldr	r3, [pc, #492]	; (80024f0 <makeDecision+0x218>)
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	2b18      	cmp	r3, #24
 8002306:	d907      	bls.n	8002318 <makeDecision+0x40>
 8002308:	4b7a      	ldr	r3, [pc, #488]	; (80024f4 <makeDecision+0x21c>)
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	2b18      	cmp	r3, #24
 800230e:	d903      	bls.n	8002318 <makeDecision+0x40>
 8002310:	4b79      	ldr	r3, [pc, #484]	; (80024f8 <makeDecision+0x220>)
 8002312:	881b      	ldrh	r3, [r3, #0]
 8002314:	2b18      	cmp	r3, #24
 8002316:	d801      	bhi.n	800231c <makeDecision+0x44>
 8002318:	2301      	movs	r3, #1
 800231a:	e000      	b.n	800231e <makeDecision+0x46>
 800231c:	2300      	movs	r3, #0
 800231e:	b2da      	uxtb	r2, r3
 8002320:	4b77      	ldr	r3, [pc, #476]	; (8002500 <makeDecision+0x228>)
 8002322:	701a      	strb	r2, [r3, #0]
	  turn = ISTURN(angle);
 8002324:	4b77      	ldr	r3, [pc, #476]	; (8002504 <makeDecision+0x22c>)
 8002326:	2200      	movs	r2, #0
 8002328:	5e9b      	ldrsh	r3, [r3, r2]
 800232a:	339f      	adds	r3, #159	; 0x9f
 800232c:	db06      	blt.n	800233c <makeDecision+0x64>
 800232e:	4b75      	ldr	r3, [pc, #468]	; (8002504 <makeDecision+0x22c>)
 8002330:	2200      	movs	r2, #0
 8002332:	5e9b      	ldrsh	r3, [r3, r2]
 8002334:	2b9f      	cmp	r3, #159	; 0x9f
 8002336:	dc01      	bgt.n	800233c <makeDecision+0x64>
 8002338:	2301      	movs	r3, #1
 800233a:	e000      	b.n	800233e <makeDecision+0x66>
 800233c:	2300      	movs	r3, #0
 800233e:	b2da      	uxtb	r2, r3
 8002340:	4b71      	ldr	r3, [pc, #452]	; (8002508 <makeDecision+0x230>)
 8002342:	701a      	strb	r2, [r3, #0]

	  // Interpret the results to send motor commands.
	  if (turn)
 8002344:	4b70      	ldr	r3, [pc, #448]	; (8002508 <makeDecision+0x230>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d04b      	beq.n	80023e4 <makeDecision+0x10c>
	  {
		  if (stopTurn)
 800234c:	4b6c      	ldr	r3, [pc, #432]	; (8002500 <makeDecision+0x228>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d015      	beq.n	8002380 <makeDecision+0xa8>
		  {
			  if (!stopped)
 8002354:	4b6d      	ldr	r3, [pc, #436]	; (800250c <makeDecision+0x234>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d000      	beq.n	800235e <makeDecision+0x86>
 800235c:	e084      	b.n	8002468 <makeDecision+0x190>
			  {
				  speed(0, 0);
 800235e:	2100      	movs	r1, #0
 8002360:	2000      	movs	r0, #0
 8002362:	f7ff febd 	bl	80020e0 <speed>
				  turningLeft = 0;
 8002366:	4b6a      	ldr	r3, [pc, #424]	; (8002510 <makeDecision+0x238>)
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]
				  turningRight = 0;
 800236c:	4b69      	ldr	r3, [pc, #420]	; (8002514 <makeDecision+0x23c>)
 800236e:	2200      	movs	r2, #0
 8002370:	701a      	strb	r2, [r3, #0]
				  stopped = 1;
 8002372:	4b66      	ldr	r3, [pc, #408]	; (800250c <makeDecision+0x234>)
 8002374:	2201      	movs	r2, #1
 8002376:	701a      	strb	r2, [r3, #0]
				  movingStraight = 0;
 8002378:	4b67      	ldr	r3, [pc, #412]	; (8002518 <makeDecision+0x240>)
 800237a:	2200      	movs	r2, #0
 800237c:	701a      	strb	r2, [r3, #0]
 800237e:	e073      	b.n	8002468 <makeDecision+0x190>
			  }
		  }
		  else if (ISLEFT(angle))// && !turningLeft) // if (ISLEFT(angle)  && !turningLeft)
 8002380:	4b60      	ldr	r3, [pc, #384]	; (8002504 <makeDecision+0x22c>)
 8002382:	2200      	movs	r2, #0
 8002384:	5e9b      	ldrsh	r3, [r3, r2]
 8002386:	339f      	adds	r3, #159	; 0x9f
 8002388:	db13      	blt.n	80023b2 <makeDecision+0xda>
 800238a:	4b5e      	ldr	r3, [pc, #376]	; (8002504 <makeDecision+0x22c>)
 800238c:	2200      	movs	r2, #0
 800238e:	5e9b      	ldrsh	r3, [r3, r2]
 8002390:	2b00      	cmp	r3, #0
 8002392:	da0e      	bge.n	80023b2 <makeDecision+0xda>
		  {
//			   turnLeft(TURN_SPEED);		   							// Turn in a constant speed
			   turnLeftAnalog(ANGLE_TO_SPEED(angle), MAX_TURN_SPEED); 	// Turn in spectrum
 8002394:	4b5b      	ldr	r3, [pc, #364]	; (8002504 <makeDecision+0x22c>)
 8002396:	2200      	movs	r2, #0
 8002398:	5e9b      	ldrsh	r3, [r3, r2]
 800239a:	17da      	asrs	r2, r3, #31
 800239c:	189b      	adds	r3, r3, r2
 800239e:	4053      	eors	r3, r2
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	001a      	movs	r2, r3
 80023a4:	23be      	movs	r3, #190	; 0xbe
 80023a6:	1a9b      	subs	r3, r3, r2
 80023a8:	21be      	movs	r1, #190	; 0xbe
 80023aa:	0018      	movs	r0, r3
 80023ac:	f7ff fed2 	bl	8002154 <turnLeftAnalog>
 80023b0:	e05a      	b.n	8002468 <makeDecision+0x190>
//			   turnLeftCapped(ABS(angle));	   							// Turn in limited spectrum (TURN_SPEED is the maximum speed)
		  }
		  else if (ISRIGHT(angle))// && !turningRight) // else if (ISRIGHT(angle) && !turningRight)
 80023b2:	4b54      	ldr	r3, [pc, #336]	; (8002504 <makeDecision+0x22c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	5e9b      	ldrsh	r3, [r3, r2]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	db55      	blt.n	8002468 <makeDecision+0x190>
 80023bc:	4b51      	ldr	r3, [pc, #324]	; (8002504 <makeDecision+0x22c>)
 80023be:	2200      	movs	r2, #0
 80023c0:	5e9b      	ldrsh	r3, [r3, r2]
 80023c2:	2b9f      	cmp	r3, #159	; 0x9f
 80023c4:	dc50      	bgt.n	8002468 <makeDecision+0x190>
		  {
//			   turnRight(TURN_SPEED); 									// Turn in a constant speed
			   turnRightAnalog(ANGLE_TO_SPEED(angle), MAX_TURN_SPEED);	// Turn in spectrum, maximum speed is second argument
 80023c6:	4b4f      	ldr	r3, [pc, #316]	; (8002504 <makeDecision+0x22c>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	5e9b      	ldrsh	r3, [r3, r2]
 80023cc:	17da      	asrs	r2, r3, #31
 80023ce:	189b      	adds	r3, r3, r2
 80023d0:	4053      	eors	r3, r2
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	001a      	movs	r2, r3
 80023d6:	23be      	movs	r3, #190	; 0xbe
 80023d8:	1a9b      	subs	r3, r3, r2
 80023da:	21be      	movs	r1, #190	; 0xbe
 80023dc:	0018      	movs	r0, r3
 80023de:	f7ff fef1 	bl	80021c4 <turnRightAnalog>
 80023e2:	e041      	b.n	8002468 <makeDecision+0x190>
//			   turnRightCapped(ABS(angle)); 							// Turn in limited spectrum (TURN_SPEED is the maximum speed)
		  }
	  }
	  else if (stop)
 80023e4:	4b45      	ldr	r3, [pc, #276]	; (80024fc <makeDecision+0x224>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d014      	beq.n	8002416 <makeDecision+0x13e>
	  {
		  if (!stopped)
 80023ec:	4b47      	ldr	r3, [pc, #284]	; (800250c <makeDecision+0x234>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d139      	bne.n	8002468 <makeDecision+0x190>
		  {
			  turningLeft = 0;
 80023f4:	4b46      	ldr	r3, [pc, #280]	; (8002510 <makeDecision+0x238>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	701a      	strb	r2, [r3, #0]
			  turningRight = 0;
 80023fa:	4b46      	ldr	r3, [pc, #280]	; (8002514 <makeDecision+0x23c>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	701a      	strb	r2, [r3, #0]
			  stopped = 1;
 8002400:	4b42      	ldr	r3, [pc, #264]	; (800250c <makeDecision+0x234>)
 8002402:	2201      	movs	r2, #1
 8002404:	701a      	strb	r2, [r3, #0]
			  movingStraight = 0;
 8002406:	4b44      	ldr	r3, [pc, #272]	; (8002518 <makeDecision+0x240>)
 8002408:	2200      	movs	r2, #0
 800240a:	701a      	strb	r2, [r3, #0]
			  speed(0, 0);
 800240c:	2100      	movs	r1, #0
 800240e:	2000      	movs	r0, #0
 8002410:	f7ff fe66 	bl	80020e0 <speed>
 8002414:	e028      	b.n	8002468 <makeDecision+0x190>
		  }
	  }
	  else if (!stop)
 8002416:	4b39      	ldr	r3, [pc, #228]	; (80024fc <makeDecision+0x224>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d124      	bne.n	8002468 <makeDecision+0x190>
//		  if (!movingStraight)
//			  goStraight(FORWARD_SPEED);

//		   goStraightAnalog(HCSR_DIST_TO_SPEED(HCSR_Distance_1, HCSR_Distance_2, HCSR_Distance_3), MAX_FORWARD_SPEED);

		  goStraightAnalogCapped(HCSR_DIST_TO_SPEED(HCSR_Distance_1, HCSR_Distance_2, HCSR_Distance_3), 40);
 800241e:	4b34      	ldr	r3, [pc, #208]	; (80024f0 <makeDecision+0x218>)
 8002420:	881a      	ldrh	r2, [r3, #0]
 8002422:	4b34      	ldr	r3, [pc, #208]	; (80024f4 <makeDecision+0x21c>)
 8002424:	881b      	ldrh	r3, [r3, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d20d      	bcs.n	8002446 <makeDecision+0x16e>
 800242a:	4b33      	ldr	r3, [pc, #204]	; (80024f8 <makeDecision+0x220>)
 800242c:	881a      	ldrh	r2, [r3, #0]
 800242e:	4b30      	ldr	r3, [pc, #192]	; (80024f0 <makeDecision+0x218>)
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	1c18      	adds	r0, r3, #0
 8002434:	1c11      	adds	r1, r2, #0
 8002436:	b28a      	uxth	r2, r1
 8002438:	b283      	uxth	r3, r0
 800243a:	429a      	cmp	r2, r3
 800243c:	d900      	bls.n	8002440 <makeDecision+0x168>
 800243e:	1c01      	adds	r1, r0, #0
 8002440:	b28b      	uxth	r3, r1
 8002442:	3b1e      	subs	r3, #30
 8002444:	e00c      	b.n	8002460 <makeDecision+0x188>
 8002446:	4b2c      	ldr	r3, [pc, #176]	; (80024f8 <makeDecision+0x220>)
 8002448:	881a      	ldrh	r2, [r3, #0]
 800244a:	4b2a      	ldr	r3, [pc, #168]	; (80024f4 <makeDecision+0x21c>)
 800244c:	881b      	ldrh	r3, [r3, #0]
 800244e:	1c18      	adds	r0, r3, #0
 8002450:	1c11      	adds	r1, r2, #0
 8002452:	b28a      	uxth	r2, r1
 8002454:	b283      	uxth	r3, r0
 8002456:	429a      	cmp	r2, r3
 8002458:	d900      	bls.n	800245c <makeDecision+0x184>
 800245a:	1c01      	adds	r1, r0, #0
 800245c:	b28b      	uxth	r3, r1
 800245e:	3b1e      	subs	r3, #30
 8002460:	2128      	movs	r1, #40	; 0x28
 8002462:	0018      	movs	r0, r3
 8002464:	f7ff fee6 	bl	8002234 <goStraightAnalogCapped>
	  }

#if AOA_EN
	  if (prevAngle == angle)
 8002468:	4b2c      	ldr	r3, [pc, #176]	; (800251c <makeDecision+0x244>)
 800246a:	2200      	movs	r2, #0
 800246c:	5e9a      	ldrsh	r2, [r3, r2]
 800246e:	4b25      	ldr	r3, [pc, #148]	; (8002504 <makeDecision+0x22c>)
 8002470:	2100      	movs	r1, #0
 8002472:	5e5b      	ldrsh	r3, [r3, r1]
 8002474:	429a      	cmp	r2, r3
 8002476:	d10d      	bne.n	8002494 <makeDecision+0x1bc>
	  {
		  angleCounter++;
 8002478:	4b29      	ldr	r3, [pc, #164]	; (8002520 <makeDecision+0x248>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	3301      	adds	r3, #1
 800247e:	b2da      	uxtb	r2, r3
 8002480:	4b27      	ldr	r3, [pc, #156]	; (8002520 <makeDecision+0x248>)
 8002482:	701a      	strb	r2, [r3, #0]
		  if (angleCounter == 0)
 8002484:	4b26      	ldr	r3, [pc, #152]	; (8002520 <makeDecision+0x248>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d106      	bne.n	800249a <makeDecision+0x1c2>
			  angleCounter = 255;
 800248c:	4b24      	ldr	r3, [pc, #144]	; (8002520 <makeDecision+0x248>)
 800248e:	22ff      	movs	r2, #255	; 0xff
 8002490:	701a      	strb	r2, [r3, #0]
 8002492:	e002      	b.n	800249a <makeDecision+0x1c2>
	  }
	  else
	  {
		  angleCounter = 0;
 8002494:	4b22      	ldr	r3, [pc, #136]	; (8002520 <makeDecision+0x248>)
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]
	  }

	  prevAngle = angle; // Update previous angle value
 800249a:	4b1a      	ldr	r3, [pc, #104]	; (8002504 <makeDecision+0x22c>)
 800249c:	2200      	movs	r2, #0
 800249e:	5e9a      	ldrsh	r2, [r3, r2]
 80024a0:	4b1e      	ldr	r3, [pc, #120]	; (800251c <makeDecision+0x244>)
 80024a2:	801a      	strh	r2, [r3, #0]

	  // If the angle is outside the valid range, restart the UART.
	  if (!IS_VALID_ANGLE(temp_angle) || angleCounter >= ANGLE_SAMPLING_HALTED_COUNT)
 80024a4:	4b1f      	ldr	r3, [pc, #124]	; (8002524 <makeDecision+0x24c>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	5e9b      	ldrsh	r3, [r3, r2]
 80024aa:	33b3      	adds	r3, #179	; 0xb3
 80024ac:	db08      	blt.n	80024c0 <makeDecision+0x1e8>
 80024ae:	4b1d      	ldr	r3, [pc, #116]	; (8002524 <makeDecision+0x24c>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	5e9b      	ldrsh	r3, [r3, r2]
 80024b4:	2bb3      	cmp	r3, #179	; 0xb3
 80024b6:	dc03      	bgt.n	80024c0 <makeDecision+0x1e8>
 80024b8:	4b19      	ldr	r3, [pc, #100]	; (8002520 <makeDecision+0x248>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	2b0b      	cmp	r3, #11
 80024be:	d901      	bls.n	80024c4 <makeDecision+0x1ec>
	  {
		  reinitalize_aoa_UART(); // GOTTA TAKE OUT THE USART IT CALL IF WE ARE CALLING IT ALREADY IN THE LOOP
 80024c0:	f7ff feee 	bl	80022a0 <reinitalize_aoa_UART>
	  //	  if (angleCounter >= ANGLE_SAMPLING_HALTED_COUNT) // CURRENTLY 8, BRING IT DOWN IF NEEDED
	  //	  {
	  //		  USART_State = HAL_UART_Receive_IT(&huart1, rx, AOA_USART_NUM_BYTES);
	  //	  }

	  if (stopped)
 80024c4:	4b11      	ldr	r3, [pc, #68]	; (800250c <makeDecision+0x234>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d007      	beq.n	80024dc <makeDecision+0x204>
		  HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_SET);
 80024cc:	23a0      	movs	r3, #160	; 0xa0
 80024ce:	05db      	lsls	r3, r3, #23
 80024d0:	2201      	movs	r2, #1
 80024d2:	2120      	movs	r1, #32
 80024d4:	0018      	movs	r0, r3
 80024d6:	f001 fd3d 	bl	8003f54 <HAL_GPIO_WritePin>
	  else
		  HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
}
 80024da:	e006      	b.n	80024ea <makeDecision+0x212>
		  HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 80024dc:	23a0      	movs	r3, #160	; 0xa0
 80024de:	05db      	lsls	r3, r3, #23
 80024e0:	2200      	movs	r2, #0
 80024e2:	2120      	movs	r1, #32
 80024e4:	0018      	movs	r0, r3
 80024e6:	f001 fd35 	bl	8003f54 <HAL_GPIO_WritePin>
}
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000008 	.word	0x20000008
 80024f4:	2000000a 	.word	0x2000000a
 80024f8:	2000000c 	.word	0x2000000c
 80024fc:	20000000 	.word	0x20000000
 8002500:	20000001 	.word	0x20000001
 8002504:	20000004 	.word	0x20000004
 8002508:	20000258 	.word	0x20000258
 800250c:	20000002 	.word	0x20000002
 8002510:	20000259 	.word	0x20000259
 8002514:	2000025a 	.word	0x2000025a
 8002518:	2000025b 	.word	0x2000025b
 800251c:	20000260 	.word	0x20000260
 8002520:	2000025e 	.word	0x2000025e
 8002524:	20000006 	.word	0x20000006

08002528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800252e:	f000 fe53 	bl	80031d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002532:	f000 f8c5 	bl	80026c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002536:	f000 fb27 	bl	8002b88 <MX_GPIO_Init>
  MX_DMA_Init();
 800253a:	f000 fb07 	bl	8002b4c <MX_DMA_Init>
  MX_USART1_UART_Init();
 800253e:	f000 fab7 	bl	8002ab0 <MX_USART1_UART_Init>
  MX_TIM17_Init();
 8002542:	f000 fa65 	bl	8002a10 <MX_TIM17_Init>
  MX_TIM1_Init();
 8002546:	f000 f919 	bl	800277c <MX_TIM1_Init>
  MX_TIM2_Init();
 800254a:	f000 f97b 	bl	8002844 <MX_TIM2_Init>
  MX_TIM3_Init();
 800254e:	f000 f9d5 	bl	80028fc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // ********** Timer Interrupts Start for HC-SR04 Distance Sensor **********
#if HCSR1_EN
  HAL_TIM_IC_Start_IT(&HCSR1_timer_handler, HCSR1_TIMER_CHANNEL);
 8002552:	4b50      	ldr	r3, [pc, #320]	; (8002694 <main+0x16c>)
 8002554:	2100      	movs	r1, #0
 8002556:	0018      	movs	r0, r3
 8002558:	f002 fd92 	bl	8005080 <HAL_TIM_IC_Start_IT>
#endif
#if HCSR2_EN
  HAL_TIM_IC_Start_IT(&HCSR2_timer_handler, HCSR2_TIMER_CHANNEL);
 800255c:	4b4e      	ldr	r3, [pc, #312]	; (8002698 <main+0x170>)
 800255e:	2100      	movs	r1, #0
 8002560:	0018      	movs	r0, r3
 8002562:	f002 fd8d 	bl	8005080 <HAL_TIM_IC_Start_IT>
#endif
#if HCSR3_EN
  HAL_TIM_IC_Start_IT(&HCSR3_timer_handler, HCSR3_TIMER_CHANNEL);
 8002566:	4b4d      	ldr	r3, [pc, #308]	; (800269c <main+0x174>)
 8002568:	2100      	movs	r1, #0
 800256a:	0018      	movs	r0, r3
 800256c:	f002 fd88 	bl	8005080 <HAL_TIM_IC_Start_IT>
#endif

  // ********** PWM Start for Controlling the Motors **********
#if MOTOR_EN
  HAL_TIM_PWM_Start(&pwm_timer_handler, PWM_LEFT_MOTOR_CHANNEL); // Start the PWM for left motor
 8002570:	4b4b      	ldr	r3, [pc, #300]	; (80026a0 <main+0x178>)
 8002572:	2100      	movs	r1, #0
 8002574:	0018      	movs	r0, r3
 8002576:	f002 fc4d 	bl	8004e14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&pwm_timer_handler, PWM_RIGHT_MOTOR_CHANNEL); // Start the PWM for right motor
 800257a:	4b49      	ldr	r3, [pc, #292]	; (80026a0 <main+0x178>)
 800257c:	2104      	movs	r1, #4
 800257e:	0018      	movs	r0, r3
 8002580:	f002 fc48 	bl	8004e14 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  speed(0, 0);
 8002584:	2100      	movs	r1, #0
 8002586:	2000      	movs	r0, #0
 8002588:	f7ff fdaa 	bl	80020e0 <speed>
  int iter = 0;
 800258c:	2300      	movs	r3, #0
 800258e:	607b      	str	r3, [r7, #4]
  for (iter = 0; iter < 23; iter++)
 8002590:	2300      	movs	r3, #0
 8002592:	607b      	str	r3, [r7, #4]
 8002594:	e01a      	b.n	80025cc <main+0xa4>
  {
	  HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_SET);
 8002596:	23a0      	movs	r3, #160	; 0xa0
 8002598:	05db      	lsls	r3, r3, #23
 800259a:	2201      	movs	r2, #1
 800259c:	2120      	movs	r1, #32
 800259e:	0018      	movs	r0, r3
 80025a0:	f001 fcd8 	bl	8003f54 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 80025a4:	23fa      	movs	r3, #250	; 0xfa
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	0018      	movs	r0, r3
 80025aa:	f000 fe9b 	bl	80032e4 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 80025ae:	23a0      	movs	r3, #160	; 0xa0
 80025b0:	05db      	lsls	r3, r3, #23
 80025b2:	2200      	movs	r2, #0
 80025b4:	2120      	movs	r1, #32
 80025b6:	0018      	movs	r0, r3
 80025b8:	f001 fccc 	bl	8003f54 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 80025bc:	23fa      	movs	r3, #250	; 0xfa
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	0018      	movs	r0, r3
 80025c2:	f000 fe8f 	bl	80032e4 <HAL_Delay>
  for (iter = 0; iter < 23; iter++)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	3301      	adds	r3, #1
 80025ca:	607b      	str	r3, [r7, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b16      	cmp	r3, #22
 80025d0:	dde1      	ble.n	8002596 <main+0x6e>
  }
  while (1)
  {
#if AOA_EN
	  USART_State = HAL_UART_Receive_IT(&huart1, rx, AOA_USART_NUM_BYTES);
 80025d2:	4934      	ldr	r1, [pc, #208]	; (80026a4 <main+0x17c>)
 80025d4:	4b34      	ldr	r3, [pc, #208]	; (80026a8 <main+0x180>)
 80025d6:	2202      	movs	r2, #2
 80025d8:	0018      	movs	r0, r3
 80025da:	f004 f887 	bl	80066ec <HAL_UART_Receive_IT>
 80025de:	0003      	movs	r3, r0
 80025e0:	001a      	movs	r2, r3
 80025e2:	4b32      	ldr	r3, [pc, #200]	; (80026ac <main+0x184>)
 80025e4:	701a      	strb	r2, [r3, #0]
#endif

#if HCSR1_EN
	  HCSR1_Read();
 80025e6:	f7ff fccd 	bl	8001f84 <HCSR1_Read>
	  millis = HAL_GetTick();
 80025ea:	f000 fe71 	bl	80032d0 <HAL_GetTick>
 80025ee:	0002      	movs	r2, r0
 80025f0:	4b2f      	ldr	r3, [pc, #188]	; (80026b0 <main+0x188>)
 80025f2:	601a      	str	r2, [r3, #0]
	  while ((Distance1_flag == 0) && ((HAL_GetTick() - millis) <= HCSR_BLOCK_TIMEOUT)) {}
 80025f4:	46c0      	nop			; (mov r8, r8)
 80025f6:	4b2f      	ldr	r3, [pc, #188]	; (80026b4 <main+0x18c>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d107      	bne.n	800260e <main+0xe6>
 80025fe:	f000 fe67 	bl	80032d0 <HAL_GetTick>
 8002602:	0002      	movs	r2, r0
 8002604:	4b2a      	ldr	r3, [pc, #168]	; (80026b0 <main+0x188>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b4b      	cmp	r3, #75	; 0x4b
 800260c:	d9f3      	bls.n	80025f6 <main+0xce>
#endif

	  makeDecision();
 800260e:	f7ff fe63 	bl	80022d8 <makeDecision>

#if AOA_EN
	  USART_State = HAL_UART_Receive_IT(&huart1, rx, AOA_USART_NUM_BYTES);
 8002612:	4924      	ldr	r1, [pc, #144]	; (80026a4 <main+0x17c>)
 8002614:	4b24      	ldr	r3, [pc, #144]	; (80026a8 <main+0x180>)
 8002616:	2202      	movs	r2, #2
 8002618:	0018      	movs	r0, r3
 800261a:	f004 f867 	bl	80066ec <HAL_UART_Receive_IT>
 800261e:	0003      	movs	r3, r0
 8002620:	001a      	movs	r2, r3
 8002622:	4b22      	ldr	r3, [pc, #136]	; (80026ac <main+0x184>)
 8002624:	701a      	strb	r2, [r3, #0]
#endif

#if HCSR2_EN
	  HCSR2_Read();
 8002626:	f7ff fcd5 	bl	8001fd4 <HCSR2_Read>
	  millis = HAL_GetTick();
 800262a:	f000 fe51 	bl	80032d0 <HAL_GetTick>
 800262e:	0002      	movs	r2, r0
 8002630:	4b1f      	ldr	r3, [pc, #124]	; (80026b0 <main+0x188>)
 8002632:	601a      	str	r2, [r3, #0]
	  while ((Distance2_flag == 0) && ((HAL_GetTick() - millis) <= HCSR_BLOCK_TIMEOUT)) {}
 8002634:	46c0      	nop			; (mov r8, r8)
 8002636:	4b20      	ldr	r3, [pc, #128]	; (80026b8 <main+0x190>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d107      	bne.n	800264e <main+0x126>
 800263e:	f000 fe47 	bl	80032d0 <HAL_GetTick>
 8002642:	0002      	movs	r2, r0
 8002644:	4b1a      	ldr	r3, [pc, #104]	; (80026b0 <main+0x188>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b4b      	cmp	r3, #75	; 0x4b
 800264c:	d9f3      	bls.n	8002636 <main+0x10e>
#endif

	  makeDecision();
 800264e:	f7ff fe43 	bl	80022d8 <makeDecision>

#if AOA_EN
	  USART_State = HAL_UART_Receive_IT(&huart1, rx, AOA_USART_NUM_BYTES);
 8002652:	4914      	ldr	r1, [pc, #80]	; (80026a4 <main+0x17c>)
 8002654:	4b14      	ldr	r3, [pc, #80]	; (80026a8 <main+0x180>)
 8002656:	2202      	movs	r2, #2
 8002658:	0018      	movs	r0, r3
 800265a:	f004 f847 	bl	80066ec <HAL_UART_Receive_IT>
 800265e:	0003      	movs	r3, r0
 8002660:	001a      	movs	r2, r3
 8002662:	4b12      	ldr	r3, [pc, #72]	; (80026ac <main+0x184>)
 8002664:	701a      	strb	r2, [r3, #0]
#endif

#if HCSR3_EN
	  HCSR3_Read();
 8002666:	f7ff fcdb 	bl	8002020 <HCSR3_Read>
	  millis = HAL_GetTick();
 800266a:	f000 fe31 	bl	80032d0 <HAL_GetTick>
 800266e:	0002      	movs	r2, r0
 8002670:	4b0f      	ldr	r3, [pc, #60]	; (80026b0 <main+0x188>)
 8002672:	601a      	str	r2, [r3, #0]
	  while ((Distance3_flag == 0) && ((HAL_GetTick() - millis) <= HCSR_BLOCK_TIMEOUT)) {}
 8002674:	46c0      	nop			; (mov r8, r8)
 8002676:	4b11      	ldr	r3, [pc, #68]	; (80026bc <main+0x194>)
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d107      	bne.n	800268e <main+0x166>
 800267e:	f000 fe27 	bl	80032d0 <HAL_GetTick>
 8002682:	0002      	movs	r2, r0
 8002684:	4b0a      	ldr	r3, [pc, #40]	; (80026b0 <main+0x188>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b4b      	cmp	r3, #75	; 0x4b
 800268c:	d9f3      	bls.n	8002676 <main+0x14e>
#endif

	  makeDecision();
 800268e:	f7ff fe23 	bl	80022d8 <makeDecision>
	  USART_State = HAL_UART_Receive_IT(&huart1, rx, AOA_USART_NUM_BYTES);
 8002692:	e79e      	b.n	80025d2 <main+0xaa>
 8002694:	20000038 	.word	0x20000038
 8002698:	20000084 	.word	0x20000084
 800269c:	2000011c 	.word	0x2000011c
 80026a0:	200000d0 	.word	0x200000d0
 80026a4:	2000025c 	.word	0x2000025c
 80026a8:	20000168 	.word	0x20000168
 80026ac:	2000000e 	.word	0x2000000e
 80026b0:	20000290 	.word	0x20000290
 80026b4:	2000028b 	.word	0x2000028b
 80026b8:	2000028c 	.word	0x2000028c
 80026bc:	2000028d 	.word	0x2000028d

080026c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026c0:	b590      	push	{r4, r7, lr}
 80026c2:	b093      	sub	sp, #76	; 0x4c
 80026c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026c6:	2410      	movs	r4, #16
 80026c8:	193b      	adds	r3, r7, r4
 80026ca:	0018      	movs	r0, r3
 80026cc:	2338      	movs	r3, #56	; 0x38
 80026ce:	001a      	movs	r2, r3
 80026d0:	2100      	movs	r1, #0
 80026d2:	f005 ff69 	bl	80085a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026d6:	003b      	movs	r3, r7
 80026d8:	0018      	movs	r0, r3
 80026da:	2310      	movs	r3, #16
 80026dc:	001a      	movs	r2, r3
 80026de:	2100      	movs	r1, #0
 80026e0:	f005 ff62 	bl	80085a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026e4:	2380      	movs	r3, #128	; 0x80
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	0018      	movs	r0, r3
 80026ea:	f001 fc51 	bl	8003f90 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026ee:	193b      	adds	r3, r7, r4
 80026f0:	2202      	movs	r2, #2
 80026f2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026f4:	193b      	adds	r3, r7, r4
 80026f6:	2280      	movs	r2, #128	; 0x80
 80026f8:	0052      	lsls	r2, r2, #1
 80026fa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80026fc:	0021      	movs	r1, r4
 80026fe:	187b      	adds	r3, r7, r1
 8002700:	2200      	movs	r2, #0
 8002702:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002704:	187b      	adds	r3, r7, r1
 8002706:	2240      	movs	r2, #64	; 0x40
 8002708:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800270a:	187b      	adds	r3, r7, r1
 800270c:	2202      	movs	r2, #2
 800270e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002710:	187b      	adds	r3, r7, r1
 8002712:	2202      	movs	r2, #2
 8002714:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002716:	187b      	adds	r3, r7, r1
 8002718:	2200      	movs	r2, #0
 800271a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800271c:	187b      	adds	r3, r7, r1
 800271e:	2208      	movs	r2, #8
 8002720:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002722:	187b      	adds	r3, r7, r1
 8002724:	2280      	movs	r2, #128	; 0x80
 8002726:	0292      	lsls	r2, r2, #10
 8002728:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800272a:	187b      	adds	r3, r7, r1
 800272c:	2280      	movs	r2, #128	; 0x80
 800272e:	0492      	lsls	r2, r2, #18
 8002730:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002732:	187b      	adds	r3, r7, r1
 8002734:	2280      	movs	r2, #128	; 0x80
 8002736:	0592      	lsls	r2, r2, #22
 8002738:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800273a:	187b      	adds	r3, r7, r1
 800273c:	0018      	movs	r0, r3
 800273e:	f001 fc73 	bl	8004028 <HAL_RCC_OscConfig>
 8002742:	1e03      	subs	r3, r0, #0
 8002744:	d001      	beq.n	800274a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002746:	f000 fa8b 	bl	8002c60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800274a:	003b      	movs	r3, r7
 800274c:	2207      	movs	r2, #7
 800274e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002750:	003b      	movs	r3, r7
 8002752:	2202      	movs	r2, #2
 8002754:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002756:	003b      	movs	r3, r7
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800275c:	003b      	movs	r3, r7
 800275e:	2200      	movs	r2, #0
 8002760:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002762:	003b      	movs	r3, r7
 8002764:	2102      	movs	r1, #2
 8002766:	0018      	movs	r0, r3
 8002768:	f001 ff78 	bl	800465c <HAL_RCC_ClockConfig>
 800276c:	1e03      	subs	r3, r0, #0
 800276e:	d001      	beq.n	8002774 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002770:	f000 fa76 	bl	8002c60 <Error_Handler>
  }
}
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	b013      	add	sp, #76	; 0x4c
 800277a:	bd90      	pop	{r4, r7, pc}

0800277c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b088      	sub	sp, #32
 8002780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002782:	2314      	movs	r3, #20
 8002784:	18fb      	adds	r3, r7, r3
 8002786:	0018      	movs	r0, r3
 8002788:	230c      	movs	r3, #12
 800278a:	001a      	movs	r2, r3
 800278c:	2100      	movs	r1, #0
 800278e:	f005 ff0b 	bl	80085a8 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002792:	1d3b      	adds	r3, r7, #4
 8002794:	0018      	movs	r0, r3
 8002796:	2310      	movs	r3, #16
 8002798:	001a      	movs	r2, r3
 800279a:	2100      	movs	r1, #0
 800279c:	f005 ff04 	bl	80085a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027a0:	4b25      	ldr	r3, [pc, #148]	; (8002838 <MX_TIM1_Init+0xbc>)
 80027a2:	4a26      	ldr	r2, [pc, #152]	; (800283c <MX_TIM1_Init+0xc0>)
 80027a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 80027a6:	4b24      	ldr	r3, [pc, #144]	; (8002838 <MX_TIM1_Init+0xbc>)
 80027a8:	223f      	movs	r2, #63	; 0x3f
 80027aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ac:	4b22      	ldr	r3, [pc, #136]	; (8002838 <MX_TIM1_Init+0xbc>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80027b2:	4b21      	ldr	r3, [pc, #132]	; (8002838 <MX_TIM1_Init+0xbc>)
 80027b4:	4a22      	ldr	r2, [pc, #136]	; (8002840 <MX_TIM1_Init+0xc4>)
 80027b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027b8:	4b1f      	ldr	r3, [pc, #124]	; (8002838 <MX_TIM1_Init+0xbc>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027be:	4b1e      	ldr	r3, [pc, #120]	; (8002838 <MX_TIM1_Init+0xbc>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027c4:	4b1c      	ldr	r3, [pc, #112]	; (8002838 <MX_TIM1_Init+0xbc>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80027ca:	4b1b      	ldr	r3, [pc, #108]	; (8002838 <MX_TIM1_Init+0xbc>)
 80027cc:	0018      	movs	r0, r3
 80027ce:	f002 fbff 	bl	8004fd0 <HAL_TIM_IC_Init>
 80027d2:	1e03      	subs	r3, r0, #0
 80027d4:	d001      	beq.n	80027da <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 80027d6:	f000 fa43 	bl	8002c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027da:	2114      	movs	r1, #20
 80027dc:	187b      	adds	r3, r7, r1
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80027e2:	187b      	adds	r3, r7, r1
 80027e4:	2200      	movs	r2, #0
 80027e6:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027e8:	187b      	adds	r3, r7, r1
 80027ea:	2200      	movs	r2, #0
 80027ec:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027ee:	187a      	adds	r2, r7, r1
 80027f0:	4b11      	ldr	r3, [pc, #68]	; (8002838 <MX_TIM1_Init+0xbc>)
 80027f2:	0011      	movs	r1, r2
 80027f4:	0018      	movs	r0, r3
 80027f6:	f003 fe63 	bl	80064c0 <HAL_TIMEx_MasterConfigSynchronization>
 80027fa:	1e03      	subs	r3, r0, #0
 80027fc:	d001      	beq.n	8002802 <MX_TIM1_Init+0x86>
  {
    Error_Handler();
 80027fe:	f000 fa2f 	bl	8002c60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002808:	1d3b      	adds	r3, r7, #4
 800280a:	2201      	movs	r2, #1
 800280c:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800280e:	1d3b      	adds	r3, r7, #4
 8002810:	2200      	movs	r2, #0
 8002812:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8002814:	1d3b      	adds	r3, r7, #4
 8002816:	2200      	movs	r2, #0
 8002818:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800281a:	1d39      	adds	r1, r7, #4
 800281c:	4b06      	ldr	r3, [pc, #24]	; (8002838 <MX_TIM1_Init+0xbc>)
 800281e:	2200      	movs	r2, #0
 8002820:	0018      	movs	r0, r3
 8002822:	f002 fe8f 	bl	8005544 <HAL_TIM_IC_ConfigChannel>
 8002826:	1e03      	subs	r3, r0, #0
 8002828:	d001      	beq.n	800282e <MX_TIM1_Init+0xb2>
  {
    Error_Handler();
 800282a:	f000 fa19 	bl	8002c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800282e:	46c0      	nop			; (mov r8, r8)
 8002830:	46bd      	mov	sp, r7
 8002832:	b008      	add	sp, #32
 8002834:	bd80      	pop	{r7, pc}
 8002836:	46c0      	nop			; (mov r8, r8)
 8002838:	20000038 	.word	0x20000038
 800283c:	40012c00 	.word	0x40012c00
 8002840:	0000ffff 	.word	0x0000ffff

08002844 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b088      	sub	sp, #32
 8002848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800284a:	2314      	movs	r3, #20
 800284c:	18fb      	adds	r3, r7, r3
 800284e:	0018      	movs	r0, r3
 8002850:	230c      	movs	r3, #12
 8002852:	001a      	movs	r2, r3
 8002854:	2100      	movs	r1, #0
 8002856:	f005 fea7 	bl	80085a8 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 800285a:	1d3b      	adds	r3, r7, #4
 800285c:	0018      	movs	r0, r3
 800285e:	2310      	movs	r3, #16
 8002860:	001a      	movs	r2, r3
 8002862:	2100      	movs	r1, #0
 8002864:	f005 fea0 	bl	80085a8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002868:	4b22      	ldr	r3, [pc, #136]	; (80028f4 <MX_TIM2_Init+0xb0>)
 800286a:	2280      	movs	r2, #128	; 0x80
 800286c:	05d2      	lsls	r2, r2, #23
 800286e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 8002870:	4b20      	ldr	r3, [pc, #128]	; (80028f4 <MX_TIM2_Init+0xb0>)
 8002872:	223f      	movs	r2, #63	; 0x3f
 8002874:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002876:	4b1f      	ldr	r3, [pc, #124]	; (80028f4 <MX_TIM2_Init+0xb0>)
 8002878:	2200      	movs	r2, #0
 800287a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800287c:	4b1d      	ldr	r3, [pc, #116]	; (80028f4 <MX_TIM2_Init+0xb0>)
 800287e:	4a1e      	ldr	r2, [pc, #120]	; (80028f8 <MX_TIM2_Init+0xb4>)
 8002880:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002882:	4b1c      	ldr	r3, [pc, #112]	; (80028f4 <MX_TIM2_Init+0xb0>)
 8002884:	2200      	movs	r2, #0
 8002886:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002888:	4b1a      	ldr	r3, [pc, #104]	; (80028f4 <MX_TIM2_Init+0xb0>)
 800288a:	2200      	movs	r2, #0
 800288c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800288e:	4b19      	ldr	r3, [pc, #100]	; (80028f4 <MX_TIM2_Init+0xb0>)
 8002890:	0018      	movs	r0, r3
 8002892:	f002 fb9d 	bl	8004fd0 <HAL_TIM_IC_Init>
 8002896:	1e03      	subs	r3, r0, #0
 8002898:	d001      	beq.n	800289e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800289a:	f000 f9e1 	bl	8002c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800289e:	2114      	movs	r1, #20
 80028a0:	187b      	adds	r3, r7, r1
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028a6:	187b      	adds	r3, r7, r1
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028ac:	187a      	adds	r2, r7, r1
 80028ae:	4b11      	ldr	r3, [pc, #68]	; (80028f4 <MX_TIM2_Init+0xb0>)
 80028b0:	0011      	movs	r1, r2
 80028b2:	0018      	movs	r0, r3
 80028b4:	f003 fe04 	bl	80064c0 <HAL_TIMEx_MasterConfigSynchronization>
 80028b8:	1e03      	subs	r3, r0, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80028bc:	f000 f9d0 	bl	8002c60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80028c0:	1d3b      	adds	r3, r7, #4
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80028c6:	1d3b      	adds	r3, r7, #4
 80028c8:	2201      	movs	r2, #1
 80028ca:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80028cc:	1d3b      	adds	r3, r7, #4
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 80028d2:	1d3b      	adds	r3, r7, #4
 80028d4:	2200      	movs	r2, #0
 80028d6:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80028d8:	1d39      	adds	r1, r7, #4
 80028da:	4b06      	ldr	r3, [pc, #24]	; (80028f4 <MX_TIM2_Init+0xb0>)
 80028dc:	2200      	movs	r2, #0
 80028de:	0018      	movs	r0, r3
 80028e0:	f002 fe30 	bl	8005544 <HAL_TIM_IC_ConfigChannel>
 80028e4:	1e03      	subs	r3, r0, #0
 80028e6:	d001      	beq.n	80028ec <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 80028e8:	f000 f9ba 	bl	8002c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80028ec:	46c0      	nop			; (mov r8, r8)
 80028ee:	46bd      	mov	sp, r7
 80028f0:	b008      	add	sp, #32
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000084 	.word	0x20000084
 80028f8:	0000ffff 	.word	0x0000ffff

080028fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b08e      	sub	sp, #56	; 0x38
 8002900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002902:	2328      	movs	r3, #40	; 0x28
 8002904:	18fb      	adds	r3, r7, r3
 8002906:	0018      	movs	r0, r3
 8002908:	2310      	movs	r3, #16
 800290a:	001a      	movs	r2, r3
 800290c:	2100      	movs	r1, #0
 800290e:	f005 fe4b 	bl	80085a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002912:	231c      	movs	r3, #28
 8002914:	18fb      	adds	r3, r7, r3
 8002916:	0018      	movs	r0, r3
 8002918:	230c      	movs	r3, #12
 800291a:	001a      	movs	r2, r3
 800291c:	2100      	movs	r1, #0
 800291e:	f005 fe43 	bl	80085a8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002922:	003b      	movs	r3, r7
 8002924:	0018      	movs	r0, r3
 8002926:	231c      	movs	r3, #28
 8002928:	001a      	movs	r2, r3
 800292a:	2100      	movs	r1, #0
 800292c:	f005 fe3c 	bl	80085a8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002930:	4b34      	ldr	r3, [pc, #208]	; (8002a04 <MX_TIM3_Init+0x108>)
 8002932:	4a35      	ldr	r2, [pc, #212]	; (8002a08 <MX_TIM3_Init+0x10c>)
 8002934:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 128-1;
 8002936:	4b33      	ldr	r3, [pc, #204]	; (8002a04 <MX_TIM3_Init+0x108>)
 8002938:	227f      	movs	r2, #127	; 0x7f
 800293a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800293c:	4b31      	ldr	r3, [pc, #196]	; (8002a04 <MX_TIM3_Init+0x108>)
 800293e:	2200      	movs	r2, #0
 8002940:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8002942:	4b30      	ldr	r3, [pc, #192]	; (8002a04 <MX_TIM3_Init+0x108>)
 8002944:	4a31      	ldr	r2, [pc, #196]	; (8002a0c <MX_TIM3_Init+0x110>)
 8002946:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002948:	4b2e      	ldr	r3, [pc, #184]	; (8002a04 <MX_TIM3_Init+0x108>)
 800294a:	2200      	movs	r2, #0
 800294c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800294e:	4b2d      	ldr	r3, [pc, #180]	; (8002a04 <MX_TIM3_Init+0x108>)
 8002950:	2200      	movs	r2, #0
 8002952:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002954:	4b2b      	ldr	r3, [pc, #172]	; (8002a04 <MX_TIM3_Init+0x108>)
 8002956:	0018      	movs	r0, r3
 8002958:	f002 f9a4 	bl	8004ca4 <HAL_TIM_Base_Init>
 800295c:	1e03      	subs	r3, r0, #0
 800295e:	d001      	beq.n	8002964 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002960:	f000 f97e 	bl	8002c60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002964:	2128      	movs	r1, #40	; 0x28
 8002966:	187b      	adds	r3, r7, r1
 8002968:	2280      	movs	r2, #128	; 0x80
 800296a:	0152      	lsls	r2, r2, #5
 800296c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800296e:	187a      	adds	r2, r7, r1
 8002970:	4b24      	ldr	r3, [pc, #144]	; (8002a04 <MX_TIM3_Init+0x108>)
 8002972:	0011      	movs	r1, r2
 8002974:	0018      	movs	r0, r3
 8002976:	f002 ff89 	bl	800588c <HAL_TIM_ConfigClockSource>
 800297a:	1e03      	subs	r3, r0, #0
 800297c:	d001      	beq.n	8002982 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800297e:	f000 f96f 	bl	8002c60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002982:	4b20      	ldr	r3, [pc, #128]	; (8002a04 <MX_TIM3_Init+0x108>)
 8002984:	0018      	movs	r0, r3
 8002986:	f002 f9e5 	bl	8004d54 <HAL_TIM_PWM_Init>
 800298a:	1e03      	subs	r3, r0, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800298e:	f000 f967 	bl	8002c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002992:	211c      	movs	r1, #28
 8002994:	187b      	adds	r3, r7, r1
 8002996:	2200      	movs	r2, #0
 8002998:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800299a:	187b      	adds	r3, r7, r1
 800299c:	2200      	movs	r2, #0
 800299e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029a0:	187a      	adds	r2, r7, r1
 80029a2:	4b18      	ldr	r3, [pc, #96]	; (8002a04 <MX_TIM3_Init+0x108>)
 80029a4:	0011      	movs	r1, r2
 80029a6:	0018      	movs	r0, r3
 80029a8:	f003 fd8a 	bl	80064c0 <HAL_TIMEx_MasterConfigSynchronization>
 80029ac:	1e03      	subs	r3, r0, #0
 80029ae:	d001      	beq.n	80029b4 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80029b0:	f000 f956 	bl	8002c60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029b4:	003b      	movs	r3, r7
 80029b6:	2260      	movs	r2, #96	; 0x60
 80029b8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80029ba:	003b      	movs	r3, r7
 80029bc:	2200      	movs	r2, #0
 80029be:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029c0:	003b      	movs	r3, r7
 80029c2:	2200      	movs	r2, #0
 80029c4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029c6:	003b      	movs	r3, r7
 80029c8:	2200      	movs	r2, #0
 80029ca:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029cc:	0039      	movs	r1, r7
 80029ce:	4b0d      	ldr	r3, [pc, #52]	; (8002a04 <MX_TIM3_Init+0x108>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	0018      	movs	r0, r3
 80029d4:	f002 fe5a 	bl	800568c <HAL_TIM_PWM_ConfigChannel>
 80029d8:	1e03      	subs	r3, r0, #0
 80029da:	d001      	beq.n	80029e0 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80029dc:	f000 f940 	bl	8002c60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029e0:	0039      	movs	r1, r7
 80029e2:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <MX_TIM3_Init+0x108>)
 80029e4:	2204      	movs	r2, #4
 80029e6:	0018      	movs	r0, r3
 80029e8:	f002 fe50 	bl	800568c <HAL_TIM_PWM_ConfigChannel>
 80029ec:	1e03      	subs	r3, r0, #0
 80029ee:	d001      	beq.n	80029f4 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 80029f0:	f000 f936 	bl	8002c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80029f4:	4b03      	ldr	r3, [pc, #12]	; (8002a04 <MX_TIM3_Init+0x108>)
 80029f6:	0018      	movs	r0, r3
 80029f8:	f000 fa6c 	bl	8002ed4 <HAL_TIM_MspPostInit>

}
 80029fc:	46c0      	nop			; (mov r8, r8)
 80029fe:	46bd      	mov	sp, r7
 8002a00:	b00e      	add	sp, #56	; 0x38
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	200000d0 	.word	0x200000d0
 8002a08:	40000400 	.word	0x40000400
 8002a0c:	0000270f 	.word	0x0000270f

08002a10 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8002a16:	003b      	movs	r3, r7
 8002a18:	0018      	movs	r0, r3
 8002a1a:	2310      	movs	r3, #16
 8002a1c:	001a      	movs	r2, r3
 8002a1e:	2100      	movs	r1, #0
 8002a20:	f005 fdc2 	bl	80085a8 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8002a24:	4b1f      	ldr	r3, [pc, #124]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a26:	4a20      	ldr	r2, [pc, #128]	; (8002aa8 <MX_TIM17_Init+0x98>)
 8002a28:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 64-1;
 8002a2a:	4b1e      	ldr	r3, [pc, #120]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a2c:	223f      	movs	r2, #63	; 0x3f
 8002a2e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a30:	4b1c      	ldr	r3, [pc, #112]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8002a36:	4b1b      	ldr	r3, [pc, #108]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a38:	4a1c      	ldr	r2, [pc, #112]	; (8002aac <MX_TIM17_Init+0x9c>)
 8002a3a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a3c:	4b19      	ldr	r3, [pc, #100]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002a42:	4b18      	ldr	r3, [pc, #96]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a48:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002a4e:	4b15      	ldr	r3, [pc, #84]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a50:	0018      	movs	r0, r3
 8002a52:	f002 f927 	bl	8004ca4 <HAL_TIM_Base_Init>
 8002a56:	1e03      	subs	r3, r0, #0
 8002a58:	d001      	beq.n	8002a5e <MX_TIM17_Init+0x4e>
  {
    Error_Handler();
 8002a5a:	f000 f901 	bl	8002c60 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim17) != HAL_OK)
 8002a5e:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a60:	0018      	movs	r0, r3
 8002a62:	f002 fab5 	bl	8004fd0 <HAL_TIM_IC_Init>
 8002a66:	1e03      	subs	r3, r0, #0
 8002a68:	d001      	beq.n	8002a6e <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8002a6a:	f000 f8f9 	bl	8002c60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002a6e:	003b      	movs	r3, r7
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002a74:	003b      	movs	r3, r7
 8002a76:	2201      	movs	r2, #1
 8002a78:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002a7a:	003b      	movs	r3, r7
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8002a80:	003b      	movs	r3, r7
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim17, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002a86:	0039      	movs	r1, r7
 8002a88:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <MX_TIM17_Init+0x94>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f002 fd59 	bl	8005544 <HAL_TIM_IC_ConfigChannel>
 8002a92:	1e03      	subs	r3, r0, #0
 8002a94:	d001      	beq.n	8002a9a <MX_TIM17_Init+0x8a>
  {
    Error_Handler();
 8002a96:	f000 f8e3 	bl	8002c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8002a9a:	46c0      	nop			; (mov r8, r8)
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	b004      	add	sp, #16
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	46c0      	nop			; (mov r8, r8)
 8002aa4:	2000011c 	.word	0x2000011c
 8002aa8:	40014800 	.word	0x40014800
 8002aac:	0000ffff 	.word	0x0000ffff

08002ab0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ab4:	4b23      	ldr	r3, [pc, #140]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002ab6:	4a24      	ldr	r2, [pc, #144]	; (8002b48 <MX_USART1_UART_Init+0x98>)
 8002ab8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002aba:	4b22      	ldr	r3, [pc, #136]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002abc:	22e1      	movs	r2, #225	; 0xe1
 8002abe:	0252      	lsls	r2, r2, #9
 8002ac0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ac2:	4b20      	ldr	r3, [pc, #128]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ac8:	4b1e      	ldr	r3, [pc, #120]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ace:	4b1d      	ldr	r3, [pc, #116]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ad4:	4b1b      	ldr	r3, [pc, #108]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002ad6:	220c      	movs	r2, #12
 8002ad8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ada:	4b1a      	ldr	r3, [pc, #104]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ae0:	4b18      	ldr	r3, [pc, #96]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ae6:	4b17      	ldr	r3, [pc, #92]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002aec:	4b15      	ldr	r3, [pc, #84]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002af2:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002af8:	4b12      	ldr	r3, [pc, #72]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002afa:	0018      	movs	r0, r3
 8002afc:	f003 fd60 	bl	80065c0 <HAL_UART_Init>
 8002b00:	1e03      	subs	r3, r0, #0
 8002b02:	d001      	beq.n	8002b08 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002b04:	f000 f8ac 	bl	8002c60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b08:	4b0e      	ldr	r3, [pc, #56]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	0018      	movs	r0, r3
 8002b0e:	f005 fc47 	bl	80083a0 <HAL_UARTEx_SetTxFifoThreshold>
 8002b12:	1e03      	subs	r3, r0, #0
 8002b14:	d001      	beq.n	8002b1a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002b16:	f000 f8a3 	bl	8002c60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b1a:	4b0a      	ldr	r3, [pc, #40]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	0018      	movs	r0, r3
 8002b20:	f005 fc7e 	bl	8008420 <HAL_UARTEx_SetRxFifoThreshold>
 8002b24:	1e03      	subs	r3, r0, #0
 8002b26:	d001      	beq.n	8002b2c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002b28:	f000 f89a 	bl	8002c60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002b2c:	4b05      	ldr	r3, [pc, #20]	; (8002b44 <MX_USART1_UART_Init+0x94>)
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f005 fbfc 	bl	800832c <HAL_UARTEx_DisableFifoMode>
 8002b34:	1e03      	subs	r3, r0, #0
 8002b36:	d001      	beq.n	8002b3c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002b38:	f000 f892 	bl	8002c60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b3c:	46c0      	nop			; (mov r8, r8)
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	46c0      	nop			; (mov r8, r8)
 8002b44:	20000168 	.word	0x20000168
 8002b48:	40013800 	.word	0x40013800

08002b4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b52:	4b0c      	ldr	r3, [pc, #48]	; (8002b84 <MX_DMA_Init+0x38>)
 8002b54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b56:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <MX_DMA_Init+0x38>)
 8002b58:	2101      	movs	r1, #1
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	639a      	str	r2, [r3, #56]	; 0x38
 8002b5e:	4b09      	ldr	r3, [pc, #36]	; (8002b84 <MX_DMA_Init+0x38>)
 8002b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b62:	2201      	movs	r2, #1
 8002b64:	4013      	ands	r3, r2
 8002b66:	607b      	str	r3, [r7, #4]
 8002b68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	2009      	movs	r0, #9
 8002b70:	f000 fcaa 	bl	80034c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002b74:	2009      	movs	r0, #9
 8002b76:	f000 fcbc 	bl	80034f2 <HAL_NVIC_EnableIRQ>

}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	b002      	add	sp, #8
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	46c0      	nop			; (mov r8, r8)
 8002b84:	40021000 	.word	0x40021000

08002b88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b88:	b590      	push	{r4, r7, lr}
 8002b8a:	b089      	sub	sp, #36	; 0x24
 8002b8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8e:	240c      	movs	r4, #12
 8002b90:	193b      	adds	r3, r7, r4
 8002b92:	0018      	movs	r0, r3
 8002b94:	2314      	movs	r3, #20
 8002b96:	001a      	movs	r2, r3
 8002b98:	2100      	movs	r1, #0
 8002b9a:	f005 fd05 	bl	80085a8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b9e:	4b2e      	ldr	r3, [pc, #184]	; (8002c58 <MX_GPIO_Init+0xd0>)
 8002ba0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ba2:	4b2d      	ldr	r3, [pc, #180]	; (8002c58 <MX_GPIO_Init+0xd0>)
 8002ba4:	2102      	movs	r1, #2
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	635a      	str	r2, [r3, #52]	; 0x34
 8002baa:	4b2b      	ldr	r3, [pc, #172]	; (8002c58 <MX_GPIO_Init+0xd0>)
 8002bac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bae:	2202      	movs	r2, #2
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	60bb      	str	r3, [r7, #8]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bb6:	4b28      	ldr	r3, [pc, #160]	; (8002c58 <MX_GPIO_Init+0xd0>)
 8002bb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bba:	4b27      	ldr	r3, [pc, #156]	; (8002c58 <MX_GPIO_Init+0xd0>)
 8002bbc:	2104      	movs	r1, #4
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	635a      	str	r2, [r3, #52]	; 0x34
 8002bc2:	4b25      	ldr	r3, [pc, #148]	; (8002c58 <MX_GPIO_Init+0xd0>)
 8002bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bc6:	2204      	movs	r2, #4
 8002bc8:	4013      	ands	r3, r2
 8002bca:	607b      	str	r3, [r7, #4]
 8002bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bce:	4b22      	ldr	r3, [pc, #136]	; (8002c58 <MX_GPIO_Init+0xd0>)
 8002bd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bd2:	4b21      	ldr	r3, [pc, #132]	; (8002c58 <MX_GPIO_Init+0xd0>)
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	635a      	str	r2, [r3, #52]	; 0x34
 8002bda:	4b1f      	ldr	r3, [pc, #124]	; (8002c58 <MX_GPIO_Init+0xd0>)
 8002bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bde:	2201      	movs	r2, #1
 8002be0:	4013      	ands	r3, r2
 8002be2:	603b      	str	r3, [r7, #0]
 8002be4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, GPIO_PIN_RESET);
 8002be6:	2380      	movs	r3, #128	; 0x80
 8002be8:	021b      	lsls	r3, r3, #8
 8002bea:	481c      	ldr	r0, [pc, #112]	; (8002c5c <MX_GPIO_Init+0xd4>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	0019      	movs	r1, r3
 8002bf0:	f001 f9b0 	bl	8003f54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG3_Pin|TRIG2_Pin|TEST_LED_Pin, GPIO_PIN_RESET);
 8002bf4:	23a0      	movs	r3, #160	; 0xa0
 8002bf6:	05db      	lsls	r3, r3, #23
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2132      	movs	r1, #50	; 0x32
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f001 f9a9 	bl	8003f54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TRIG1_Pin */
  GPIO_InitStruct.Pin = TRIG1_Pin;
 8002c02:	193b      	adds	r3, r7, r4
 8002c04:	2280      	movs	r2, #128	; 0x80
 8002c06:	0212      	lsls	r2, r2, #8
 8002c08:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c0a:	193b      	adds	r3, r7, r4
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c10:	193b      	adds	r3, r7, r4
 8002c12:	2200      	movs	r2, #0
 8002c14:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c16:	193b      	adds	r3, r7, r4
 8002c18:	2200      	movs	r2, #0
 8002c1a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TRIG1_GPIO_Port, &GPIO_InitStruct);
 8002c1c:	193b      	adds	r3, r7, r4
 8002c1e:	4a0f      	ldr	r2, [pc, #60]	; (8002c5c <MX_GPIO_Init+0xd4>)
 8002c20:	0019      	movs	r1, r3
 8002c22:	0010      	movs	r0, r2
 8002c24:	f000 ff62 	bl	8003aec <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG3_Pin TRIG2_Pin TEST_LED_Pin */
  GPIO_InitStruct.Pin = TRIG3_Pin|TRIG2_Pin|TEST_LED_Pin;
 8002c28:	0021      	movs	r1, r4
 8002c2a:	187b      	adds	r3, r7, r1
 8002c2c:	2232      	movs	r2, #50	; 0x32
 8002c2e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c30:	187b      	adds	r3, r7, r1
 8002c32:	2201      	movs	r2, #1
 8002c34:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c36:	187b      	adds	r3, r7, r1
 8002c38:	2200      	movs	r2, #0
 8002c3a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3c:	187b      	adds	r3, r7, r1
 8002c3e:	2200      	movs	r2, #0
 8002c40:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c42:	187a      	adds	r2, r7, r1
 8002c44:	23a0      	movs	r3, #160	; 0xa0
 8002c46:	05db      	lsls	r3, r3, #23
 8002c48:	0011      	movs	r1, r2
 8002c4a:	0018      	movs	r0, r3
 8002c4c:	f000 ff4e 	bl	8003aec <HAL_GPIO_Init>

}
 8002c50:	46c0      	nop			; (mov r8, r8)
 8002c52:	46bd      	mov	sp, r7
 8002c54:	b009      	add	sp, #36	; 0x24
 8002c56:	bd90      	pop	{r4, r7, pc}
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	50000800 	.word	0x50000800

08002c60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c64:	b672      	cpsid	i
}
 8002c66:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c68:	e7fe      	b.n	8002c68 <Error_Handler+0x8>
	...

08002c6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c72:	4b0f      	ldr	r3, [pc, #60]	; (8002cb0 <HAL_MspInit+0x44>)
 8002c74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c76:	4b0e      	ldr	r3, [pc, #56]	; (8002cb0 <HAL_MspInit+0x44>)
 8002c78:	2101      	movs	r1, #1
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	641a      	str	r2, [r3, #64]	; 0x40
 8002c7e:	4b0c      	ldr	r3, [pc, #48]	; (8002cb0 <HAL_MspInit+0x44>)
 8002c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c82:	2201      	movs	r2, #1
 8002c84:	4013      	ands	r3, r2
 8002c86:	607b      	str	r3, [r7, #4]
 8002c88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c8a:	4b09      	ldr	r3, [pc, #36]	; (8002cb0 <HAL_MspInit+0x44>)
 8002c8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c8e:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <HAL_MspInit+0x44>)
 8002c90:	2180      	movs	r1, #128	; 0x80
 8002c92:	0549      	lsls	r1, r1, #21
 8002c94:	430a      	orrs	r2, r1
 8002c96:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c98:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <HAL_MspInit+0x44>)
 8002c9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c9c:	2380      	movs	r3, #128	; 0x80
 8002c9e:	055b      	lsls	r3, r3, #21
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	603b      	str	r3, [r7, #0]
 8002ca4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	b002      	add	sp, #8
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	46c0      	nop			; (mov r8, r8)
 8002cb0:	40021000 	.word	0x40021000

08002cb4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002cb4:	b590      	push	{r4, r7, lr}
 8002cb6:	b097      	sub	sp, #92	; 0x5c
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cbc:	2344      	movs	r3, #68	; 0x44
 8002cbe:	18fb      	adds	r3, r7, r3
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	2314      	movs	r3, #20
 8002cc4:	001a      	movs	r2, r3
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	f005 fc6e 	bl	80085a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ccc:	241c      	movs	r4, #28
 8002cce:	193b      	adds	r3, r7, r4
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	2328      	movs	r3, #40	; 0x28
 8002cd4:	001a      	movs	r2, r3
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	f005 fc66 	bl	80085a8 <memset>
  if(htim_ic->Instance==TIM1)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a46      	ldr	r2, [pc, #280]	; (8002dfc <HAL_TIM_IC_MspInit+0x148>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d149      	bne.n	8002d7a <HAL_TIM_IC_MspInit+0xc6>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8002ce6:	193b      	adds	r3, r7, r4
 8002ce8:	2280      	movs	r2, #128	; 0x80
 8002cea:	0392      	lsls	r2, r2, #14
 8002cec:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8002cee:	193b      	adds	r3, r7, r4
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cf4:	193b      	adds	r3, r7, r4
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f001 fe5a 	bl	80049b0 <HAL_RCCEx_PeriphCLKConfig>
 8002cfc:	1e03      	subs	r3, r0, #0
 8002cfe:	d001      	beq.n	8002d04 <HAL_TIM_IC_MspInit+0x50>
    {
      Error_Handler();
 8002d00:	f7ff ffae 	bl	8002c60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d04:	4b3e      	ldr	r3, [pc, #248]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002d06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d08:	4b3d      	ldr	r3, [pc, #244]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002d0a:	2180      	movs	r1, #128	; 0x80
 8002d0c:	0109      	lsls	r1, r1, #4
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	641a      	str	r2, [r3, #64]	; 0x40
 8002d12:	4b3b      	ldr	r3, [pc, #236]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002d14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d16:	2380      	movs	r3, #128	; 0x80
 8002d18:	011b      	lsls	r3, r3, #4
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
 8002d1e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d20:	4b37      	ldr	r3, [pc, #220]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002d22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d24:	4b36      	ldr	r3, [pc, #216]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002d26:	2101      	movs	r1, #1
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	635a      	str	r2, [r3, #52]	; 0x34
 8002d2c:	4b34      	ldr	r3, [pc, #208]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002d2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d30:	2201      	movs	r2, #1
 8002d32:	4013      	ands	r3, r2
 8002d34:	617b      	str	r3, [r7, #20]
 8002d36:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = TIM1_CH1_Pin;
 8002d38:	2144      	movs	r1, #68	; 0x44
 8002d3a:	187b      	adds	r3, r7, r1
 8002d3c:	2280      	movs	r2, #128	; 0x80
 8002d3e:	0052      	lsls	r2, r2, #1
 8002d40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d42:	187b      	adds	r3, r7, r1
 8002d44:	2202      	movs	r2, #2
 8002d46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d48:	187b      	adds	r3, r7, r1
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4e:	187b      	adds	r3, r7, r1
 8002d50:	2200      	movs	r2, #0
 8002d52:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002d54:	187b      	adds	r3, r7, r1
 8002d56:	2202      	movs	r2, #2
 8002d58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM1_CH1_GPIO_Port, &GPIO_InitStruct);
 8002d5a:	187a      	adds	r2, r7, r1
 8002d5c:	23a0      	movs	r3, #160	; 0xa0
 8002d5e:	05db      	lsls	r3, r3, #23
 8002d60:	0011      	movs	r1, r2
 8002d62:	0018      	movs	r0, r3
 8002d64:	f000 fec2 	bl	8003aec <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002d68:	2200      	movs	r2, #0
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	200e      	movs	r0, #14
 8002d6e:	f000 fbab 	bl	80034c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002d72:	200e      	movs	r0, #14
 8002d74:	f000 fbbd 	bl	80034f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d78:	e03c      	b.n	8002df4 <HAL_TIM_IC_MspInit+0x140>
  else if(htim_ic->Instance==TIM2)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	2380      	movs	r3, #128	; 0x80
 8002d80:	05db      	lsls	r3, r3, #23
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d136      	bne.n	8002df4 <HAL_TIM_IC_MspInit+0x140>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d86:	4b1e      	ldr	r3, [pc, #120]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002d88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d8a:	4b1d      	ldr	r3, [pc, #116]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d92:	4b1b      	ldr	r3, [pc, #108]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d96:	2201      	movs	r2, #1
 8002d98:	4013      	ands	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
 8002d9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9e:	4b18      	ldr	r3, [pc, #96]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002da0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002da2:	4b17      	ldr	r3, [pc, #92]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002da4:	2101      	movs	r1, #1
 8002da6:	430a      	orrs	r2, r1
 8002da8:	635a      	str	r2, [r3, #52]	; 0x34
 8002daa:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <HAL_TIM_IC_MspInit+0x14c>)
 8002dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dae:	2201      	movs	r2, #1
 8002db0:	4013      	ands	r3, r2
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM2_CH1_Pin;
 8002db6:	2144      	movs	r1, #68	; 0x44
 8002db8:	187b      	adds	r3, r7, r1
 8002dba:	2201      	movs	r2, #1
 8002dbc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbe:	187b      	adds	r3, r7, r1
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc4:	187b      	adds	r3, r7, r1
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dca:	187b      	adds	r3, r7, r1
 8002dcc:	2200      	movs	r2, #0
 8002dce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002dd0:	187b      	adds	r3, r7, r1
 8002dd2:	2202      	movs	r2, #2
 8002dd4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM2_CH1_GPIO_Port, &GPIO_InitStruct);
 8002dd6:	187a      	adds	r2, r7, r1
 8002dd8:	23a0      	movs	r3, #160	; 0xa0
 8002dda:	05db      	lsls	r3, r3, #23
 8002ddc:	0011      	movs	r1, r2
 8002dde:	0018      	movs	r0, r3
 8002de0:	f000 fe84 	bl	8003aec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002de4:	2200      	movs	r2, #0
 8002de6:	2100      	movs	r1, #0
 8002de8:	200f      	movs	r0, #15
 8002dea:	f000 fb6d 	bl	80034c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002dee:	200f      	movs	r0, #15
 8002df0:	f000 fb7f 	bl	80034f2 <HAL_NVIC_EnableIRQ>
}
 8002df4:	46c0      	nop			; (mov r8, r8)
 8002df6:	46bd      	mov	sp, r7
 8002df8:	b017      	add	sp, #92	; 0x5c
 8002dfa:	bd90      	pop	{r4, r7, pc}
 8002dfc:	40012c00 	.word	0x40012c00
 8002e00:	40021000 	.word	0x40021000

08002e04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08a      	sub	sp, #40	; 0x28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e0c:	2314      	movs	r3, #20
 8002e0e:	18fb      	adds	r3, r7, r3
 8002e10:	0018      	movs	r0, r3
 8002e12:	2314      	movs	r3, #20
 8002e14:	001a      	movs	r2, r3
 8002e16:	2100      	movs	r1, #0
 8002e18:	f005 fbc6 	bl	80085a8 <memset>
  if(htim_base->Instance==TIM3)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a28      	ldr	r2, [pc, #160]	; (8002ec4 <HAL_TIM_Base_MspInit+0xc0>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d10c      	bne.n	8002e40 <HAL_TIM_Base_MspInit+0x3c>
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e26:	4b28      	ldr	r3, [pc, #160]	; (8002ec8 <HAL_TIM_Base_MspInit+0xc4>)
 8002e28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e2a:	4b27      	ldr	r3, [pc, #156]	; (8002ec8 <HAL_TIM_Base_MspInit+0xc4>)
 8002e2c:	2102      	movs	r1, #2
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e32:	4b25      	ldr	r3, [pc, #148]	; (8002ec8 <HAL_TIM_Base_MspInit+0xc4>)
 8002e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e36:	2202      	movs	r2, #2
 8002e38:	4013      	ands	r3, r2
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002e3e:	e03d      	b.n	8002ebc <HAL_TIM_Base_MspInit+0xb8>
  else if(htim_base->Instance==TIM17)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a21      	ldr	r2, [pc, #132]	; (8002ecc <HAL_TIM_Base_MspInit+0xc8>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d138      	bne.n	8002ebc <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002e4a:	4b1f      	ldr	r3, [pc, #124]	; (8002ec8 <HAL_TIM_Base_MspInit+0xc4>)
 8002e4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e4e:	4b1e      	ldr	r3, [pc, #120]	; (8002ec8 <HAL_TIM_Base_MspInit+0xc4>)
 8002e50:	2180      	movs	r1, #128	; 0x80
 8002e52:	02c9      	lsls	r1, r1, #11
 8002e54:	430a      	orrs	r2, r1
 8002e56:	641a      	str	r2, [r3, #64]	; 0x40
 8002e58:	4b1b      	ldr	r3, [pc, #108]	; (8002ec8 <HAL_TIM_Base_MspInit+0xc4>)
 8002e5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e5c:	2380      	movs	r3, #128	; 0x80
 8002e5e:	02db      	lsls	r3, r3, #11
 8002e60:	4013      	ands	r3, r2
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e66:	4b18      	ldr	r3, [pc, #96]	; (8002ec8 <HAL_TIM_Base_MspInit+0xc4>)
 8002e68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e6a:	4b17      	ldr	r3, [pc, #92]	; (8002ec8 <HAL_TIM_Base_MspInit+0xc4>)
 8002e6c:	2102      	movs	r1, #2
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	635a      	str	r2, [r3, #52]	; 0x34
 8002e72:	4b15      	ldr	r3, [pc, #84]	; (8002ec8 <HAL_TIM_Base_MspInit+0xc4>)
 8002e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e76:	2202      	movs	r2, #2
 8002e78:	4013      	ands	r3, r2
 8002e7a:	60bb      	str	r3, [r7, #8]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM17_CH1_Pin;
 8002e7e:	2114      	movs	r1, #20
 8002e80:	187b      	adds	r3, r7, r1
 8002e82:	2280      	movs	r2, #128	; 0x80
 8002e84:	0092      	lsls	r2, r2, #2
 8002e86:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e88:	187b      	adds	r3, r7, r1
 8002e8a:	2202      	movs	r2, #2
 8002e8c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8e:	187b      	adds	r3, r7, r1
 8002e90:	2200      	movs	r2, #0
 8002e92:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e94:	187b      	adds	r3, r7, r1
 8002e96:	2200      	movs	r2, #0
 8002e98:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
 8002e9a:	187b      	adds	r3, r7, r1
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM17_CH1_GPIO_Port, &GPIO_InitStruct);
 8002ea0:	187b      	adds	r3, r7, r1
 8002ea2:	4a0b      	ldr	r2, [pc, #44]	; (8002ed0 <HAL_TIM_Base_MspInit+0xcc>)
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	0010      	movs	r0, r2
 8002ea8:	f000 fe20 	bl	8003aec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8002eac:	2200      	movs	r2, #0
 8002eae:	2100      	movs	r1, #0
 8002eb0:	2016      	movs	r0, #22
 8002eb2:	f000 fb09 	bl	80034c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002eb6:	2016      	movs	r0, #22
 8002eb8:	f000 fb1b 	bl	80034f2 <HAL_NVIC_EnableIRQ>
}
 8002ebc:	46c0      	nop			; (mov r8, r8)
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	b00a      	add	sp, #40	; 0x28
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	40000400 	.word	0x40000400
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40014800 	.word	0x40014800
 8002ed0:	50000400 	.word	0x50000400

08002ed4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b089      	sub	sp, #36	; 0x24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002edc:	240c      	movs	r4, #12
 8002ede:	193b      	adds	r3, r7, r4
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	2314      	movs	r3, #20
 8002ee4:	001a      	movs	r2, r3
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	f005 fb5e 	bl	80085a8 <memset>
  if(htim->Instance==TIM3)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a14      	ldr	r2, [pc, #80]	; (8002f44 <HAL_TIM_MspPostInit+0x70>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d122      	bne.n	8002f3c <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ef6:	4b14      	ldr	r3, [pc, #80]	; (8002f48 <HAL_TIM_MspPostInit+0x74>)
 8002ef8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002efa:	4b13      	ldr	r3, [pc, #76]	; (8002f48 <HAL_TIM_MspPostInit+0x74>)
 8002efc:	2101      	movs	r1, #1
 8002efe:	430a      	orrs	r2, r1
 8002f00:	635a      	str	r2, [r3, #52]	; 0x34
 8002f02:	4b11      	ldr	r3, [pc, #68]	; (8002f48 <HAL_TIM_MspPostInit+0x74>)
 8002f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f06:	2201      	movs	r2, #1
 8002f08:	4013      	ands	r3, r2
 8002f0a:	60bb      	str	r3, [r7, #8]
 8002f0c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH1_Pin|TIM3_CH2_Pin;
 8002f0e:	0021      	movs	r1, r4
 8002f10:	187b      	adds	r3, r7, r1
 8002f12:	22c0      	movs	r2, #192	; 0xc0
 8002f14:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f16:	187b      	adds	r3, r7, r1
 8002f18:	2202      	movs	r2, #2
 8002f1a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1c:	187b      	adds	r3, r7, r1
 8002f1e:	2200      	movs	r2, #0
 8002f20:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f22:	187b      	adds	r3, r7, r1
 8002f24:	2200      	movs	r2, #0
 8002f26:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002f28:	187b      	adds	r3, r7, r1
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f2e:	187a      	adds	r2, r7, r1
 8002f30:	23a0      	movs	r3, #160	; 0xa0
 8002f32:	05db      	lsls	r3, r3, #23
 8002f34:	0011      	movs	r1, r2
 8002f36:	0018      	movs	r0, r3
 8002f38:	f000 fdd8 	bl	8003aec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f3c:	46c0      	nop			; (mov r8, r8)
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	b009      	add	sp, #36	; 0x24
 8002f42:	bd90      	pop	{r4, r7, pc}
 8002f44:	40000400 	.word	0x40000400
 8002f48:	40021000 	.word	0x40021000

08002f4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f4c:	b590      	push	{r4, r7, lr}
 8002f4e:	b095      	sub	sp, #84	; 0x54
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f54:	233c      	movs	r3, #60	; 0x3c
 8002f56:	18fb      	adds	r3, r7, r3
 8002f58:	0018      	movs	r0, r3
 8002f5a:	2314      	movs	r3, #20
 8002f5c:	001a      	movs	r2, r3
 8002f5e:	2100      	movs	r1, #0
 8002f60:	f005 fb22 	bl	80085a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f64:	2414      	movs	r4, #20
 8002f66:	193b      	adds	r3, r7, r4
 8002f68:	0018      	movs	r0, r3
 8002f6a:	2328      	movs	r3, #40	; 0x28
 8002f6c:	001a      	movs	r2, r3
 8002f6e:	2100      	movs	r1, #0
 8002f70:	f005 fb1a 	bl	80085a8 <memset>
  if(huart->Instance==USART1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a3b      	ldr	r2, [pc, #236]	; (8003068 <HAL_UART_MspInit+0x11c>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d16f      	bne.n	800305e <HAL_UART_MspInit+0x112>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f7e:	193b      	adds	r3, r7, r4
 8002f80:	2201      	movs	r2, #1
 8002f82:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002f84:	193b      	adds	r3, r7, r4
 8002f86:	2200      	movs	r2, #0
 8002f88:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f8a:	193b      	adds	r3, r7, r4
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	f001 fd0f 	bl	80049b0 <HAL_RCCEx_PeriphCLKConfig>
 8002f92:	1e03      	subs	r3, r0, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002f96:	f7ff fe63 	bl	8002c60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f9a:	4b34      	ldr	r3, [pc, #208]	; (800306c <HAL_UART_MspInit+0x120>)
 8002f9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f9e:	4b33      	ldr	r3, [pc, #204]	; (800306c <HAL_UART_MspInit+0x120>)
 8002fa0:	2180      	movs	r1, #128	; 0x80
 8002fa2:	01c9      	lsls	r1, r1, #7
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	641a      	str	r2, [r3, #64]	; 0x40
 8002fa8:	4b30      	ldr	r3, [pc, #192]	; (800306c <HAL_UART_MspInit+0x120>)
 8002faa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fac:	2380      	movs	r3, #128	; 0x80
 8002fae:	01db      	lsls	r3, r3, #7
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	613b      	str	r3, [r7, #16]
 8002fb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fb6:	4b2d      	ldr	r3, [pc, #180]	; (800306c <HAL_UART_MspInit+0x120>)
 8002fb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fba:	4b2c      	ldr	r3, [pc, #176]	; (800306c <HAL_UART_MspInit+0x120>)
 8002fbc:	2102      	movs	r1, #2
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	635a      	str	r2, [r3, #52]	; 0x34
 8002fc2:	4b2a      	ldr	r3, [pc, #168]	; (800306c <HAL_UART_MspInit+0x120>)
 8002fc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	4013      	ands	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8002fce:	213c      	movs	r1, #60	; 0x3c
 8002fd0:	187b      	adds	r3, r7, r1
 8002fd2:	22c0      	movs	r2, #192	; 0xc0
 8002fd4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd6:	187b      	adds	r3, r7, r1
 8002fd8:	2202      	movs	r2, #2
 8002fda:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fdc:	187b      	adds	r3, r7, r1
 8002fde:	2200      	movs	r2, #0
 8002fe0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fe2:	187b      	adds	r3, r7, r1
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002fe8:	187b      	adds	r3, r7, r1
 8002fea:	2200      	movs	r2, #0
 8002fec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fee:	187b      	adds	r3, r7, r1
 8002ff0:	4a1f      	ldr	r2, [pc, #124]	; (8003070 <HAL_UART_MspInit+0x124>)
 8002ff2:	0019      	movs	r1, r3
 8002ff4:	0010      	movs	r0, r2
 8002ff6:	f000 fd79 	bl	8003aec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002ffa:	4b1e      	ldr	r3, [pc, #120]	; (8003074 <HAL_UART_MspInit+0x128>)
 8002ffc:	4a1e      	ldr	r2, [pc, #120]	; (8003078 <HAL_UART_MspInit+0x12c>)
 8002ffe:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003000:	4b1c      	ldr	r3, [pc, #112]	; (8003074 <HAL_UART_MspInit+0x128>)
 8003002:	2232      	movs	r2, #50	; 0x32
 8003004:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003006:	4b1b      	ldr	r3, [pc, #108]	; (8003074 <HAL_UART_MspInit+0x128>)
 8003008:	2200      	movs	r2, #0
 800300a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800300c:	4b19      	ldr	r3, [pc, #100]	; (8003074 <HAL_UART_MspInit+0x128>)
 800300e:	2200      	movs	r2, #0
 8003010:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003012:	4b18      	ldr	r3, [pc, #96]	; (8003074 <HAL_UART_MspInit+0x128>)
 8003014:	2280      	movs	r2, #128	; 0x80
 8003016:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003018:	4b16      	ldr	r3, [pc, #88]	; (8003074 <HAL_UART_MspInit+0x128>)
 800301a:	2200      	movs	r2, #0
 800301c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800301e:	4b15      	ldr	r3, [pc, #84]	; (8003074 <HAL_UART_MspInit+0x128>)
 8003020:	2200      	movs	r2, #0
 8003022:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003024:	4b13      	ldr	r3, [pc, #76]	; (8003074 <HAL_UART_MspInit+0x128>)
 8003026:	2200      	movs	r2, #0
 8003028:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800302a:	4b12      	ldr	r3, [pc, #72]	; (8003074 <HAL_UART_MspInit+0x128>)
 800302c:	2200      	movs	r2, #0
 800302e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003030:	4b10      	ldr	r3, [pc, #64]	; (8003074 <HAL_UART_MspInit+0x128>)
 8003032:	0018      	movs	r0, r3
 8003034:	f000 fa8a 	bl	800354c <HAL_DMA_Init>
 8003038:	1e03      	subs	r3, r0, #0
 800303a:	d001      	beq.n	8003040 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 800303c:	f7ff fe10 	bl	8002c60 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2180      	movs	r1, #128	; 0x80
 8003044:	4a0b      	ldr	r2, [pc, #44]	; (8003074 <HAL_UART_MspInit+0x128>)
 8003046:	505a      	str	r2, [r3, r1]
 8003048:	4b0a      	ldr	r3, [pc, #40]	; (8003074 <HAL_UART_MspInit+0x128>)
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800304e:	2200      	movs	r2, #0
 8003050:	2100      	movs	r1, #0
 8003052:	201b      	movs	r0, #27
 8003054:	f000 fa38 	bl	80034c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003058:	201b      	movs	r0, #27
 800305a:	f000 fa4a 	bl	80034f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	46bd      	mov	sp, r7
 8003062:	b015      	add	sp, #84	; 0x54
 8003064:	bd90      	pop	{r4, r7, pc}
 8003066:	46c0      	nop			; (mov r8, r8)
 8003068:	40013800 	.word	0x40013800
 800306c:	40021000 	.word	0x40021000
 8003070:	50000400 	.word	0x50000400
 8003074:	200001fc 	.word	0x200001fc
 8003078:	40020008 	.word	0x40020008

0800307c <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a0d      	ldr	r2, [pc, #52]	; (80030c0 <HAL_UART_MspDeInit+0x44>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d113      	bne.n	80030b6 <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800308e:	4b0d      	ldr	r3, [pc, #52]	; (80030c4 <HAL_UART_MspDeInit+0x48>)
 8003090:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003092:	4b0c      	ldr	r3, [pc, #48]	; (80030c4 <HAL_UART_MspDeInit+0x48>)
 8003094:	490c      	ldr	r1, [pc, #48]	; (80030c8 <HAL_UART_MspDeInit+0x4c>)
 8003096:	400a      	ands	r2, r1
 8003098:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7|GPIO_PIN_6);
 800309a:	4b0c      	ldr	r3, [pc, #48]	; (80030cc <HAL_UART_MspDeInit+0x50>)
 800309c:	21c0      	movs	r1, #192	; 0xc0
 800309e:	0018      	movs	r0, r3
 80030a0:	f000 fe88 	bl	8003db4 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2280      	movs	r2, #128	; 0x80
 80030a8:	589b      	ldr	r3, [r3, r2]
 80030aa:	0018      	movs	r0, r3
 80030ac:	f000 fad8 	bl	8003660 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80030b0:	201b      	movs	r0, #27
 80030b2:	f000 fa2e 	bl	8003512 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 80030b6:	46c0      	nop			; (mov r8, r8)
 80030b8:	46bd      	mov	sp, r7
 80030ba:	b002      	add	sp, #8
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	46c0      	nop			; (mov r8, r8)
 80030c0:	40013800 	.word	0x40013800
 80030c4:	40021000 	.word	0x40021000
 80030c8:	ffffbfff 	.word	0xffffbfff
 80030cc:	50000400 	.word	0x50000400

080030d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030d4:	e7fe      	b.n	80030d4 <NMI_Handler+0x4>

080030d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030da:	e7fe      	b.n	80030da <HardFault_Handler+0x4>

080030dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80030e0:	46c0      	nop			; (mov r8, r8)
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030ea:	46c0      	nop			; (mov r8, r8)
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030f4:	f000 f8da 	bl	80032ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030f8:	46c0      	nop			; (mov r8, r8)
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
	...

08003100 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003104:	4b03      	ldr	r3, [pc, #12]	; (8003114 <DMA1_Channel1_IRQHandler+0x14>)
 8003106:	0018      	movs	r0, r3
 8003108:	f000 fbee 	bl	80038e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800310c:	46c0      	nop			; (mov r8, r8)
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	200001fc 	.word	0x200001fc

08003118 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800311c:	4b03      	ldr	r3, [pc, #12]	; (800312c <TIM1_CC_IRQHandler+0x14>)
 800311e:	0018      	movs	r0, r3
 8003120:	f002 f8de 	bl	80052e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003124:	46c0      	nop			; (mov r8, r8)
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	46c0      	nop			; (mov r8, r8)
 800312c:	20000038 	.word	0x20000038

08003130 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003134:	4b03      	ldr	r3, [pc, #12]	; (8003144 <TIM2_IRQHandler+0x14>)
 8003136:	0018      	movs	r0, r3
 8003138:	f002 f8d2 	bl	80052e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800313c:	46c0      	nop			; (mov r8, r8)
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	20000084 	.word	0x20000084

08003148 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800314c:	4b03      	ldr	r3, [pc, #12]	; (800315c <TIM17_IRQHandler+0x14>)
 800314e:	0018      	movs	r0, r3
 8003150:	f002 f8c6 	bl	80052e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8003154:	46c0      	nop			; (mov r8, r8)
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	2000011c 	.word	0x2000011c

08003160 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003164:	4b03      	ldr	r3, [pc, #12]	; (8003174 <USART1_IRQHandler+0x14>)
 8003166:	0018      	movs	r0, r3
 8003168:	f003 fb1e 	bl	80067a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800316c:	46c0      	nop			; (mov r8, r8)
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	46c0      	nop			; (mov r8, r8)
 8003174:	20000168 	.word	0x20000168

08003178 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800317c:	46c0      	nop			; (mov r8, r8)
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003184:	480d      	ldr	r0, [pc, #52]	; (80031bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003186:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003188:	f7ff fff6 	bl	8003178 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800318c:	480c      	ldr	r0, [pc, #48]	; (80031c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800318e:	490d      	ldr	r1, [pc, #52]	; (80031c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003190:	4a0d      	ldr	r2, [pc, #52]	; (80031c8 <LoopForever+0xe>)
  movs r3, #0
 8003192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003194:	e002      	b.n	800319c <LoopCopyDataInit>

08003196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800319a:	3304      	adds	r3, #4

0800319c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800319c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800319e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031a0:	d3f9      	bcc.n	8003196 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031a2:	4a0a      	ldr	r2, [pc, #40]	; (80031cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80031a4:	4c0a      	ldr	r4, [pc, #40]	; (80031d0 <LoopForever+0x16>)
  movs r3, #0
 80031a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031a8:	e001      	b.n	80031ae <LoopFillZerobss>

080031aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031ac:	3204      	adds	r2, #4

080031ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031b0:	d3fb      	bcc.n	80031aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80031b2:	f005 f9d5 	bl	8008560 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80031b6:	f7ff f9b7 	bl	8002528 <main>

080031ba <LoopForever>:

LoopForever:
  b LoopForever
 80031ba:	e7fe      	b.n	80031ba <LoopForever>
  ldr   r0, =_estack
 80031bc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80031c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031c4:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80031c8:	0800873c 	.word	0x0800873c
  ldr r2, =_sbss
 80031cc:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80031d0:	20000298 	.word	0x20000298

080031d4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031d4:	e7fe      	b.n	80031d4 <ADC1_IRQHandler>
	...

080031d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80031de:	1dfb      	adds	r3, r7, #7
 80031e0:	2200      	movs	r2, #0
 80031e2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031e4:	4b0b      	ldr	r3, [pc, #44]	; (8003214 <HAL_Init+0x3c>)
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	4b0a      	ldr	r3, [pc, #40]	; (8003214 <HAL_Init+0x3c>)
 80031ea:	2180      	movs	r1, #128	; 0x80
 80031ec:	0049      	lsls	r1, r1, #1
 80031ee:	430a      	orrs	r2, r1
 80031f0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031f2:	2003      	movs	r0, #3
 80031f4:	f000 f810 	bl	8003218 <HAL_InitTick>
 80031f8:	1e03      	subs	r3, r0, #0
 80031fa:	d003      	beq.n	8003204 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80031fc:	1dfb      	adds	r3, r7, #7
 80031fe:	2201      	movs	r2, #1
 8003200:	701a      	strb	r2, [r3, #0]
 8003202:	e001      	b.n	8003208 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003204:	f7ff fd32 	bl	8002c6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003208:	1dfb      	adds	r3, r7, #7
 800320a:	781b      	ldrb	r3, [r3, #0]
}
 800320c:	0018      	movs	r0, r3
 800320e:	46bd      	mov	sp, r7
 8003210:	b002      	add	sp, #8
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40022000 	.word	0x40022000

08003218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003218:	b590      	push	{r4, r7, lr}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003220:	230f      	movs	r3, #15
 8003222:	18fb      	adds	r3, r7, r3
 8003224:	2200      	movs	r2, #0
 8003226:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003228:	4b1d      	ldr	r3, [pc, #116]	; (80032a0 <HAL_InitTick+0x88>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d02b      	beq.n	8003288 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003230:	4b1c      	ldr	r3, [pc, #112]	; (80032a4 <HAL_InitTick+0x8c>)
 8003232:	681c      	ldr	r4, [r3, #0]
 8003234:	4b1a      	ldr	r3, [pc, #104]	; (80032a0 <HAL_InitTick+0x88>)
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	0019      	movs	r1, r3
 800323a:	23fa      	movs	r3, #250	; 0xfa
 800323c:	0098      	lsls	r0, r3, #2
 800323e:	f7fc ff61 	bl	8000104 <__udivsi3>
 8003242:	0003      	movs	r3, r0
 8003244:	0019      	movs	r1, r3
 8003246:	0020      	movs	r0, r4
 8003248:	f7fc ff5c 	bl	8000104 <__udivsi3>
 800324c:	0003      	movs	r3, r0
 800324e:	0018      	movs	r0, r3
 8003250:	f000 f96f 	bl	8003532 <HAL_SYSTICK_Config>
 8003254:	1e03      	subs	r3, r0, #0
 8003256:	d112      	bne.n	800327e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2b03      	cmp	r3, #3
 800325c:	d80a      	bhi.n	8003274 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	2301      	movs	r3, #1
 8003262:	425b      	negs	r3, r3
 8003264:	2200      	movs	r2, #0
 8003266:	0018      	movs	r0, r3
 8003268:	f000 f92e 	bl	80034c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800326c:	4b0e      	ldr	r3, [pc, #56]	; (80032a8 <HAL_InitTick+0x90>)
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	601a      	str	r2, [r3, #0]
 8003272:	e00d      	b.n	8003290 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003274:	230f      	movs	r3, #15
 8003276:	18fb      	adds	r3, r7, r3
 8003278:	2201      	movs	r2, #1
 800327a:	701a      	strb	r2, [r3, #0]
 800327c:	e008      	b.n	8003290 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800327e:	230f      	movs	r3, #15
 8003280:	18fb      	adds	r3, r7, r3
 8003282:	2201      	movs	r2, #1
 8003284:	701a      	strb	r2, [r3, #0]
 8003286:	e003      	b.n	8003290 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003288:	230f      	movs	r3, #15
 800328a:	18fb      	adds	r3, r7, r3
 800328c:	2201      	movs	r2, #1
 800328e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003290:	230f      	movs	r3, #15
 8003292:	18fb      	adds	r3, r7, r3
 8003294:	781b      	ldrb	r3, [r3, #0]
}
 8003296:	0018      	movs	r0, r3
 8003298:	46bd      	mov	sp, r7
 800329a:	b005      	add	sp, #20
 800329c:	bd90      	pop	{r4, r7, pc}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	20000018 	.word	0x20000018
 80032a4:	20000010 	.word	0x20000010
 80032a8:	20000014 	.word	0x20000014

080032ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80032b0:	4b05      	ldr	r3, [pc, #20]	; (80032c8 <HAL_IncTick+0x1c>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	001a      	movs	r2, r3
 80032b6:	4b05      	ldr	r3, [pc, #20]	; (80032cc <HAL_IncTick+0x20>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	18d2      	adds	r2, r2, r3
 80032bc:	4b03      	ldr	r3, [pc, #12]	; (80032cc <HAL_IncTick+0x20>)
 80032be:	601a      	str	r2, [r3, #0]
}
 80032c0:	46c0      	nop			; (mov r8, r8)
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	20000018 	.word	0x20000018
 80032cc:	20000294 	.word	0x20000294

080032d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  return uwTick;
 80032d4:	4b02      	ldr	r3, [pc, #8]	; (80032e0 <HAL_GetTick+0x10>)
 80032d6:	681b      	ldr	r3, [r3, #0]
}
 80032d8:	0018      	movs	r0, r3
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	46c0      	nop			; (mov r8, r8)
 80032e0:	20000294 	.word	0x20000294

080032e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032ec:	f7ff fff0 	bl	80032d0 <HAL_GetTick>
 80032f0:	0003      	movs	r3, r0
 80032f2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	3301      	adds	r3, #1
 80032fc:	d005      	beq.n	800330a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032fe:	4b0a      	ldr	r3, [pc, #40]	; (8003328 <HAL_Delay+0x44>)
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	001a      	movs	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	189b      	adds	r3, r3, r2
 8003308:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	f7ff ffe0 	bl	80032d0 <HAL_GetTick>
 8003310:	0002      	movs	r2, r0
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	429a      	cmp	r2, r3
 800331a:	d8f7      	bhi.n	800330c <HAL_Delay+0x28>
  {
  }
}
 800331c:	46c0      	nop			; (mov r8, r8)
 800331e:	46c0      	nop			; (mov r8, r8)
 8003320:	46bd      	mov	sp, r7
 8003322:	b004      	add	sp, #16
 8003324:	bd80      	pop	{r7, pc}
 8003326:	46c0      	nop			; (mov r8, r8)
 8003328:	20000018 	.word	0x20000018

0800332c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	0002      	movs	r2, r0
 8003334:	1dfb      	adds	r3, r7, #7
 8003336:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003338:	1dfb      	adds	r3, r7, #7
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	2b7f      	cmp	r3, #127	; 0x7f
 800333e:	d809      	bhi.n	8003354 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003340:	1dfb      	adds	r3, r7, #7
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	001a      	movs	r2, r3
 8003346:	231f      	movs	r3, #31
 8003348:	401a      	ands	r2, r3
 800334a:	4b04      	ldr	r3, [pc, #16]	; (800335c <__NVIC_EnableIRQ+0x30>)
 800334c:	2101      	movs	r1, #1
 800334e:	4091      	lsls	r1, r2
 8003350:	000a      	movs	r2, r1
 8003352:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003354:	46c0      	nop			; (mov r8, r8)
 8003356:	46bd      	mov	sp, r7
 8003358:	b002      	add	sp, #8
 800335a:	bd80      	pop	{r7, pc}
 800335c:	e000e100 	.word	0xe000e100

08003360 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	0002      	movs	r2, r0
 8003368:	1dfb      	adds	r3, r7, #7
 800336a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800336c:	1dfb      	adds	r3, r7, #7
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b7f      	cmp	r3, #127	; 0x7f
 8003372:	d810      	bhi.n	8003396 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003374:	1dfb      	adds	r3, r7, #7
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	001a      	movs	r2, r3
 800337a:	231f      	movs	r3, #31
 800337c:	4013      	ands	r3, r2
 800337e:	4908      	ldr	r1, [pc, #32]	; (80033a0 <__NVIC_DisableIRQ+0x40>)
 8003380:	2201      	movs	r2, #1
 8003382:	409a      	lsls	r2, r3
 8003384:	0013      	movs	r3, r2
 8003386:	2280      	movs	r2, #128	; 0x80
 8003388:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800338a:	f3bf 8f4f 	dsb	sy
}
 800338e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8003390:	f3bf 8f6f 	isb	sy
}
 8003394:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8003396:	46c0      	nop			; (mov r8, r8)
 8003398:	46bd      	mov	sp, r7
 800339a:	b002      	add	sp, #8
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			; (mov r8, r8)
 80033a0:	e000e100 	.word	0xe000e100

080033a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033a4:	b590      	push	{r4, r7, lr}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	0002      	movs	r2, r0
 80033ac:	6039      	str	r1, [r7, #0]
 80033ae:	1dfb      	adds	r3, r7, #7
 80033b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80033b2:	1dfb      	adds	r3, r7, #7
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	2b7f      	cmp	r3, #127	; 0x7f
 80033b8:	d828      	bhi.n	800340c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033ba:	4a2f      	ldr	r2, [pc, #188]	; (8003478 <__NVIC_SetPriority+0xd4>)
 80033bc:	1dfb      	adds	r3, r7, #7
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	b25b      	sxtb	r3, r3
 80033c2:	089b      	lsrs	r3, r3, #2
 80033c4:	33c0      	adds	r3, #192	; 0xc0
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	589b      	ldr	r3, [r3, r2]
 80033ca:	1dfa      	adds	r2, r7, #7
 80033cc:	7812      	ldrb	r2, [r2, #0]
 80033ce:	0011      	movs	r1, r2
 80033d0:	2203      	movs	r2, #3
 80033d2:	400a      	ands	r2, r1
 80033d4:	00d2      	lsls	r2, r2, #3
 80033d6:	21ff      	movs	r1, #255	; 0xff
 80033d8:	4091      	lsls	r1, r2
 80033da:	000a      	movs	r2, r1
 80033dc:	43d2      	mvns	r2, r2
 80033de:	401a      	ands	r2, r3
 80033e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	019b      	lsls	r3, r3, #6
 80033e6:	22ff      	movs	r2, #255	; 0xff
 80033e8:	401a      	ands	r2, r3
 80033ea:	1dfb      	adds	r3, r7, #7
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	0018      	movs	r0, r3
 80033f0:	2303      	movs	r3, #3
 80033f2:	4003      	ands	r3, r0
 80033f4:	00db      	lsls	r3, r3, #3
 80033f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033f8:	481f      	ldr	r0, [pc, #124]	; (8003478 <__NVIC_SetPriority+0xd4>)
 80033fa:	1dfb      	adds	r3, r7, #7
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	b25b      	sxtb	r3, r3
 8003400:	089b      	lsrs	r3, r3, #2
 8003402:	430a      	orrs	r2, r1
 8003404:	33c0      	adds	r3, #192	; 0xc0
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800340a:	e031      	b.n	8003470 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800340c:	4a1b      	ldr	r2, [pc, #108]	; (800347c <__NVIC_SetPriority+0xd8>)
 800340e:	1dfb      	adds	r3, r7, #7
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	0019      	movs	r1, r3
 8003414:	230f      	movs	r3, #15
 8003416:	400b      	ands	r3, r1
 8003418:	3b08      	subs	r3, #8
 800341a:	089b      	lsrs	r3, r3, #2
 800341c:	3306      	adds	r3, #6
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	18d3      	adds	r3, r2, r3
 8003422:	3304      	adds	r3, #4
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	1dfa      	adds	r2, r7, #7
 8003428:	7812      	ldrb	r2, [r2, #0]
 800342a:	0011      	movs	r1, r2
 800342c:	2203      	movs	r2, #3
 800342e:	400a      	ands	r2, r1
 8003430:	00d2      	lsls	r2, r2, #3
 8003432:	21ff      	movs	r1, #255	; 0xff
 8003434:	4091      	lsls	r1, r2
 8003436:	000a      	movs	r2, r1
 8003438:	43d2      	mvns	r2, r2
 800343a:	401a      	ands	r2, r3
 800343c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	019b      	lsls	r3, r3, #6
 8003442:	22ff      	movs	r2, #255	; 0xff
 8003444:	401a      	ands	r2, r3
 8003446:	1dfb      	adds	r3, r7, #7
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	0018      	movs	r0, r3
 800344c:	2303      	movs	r3, #3
 800344e:	4003      	ands	r3, r0
 8003450:	00db      	lsls	r3, r3, #3
 8003452:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003454:	4809      	ldr	r0, [pc, #36]	; (800347c <__NVIC_SetPriority+0xd8>)
 8003456:	1dfb      	adds	r3, r7, #7
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	001c      	movs	r4, r3
 800345c:	230f      	movs	r3, #15
 800345e:	4023      	ands	r3, r4
 8003460:	3b08      	subs	r3, #8
 8003462:	089b      	lsrs	r3, r3, #2
 8003464:	430a      	orrs	r2, r1
 8003466:	3306      	adds	r3, #6
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	18c3      	adds	r3, r0, r3
 800346c:	3304      	adds	r3, #4
 800346e:	601a      	str	r2, [r3, #0]
}
 8003470:	46c0      	nop			; (mov r8, r8)
 8003472:	46bd      	mov	sp, r7
 8003474:	b003      	add	sp, #12
 8003476:	bd90      	pop	{r4, r7, pc}
 8003478:	e000e100 	.word	0xe000e100
 800347c:	e000ed00 	.word	0xe000ed00

08003480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	1e5a      	subs	r2, r3, #1
 800348c:	2380      	movs	r3, #128	; 0x80
 800348e:	045b      	lsls	r3, r3, #17
 8003490:	429a      	cmp	r2, r3
 8003492:	d301      	bcc.n	8003498 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003494:	2301      	movs	r3, #1
 8003496:	e010      	b.n	80034ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003498:	4b0a      	ldr	r3, [pc, #40]	; (80034c4 <SysTick_Config+0x44>)
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	3a01      	subs	r2, #1
 800349e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034a0:	2301      	movs	r3, #1
 80034a2:	425b      	negs	r3, r3
 80034a4:	2103      	movs	r1, #3
 80034a6:	0018      	movs	r0, r3
 80034a8:	f7ff ff7c 	bl	80033a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034ac:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <SysTick_Config+0x44>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034b2:	4b04      	ldr	r3, [pc, #16]	; (80034c4 <SysTick_Config+0x44>)
 80034b4:	2207      	movs	r2, #7
 80034b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	0018      	movs	r0, r3
 80034bc:	46bd      	mov	sp, r7
 80034be:	b002      	add	sp, #8
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	e000e010 	.word	0xe000e010

080034c8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60b9      	str	r1, [r7, #8]
 80034d0:	607a      	str	r2, [r7, #4]
 80034d2:	210f      	movs	r1, #15
 80034d4:	187b      	adds	r3, r7, r1
 80034d6:	1c02      	adds	r2, r0, #0
 80034d8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80034da:	68ba      	ldr	r2, [r7, #8]
 80034dc:	187b      	adds	r3, r7, r1
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	b25b      	sxtb	r3, r3
 80034e2:	0011      	movs	r1, r2
 80034e4:	0018      	movs	r0, r3
 80034e6:	f7ff ff5d 	bl	80033a4 <__NVIC_SetPriority>
}
 80034ea:	46c0      	nop			; (mov r8, r8)
 80034ec:	46bd      	mov	sp, r7
 80034ee:	b004      	add	sp, #16
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b082      	sub	sp, #8
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	0002      	movs	r2, r0
 80034fa:	1dfb      	adds	r3, r7, #7
 80034fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034fe:	1dfb      	adds	r3, r7, #7
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	b25b      	sxtb	r3, r3
 8003504:	0018      	movs	r0, r3
 8003506:	f7ff ff11 	bl	800332c <__NVIC_EnableIRQ>
}
 800350a:	46c0      	nop			; (mov r8, r8)
 800350c:	46bd      	mov	sp, r7
 800350e:	b002      	add	sp, #8
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b082      	sub	sp, #8
 8003516:	af00      	add	r7, sp, #0
 8003518:	0002      	movs	r2, r0
 800351a:	1dfb      	adds	r3, r7, #7
 800351c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800351e:	1dfb      	adds	r3, r7, #7
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	b25b      	sxtb	r3, r3
 8003524:	0018      	movs	r0, r3
 8003526:	f7ff ff1b 	bl	8003360 <__NVIC_DisableIRQ>
}
 800352a:	46c0      	nop			; (mov r8, r8)
 800352c:	46bd      	mov	sp, r7
 800352e:	b002      	add	sp, #8
 8003530:	bd80      	pop	{r7, pc}

08003532 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b082      	sub	sp, #8
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	0018      	movs	r0, r3
 800353e:	f7ff ff9f 	bl	8003480 <SysTick_Config>
 8003542:	0003      	movs	r3, r0
}
 8003544:	0018      	movs	r0, r3
 8003546:	46bd      	mov	sp, r7
 8003548:	b002      	add	sp, #8
 800354a:	bd80      	pop	{r7, pc}

0800354c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e077      	b.n	800364e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a3d      	ldr	r2, [pc, #244]	; (8003658 <HAL_DMA_Init+0x10c>)
 8003564:	4694      	mov	ip, r2
 8003566:	4463      	add	r3, ip
 8003568:	2114      	movs	r1, #20
 800356a:	0018      	movs	r0, r3
 800356c:	f7fc fdca 	bl	8000104 <__udivsi3>
 8003570:	0003      	movs	r3, r0
 8003572:	009a      	lsls	r2, r3, #2
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2225      	movs	r2, #37	; 0x25
 800357c:	2102      	movs	r1, #2
 800357e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4934      	ldr	r1, [pc, #208]	; (800365c <HAL_DMA_Init+0x110>)
 800358c:	400a      	ands	r2, r1
 800358e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6819      	ldr	r1, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	431a      	orrs	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	431a      	orrs	r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	699b      	ldr	r3, [r3, #24]
 80035b0:	431a      	orrs	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69db      	ldr	r3, [r3, #28]
 80035b6:	431a      	orrs	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	431a      	orrs	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	0018      	movs	r0, r3
 80035ca:	f000 fa3f 	bl	8003a4c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689a      	ldr	r2, [r3, #8]
 80035d2:	2380      	movs	r3, #128	; 0x80
 80035d4:	01db      	lsls	r3, r3, #7
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d102      	bne.n	80035e0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e8:	213f      	movs	r1, #63	; 0x3f
 80035ea:	400a      	ands	r2, r1
 80035ec:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80035f6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d011      	beq.n	8003624 <HAL_DMA_Init+0xd8>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2b04      	cmp	r3, #4
 8003606:	d80d      	bhi.n	8003624 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	0018      	movs	r0, r3
 800360c:	f000 fa4a 	bl	8003aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003614:	2200      	movs	r2, #0
 8003616:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003620:	605a      	str	r2, [r3, #4]
 8003622:	e008      	b.n	8003636 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2225      	movs	r2, #37	; 0x25
 8003640:	2101      	movs	r1, #1
 8003642:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2224      	movs	r2, #36	; 0x24
 8003648:	2100      	movs	r1, #0
 800364a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	0018      	movs	r0, r3
 8003650:	46bd      	mov	sp, r7
 8003652:	b002      	add	sp, #8
 8003654:	bd80      	pop	{r7, pc}
 8003656:	46c0      	nop			; (mov r8, r8)
 8003658:	bffdfff8 	.word	0xbffdfff8
 800365c:	ffff800f 	.word	0xffff800f

08003660 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e066      	b.n	8003740 <HAL_DMA_DeInit+0xe0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2101      	movs	r1, #1
 800367e:	438a      	bics	r2, r1
 8003680:	601a      	str	r2, [r3, #0]
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a30      	ldr	r2, [pc, #192]	; (8003748 <HAL_DMA_DeInit+0xe8>)
 8003688:	4694      	mov	ip, r2
 800368a:	4463      	add	r3, ip
 800368c:	2114      	movs	r1, #20
 800368e:	0018      	movs	r0, r3
 8003690:	f7fc fd38 	bl	8000104 <__udivsi3>
 8003694:	0003      	movs	r3, r0
 8003696:	009a      	lsls	r2, r3, #2
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80036a4:	4b29      	ldr	r3, [pc, #164]	; (800374c <HAL_DMA_DeInit+0xec>)
 80036a6:	6859      	ldr	r1, [r3, #4]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ac:	221c      	movs	r2, #28
 80036ae:	4013      	ands	r3, r2
 80036b0:	2201      	movs	r2, #1
 80036b2:	409a      	lsls	r2, r3
 80036b4:	4b25      	ldr	r3, [pc, #148]	; (800374c <HAL_DMA_DeInit+0xec>)
 80036b6:	430a      	orrs	r2, r1
 80036b8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	0018      	movs	r0, r3
 80036be:	f000 f9c5 	bl	8003a4c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c6:	2200      	movs	r2, #0
 80036c8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80036d2:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d010      	beq.n	80036fe <HAL_DMA_DeInit+0x9e>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	2b04      	cmp	r3, #4
 80036e2:	d80c      	bhi.n	80036fe <HAL_DMA_DeInit+0x9e>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	0018      	movs	r0, r3
 80036e8:	f000 f9dc 	bl	8003aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80036fc:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	651a      	str	r2, [r3, #80]	; 0x50
  hdma->DMAmuxRequestGenStatus = 0U;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 0U;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2225      	movs	r2, #37	; 0x25
 8003732:	2100      	movs	r1, #0
 8003734:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2224      	movs	r2, #36	; 0x24
 800373a:	2100      	movs	r1, #0
 800373c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	0018      	movs	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	b002      	add	sp, #8
 8003746:	bd80      	pop	{r7, pc}
 8003748:	bffdfff8 	.word	0xbffdfff8
 800374c:	40020000 	.word	0x40020000

08003750 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e050      	b.n	8003804 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2225      	movs	r2, #37	; 0x25
 8003766:	5c9b      	ldrb	r3, [r3, r2]
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d008      	beq.n	8003780 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2204      	movs	r2, #4
 8003772:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2224      	movs	r2, #36	; 0x24
 8003778:	2100      	movs	r1, #0
 800377a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e041      	b.n	8003804 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	210e      	movs	r1, #14
 800378c:	438a      	bics	r2, r1
 800378e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379a:	491c      	ldr	r1, [pc, #112]	; (800380c <HAL_DMA_Abort+0xbc>)
 800379c:	400a      	ands	r2, r1
 800379e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2101      	movs	r1, #1
 80037ac:	438a      	bics	r2, r1
 80037ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80037b0:	4b17      	ldr	r3, [pc, #92]	; (8003810 <HAL_DMA_Abort+0xc0>)
 80037b2:	6859      	ldr	r1, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	221c      	movs	r2, #28
 80037ba:	4013      	ands	r3, r2
 80037bc:	2201      	movs	r2, #1
 80037be:	409a      	lsls	r2, r3
 80037c0:	4b13      	ldr	r3, [pc, #76]	; (8003810 <HAL_DMA_Abort+0xc0>)
 80037c2:	430a      	orrs	r2, r1
 80037c4:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80037ce:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00c      	beq.n	80037f2 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037e2:	490a      	ldr	r1, [pc, #40]	; (800380c <HAL_DMA_Abort+0xbc>)
 80037e4:	400a      	ands	r2, r1
 80037e6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80037f0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2225      	movs	r2, #37	; 0x25
 80037f6:	2101      	movs	r1, #1
 80037f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2224      	movs	r2, #36	; 0x24
 80037fe:	2100      	movs	r1, #0
 8003800:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003802:	2300      	movs	r3, #0
}
 8003804:	0018      	movs	r0, r3
 8003806:	46bd      	mov	sp, r7
 8003808:	b002      	add	sp, #8
 800380a:	bd80      	pop	{r7, pc}
 800380c:	fffffeff 	.word	0xfffffeff
 8003810:	40020000 	.word	0x40020000

08003814 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800381c:	210f      	movs	r1, #15
 800381e:	187b      	adds	r3, r7, r1
 8003820:	2200      	movs	r2, #0
 8003822:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2225      	movs	r2, #37	; 0x25
 8003828:	5c9b      	ldrb	r3, [r3, r2]
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d006      	beq.n	800383e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2204      	movs	r2, #4
 8003834:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003836:	187b      	adds	r3, r7, r1
 8003838:	2201      	movs	r2, #1
 800383a:	701a      	strb	r2, [r3, #0]
 800383c:	e049      	b.n	80038d2 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	210e      	movs	r1, #14
 800384a:	438a      	bics	r2, r1
 800384c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2101      	movs	r1, #1
 800385a:	438a      	bics	r2, r1
 800385c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003868:	491d      	ldr	r1, [pc, #116]	; (80038e0 <HAL_DMA_Abort_IT+0xcc>)
 800386a:	400a      	ands	r2, r1
 800386c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800386e:	4b1d      	ldr	r3, [pc, #116]	; (80038e4 <HAL_DMA_Abort_IT+0xd0>)
 8003870:	6859      	ldr	r1, [r3, #4]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003876:	221c      	movs	r2, #28
 8003878:	4013      	ands	r3, r2
 800387a:	2201      	movs	r2, #1
 800387c:	409a      	lsls	r2, r3
 800387e:	4b19      	ldr	r3, [pc, #100]	; (80038e4 <HAL_DMA_Abort_IT+0xd0>)
 8003880:	430a      	orrs	r2, r1
 8003882:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800388c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00c      	beq.n	80038b0 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038a0:	490f      	ldr	r1, [pc, #60]	; (80038e0 <HAL_DMA_Abort_IT+0xcc>)
 80038a2:	400a      	ands	r2, r1
 80038a4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80038ae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2225      	movs	r2, #37	; 0x25
 80038b4:	2101      	movs	r1, #1
 80038b6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2224      	movs	r2, #36	; 0x24
 80038bc:	2100      	movs	r1, #0
 80038be:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d004      	beq.n	80038d2 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	0010      	movs	r0, r2
 80038d0:	4798      	blx	r3
    }
  }
  return status;
 80038d2:	230f      	movs	r3, #15
 80038d4:	18fb      	adds	r3, r7, r3
 80038d6:	781b      	ldrb	r3, [r3, #0]
}
 80038d8:	0018      	movs	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	b004      	add	sp, #16
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	fffffeff 	.word	0xfffffeff
 80038e4:	40020000 	.word	0x40020000

080038e8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80038f0:	4b55      	ldr	r3, [pc, #340]	; (8003a48 <HAL_DMA_IRQHandler+0x160>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	221c      	movs	r2, #28
 8003904:	4013      	ands	r3, r2
 8003906:	2204      	movs	r2, #4
 8003908:	409a      	lsls	r2, r3
 800390a:	0013      	movs	r3, r2
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	4013      	ands	r3, r2
 8003910:	d027      	beq.n	8003962 <HAL_DMA_IRQHandler+0x7a>
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	2204      	movs	r2, #4
 8003916:	4013      	ands	r3, r2
 8003918:	d023      	beq.n	8003962 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2220      	movs	r2, #32
 8003922:	4013      	ands	r3, r2
 8003924:	d107      	bne.n	8003936 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2104      	movs	r1, #4
 8003932:	438a      	bics	r2, r1
 8003934:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003936:	4b44      	ldr	r3, [pc, #272]	; (8003a48 <HAL_DMA_IRQHandler+0x160>)
 8003938:	6859      	ldr	r1, [r3, #4]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393e:	221c      	movs	r2, #28
 8003940:	4013      	ands	r3, r2
 8003942:	2204      	movs	r2, #4
 8003944:	409a      	lsls	r2, r3
 8003946:	4b40      	ldr	r3, [pc, #256]	; (8003a48 <HAL_DMA_IRQHandler+0x160>)
 8003948:	430a      	orrs	r2, r1
 800394a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003950:	2b00      	cmp	r3, #0
 8003952:	d100      	bne.n	8003956 <HAL_DMA_IRQHandler+0x6e>
 8003954:	e073      	b.n	8003a3e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	0010      	movs	r0, r2
 800395e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003960:	e06d      	b.n	8003a3e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003966:	221c      	movs	r2, #28
 8003968:	4013      	ands	r3, r2
 800396a:	2202      	movs	r2, #2
 800396c:	409a      	lsls	r2, r3
 800396e:	0013      	movs	r3, r2
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	4013      	ands	r3, r2
 8003974:	d02e      	beq.n	80039d4 <HAL_DMA_IRQHandler+0xec>
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	2202      	movs	r2, #2
 800397a:	4013      	ands	r3, r2
 800397c:	d02a      	beq.n	80039d4 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2220      	movs	r2, #32
 8003986:	4013      	ands	r3, r2
 8003988:	d10b      	bne.n	80039a2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	210a      	movs	r1, #10
 8003996:	438a      	bics	r2, r1
 8003998:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2225      	movs	r2, #37	; 0x25
 800399e:	2101      	movs	r1, #1
 80039a0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80039a2:	4b29      	ldr	r3, [pc, #164]	; (8003a48 <HAL_DMA_IRQHandler+0x160>)
 80039a4:	6859      	ldr	r1, [r3, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	221c      	movs	r2, #28
 80039ac:	4013      	ands	r3, r2
 80039ae:	2202      	movs	r2, #2
 80039b0:	409a      	lsls	r2, r3
 80039b2:	4b25      	ldr	r3, [pc, #148]	; (8003a48 <HAL_DMA_IRQHandler+0x160>)
 80039b4:	430a      	orrs	r2, r1
 80039b6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2224      	movs	r2, #36	; 0x24
 80039bc:	2100      	movs	r1, #0
 80039be:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d03a      	beq.n	8003a3e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	0010      	movs	r0, r2
 80039d0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80039d2:	e034      	b.n	8003a3e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d8:	221c      	movs	r2, #28
 80039da:	4013      	ands	r3, r2
 80039dc:	2208      	movs	r2, #8
 80039de:	409a      	lsls	r2, r3
 80039e0:	0013      	movs	r3, r2
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	4013      	ands	r3, r2
 80039e6:	d02b      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x158>
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2208      	movs	r2, #8
 80039ec:	4013      	ands	r3, r2
 80039ee:	d027      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	210e      	movs	r1, #14
 80039fc:	438a      	bics	r2, r1
 80039fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003a00:	4b11      	ldr	r3, [pc, #68]	; (8003a48 <HAL_DMA_IRQHandler+0x160>)
 8003a02:	6859      	ldr	r1, [r3, #4]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a08:	221c      	movs	r2, #28
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	409a      	lsls	r2, r3
 8003a10:	4b0d      	ldr	r3, [pc, #52]	; (8003a48 <HAL_DMA_IRQHandler+0x160>)
 8003a12:	430a      	orrs	r2, r1
 8003a14:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2225      	movs	r2, #37	; 0x25
 8003a20:	2101      	movs	r1, #1
 8003a22:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2224      	movs	r2, #36	; 0x24
 8003a28:	2100      	movs	r1, #0
 8003a2a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d005      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	0010      	movs	r0, r2
 8003a3c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003a3e:	46c0      	nop			; (mov r8, r8)
 8003a40:	46c0      	nop			; (mov r8, r8)
}
 8003a42:	46bd      	mov	sp, r7
 8003a44:	b004      	add	sp, #16
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	40020000 	.word	0x40020000

08003a4c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a58:	089b      	lsrs	r3, r3, #2
 8003a5a:	4a10      	ldr	r2, [pc, #64]	; (8003a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003a5c:	4694      	mov	ip, r2
 8003a5e:	4463      	add	r3, ip
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	001a      	movs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	001a      	movs	r2, r3
 8003a6e:	23ff      	movs	r3, #255	; 0xff
 8003a70:	4013      	ands	r3, r2
 8003a72:	3b08      	subs	r3, #8
 8003a74:	2114      	movs	r1, #20
 8003a76:	0018      	movs	r0, r3
 8003a78:	f7fc fb44 	bl	8000104 <__udivsi3>
 8003a7c:	0003      	movs	r3, r0
 8003a7e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a07      	ldr	r2, [pc, #28]	; (8003aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003a84:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	221f      	movs	r2, #31
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	409a      	lsls	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003a94:	46c0      	nop			; (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b004      	add	sp, #16
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	10008200 	.word	0x10008200
 8003aa0:	40020880 	.word	0x40020880

08003aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	223f      	movs	r2, #63	; 0x3f
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	4a0a      	ldr	r2, [pc, #40]	; (8003ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003aba:	4694      	mov	ip, r2
 8003abc:	4463      	add	r3, ip
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	001a      	movs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a07      	ldr	r2, [pc, #28]	; (8003ae8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003aca:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	2203      	movs	r2, #3
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	409a      	lsls	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	659a      	str	r2, [r3, #88]	; 0x58
}
 8003adc:	46c0      	nop			; (mov r8, r8)
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	b004      	add	sp, #16
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	1000823f 	.word	0x1000823f
 8003ae8:	40020940 	.word	0x40020940

08003aec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003af6:	2300      	movs	r3, #0
 8003af8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003afa:	e147      	b.n	8003d8c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2101      	movs	r1, #1
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	4091      	lsls	r1, r2
 8003b06:	000a      	movs	r2, r1
 8003b08:	4013      	ands	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d100      	bne.n	8003b14 <HAL_GPIO_Init+0x28>
 8003b12:	e138      	b.n	8003d86 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	2203      	movs	r2, #3
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d005      	beq.n	8003b2c <HAL_GPIO_Init+0x40>
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	2203      	movs	r2, #3
 8003b26:	4013      	ands	r3, r2
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d130      	bne.n	8003b8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	005b      	lsls	r3, r3, #1
 8003b36:	2203      	movs	r2, #3
 8003b38:	409a      	lsls	r2, r3
 8003b3a:	0013      	movs	r3, r2
 8003b3c:	43da      	mvns	r2, r3
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	4013      	ands	r3, r2
 8003b42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	68da      	ldr	r2, [r3, #12]
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	409a      	lsls	r2, r3
 8003b4e:	0013      	movs	r3, r2
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b62:	2201      	movs	r2, #1
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	409a      	lsls	r2, r3
 8003b68:	0013      	movs	r3, r2
 8003b6a:	43da      	mvns	r2, r3
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	4013      	ands	r3, r2
 8003b70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	091b      	lsrs	r3, r3, #4
 8003b78:	2201      	movs	r2, #1
 8003b7a:	401a      	ands	r2, r3
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	409a      	lsls	r2, r3
 8003b80:	0013      	movs	r3, r2
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	693a      	ldr	r2, [r7, #16]
 8003b8c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2203      	movs	r2, #3
 8003b94:	4013      	ands	r3, r2
 8003b96:	2b03      	cmp	r3, #3
 8003b98:	d017      	beq.n	8003bca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	409a      	lsls	r2, r3
 8003ba8:	0013      	movs	r3, r2
 8003baa:	43da      	mvns	r2, r3
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	689a      	ldr	r2, [r3, #8]
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	409a      	lsls	r2, r3
 8003bbc:	0013      	movs	r3, r2
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2203      	movs	r2, #3
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d123      	bne.n	8003c1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	08da      	lsrs	r2, r3, #3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	3208      	adds	r2, #8
 8003bde:	0092      	lsls	r2, r2, #2
 8003be0:	58d3      	ldr	r3, [r2, r3]
 8003be2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	2207      	movs	r2, #7
 8003be8:	4013      	ands	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	220f      	movs	r2, #15
 8003bee:	409a      	lsls	r2, r3
 8003bf0:	0013      	movs	r3, r2
 8003bf2:	43da      	mvns	r2, r3
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	691a      	ldr	r2, [r3, #16]
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	2107      	movs	r1, #7
 8003c02:	400b      	ands	r3, r1
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	409a      	lsls	r2, r3
 8003c08:	0013      	movs	r3, r2
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	08da      	lsrs	r2, r3, #3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3208      	adds	r2, #8
 8003c18:	0092      	lsls	r2, r2, #2
 8003c1a:	6939      	ldr	r1, [r7, #16]
 8003c1c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	005b      	lsls	r3, r3, #1
 8003c28:	2203      	movs	r2, #3
 8003c2a:	409a      	lsls	r2, r3
 8003c2c:	0013      	movs	r3, r2
 8003c2e:	43da      	mvns	r2, r3
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	4013      	ands	r3, r2
 8003c34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2203      	movs	r2, #3
 8003c3c:	401a      	ands	r2, r3
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	409a      	lsls	r2, r3
 8003c44:	0013      	movs	r3, r2
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	693a      	ldr	r2, [r7, #16]
 8003c50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685a      	ldr	r2, [r3, #4]
 8003c56:	23c0      	movs	r3, #192	; 0xc0
 8003c58:	029b      	lsls	r3, r3, #10
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	d100      	bne.n	8003c60 <HAL_GPIO_Init+0x174>
 8003c5e:	e092      	b.n	8003d86 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003c60:	4a50      	ldr	r2, [pc, #320]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	089b      	lsrs	r3, r3, #2
 8003c66:	3318      	adds	r3, #24
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	589b      	ldr	r3, [r3, r2]
 8003c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2203      	movs	r2, #3
 8003c72:	4013      	ands	r3, r2
 8003c74:	00db      	lsls	r3, r3, #3
 8003c76:	220f      	movs	r2, #15
 8003c78:	409a      	lsls	r2, r3
 8003c7a:	0013      	movs	r3, r2
 8003c7c:	43da      	mvns	r2, r3
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	4013      	ands	r3, r2
 8003c82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	23a0      	movs	r3, #160	; 0xa0
 8003c88:	05db      	lsls	r3, r3, #23
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d013      	beq.n	8003cb6 <HAL_GPIO_Init+0x1ca>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a45      	ldr	r2, [pc, #276]	; (8003da8 <HAL_GPIO_Init+0x2bc>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d00d      	beq.n	8003cb2 <HAL_GPIO_Init+0x1c6>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a44      	ldr	r2, [pc, #272]	; (8003dac <HAL_GPIO_Init+0x2c0>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d007      	beq.n	8003cae <HAL_GPIO_Init+0x1c2>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a43      	ldr	r2, [pc, #268]	; (8003db0 <HAL_GPIO_Init+0x2c4>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d101      	bne.n	8003caa <HAL_GPIO_Init+0x1be>
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e006      	b.n	8003cb8 <HAL_GPIO_Init+0x1cc>
 8003caa:	2305      	movs	r3, #5
 8003cac:	e004      	b.n	8003cb8 <HAL_GPIO_Init+0x1cc>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e002      	b.n	8003cb8 <HAL_GPIO_Init+0x1cc>
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e000      	b.n	8003cb8 <HAL_GPIO_Init+0x1cc>
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	2103      	movs	r1, #3
 8003cbc:	400a      	ands	r2, r1
 8003cbe:	00d2      	lsls	r2, r2, #3
 8003cc0:	4093      	lsls	r3, r2
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003cc8:	4936      	ldr	r1, [pc, #216]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	089b      	lsrs	r3, r3, #2
 8003cce:	3318      	adds	r3, #24
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cd6:	4b33      	ldr	r3, [pc, #204]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	43da      	mvns	r2, r3
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	2380      	movs	r3, #128	; 0x80
 8003cec:	035b      	lsls	r3, r3, #13
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d003      	beq.n	8003cfa <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003cfa:	4b2a      	ldr	r3, [pc, #168]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003d00:	4b28      	ldr	r3, [pc, #160]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	43da      	mvns	r2, r3
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	2380      	movs	r3, #128	; 0x80
 8003d16:	039b      	lsls	r3, r3, #14
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d003      	beq.n	8003d24 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d24:	4b1f      	ldr	r3, [pc, #124]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003d2a:	4a1e      	ldr	r2, [pc, #120]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003d2c:	2384      	movs	r3, #132	; 0x84
 8003d2e:	58d3      	ldr	r3, [r2, r3]
 8003d30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	43da      	mvns	r2, r3
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685a      	ldr	r2, [r3, #4]
 8003d40:	2380      	movs	r3, #128	; 0x80
 8003d42:	029b      	lsls	r3, r3, #10
 8003d44:	4013      	ands	r3, r2
 8003d46:	d003      	beq.n	8003d50 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d50:	4914      	ldr	r1, [pc, #80]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003d52:	2284      	movs	r2, #132	; 0x84
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003d58:	4a12      	ldr	r2, [pc, #72]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003d5a:	2380      	movs	r3, #128	; 0x80
 8003d5c:	58d3      	ldr	r3, [r2, r3]
 8003d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	43da      	mvns	r2, r3
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	4013      	ands	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	2380      	movs	r3, #128	; 0x80
 8003d70:	025b      	lsls	r3, r3, #9
 8003d72:	4013      	ands	r3, r2
 8003d74:	d003      	beq.n	8003d7e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d7e:	4909      	ldr	r1, [pc, #36]	; (8003da4 <HAL_GPIO_Init+0x2b8>)
 8003d80:	2280      	movs	r2, #128	; 0x80
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	3301      	adds	r3, #1
 8003d8a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	40da      	lsrs	r2, r3
 8003d94:	1e13      	subs	r3, r2, #0
 8003d96:	d000      	beq.n	8003d9a <HAL_GPIO_Init+0x2ae>
 8003d98:	e6b0      	b.n	8003afc <HAL_GPIO_Init+0x10>
  }
}
 8003d9a:	46c0      	nop			; (mov r8, r8)
 8003d9c:	46c0      	nop			; (mov r8, r8)
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	b006      	add	sp, #24
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40021800 	.word	0x40021800
 8003da8:	50000400 	.word	0x50000400
 8003dac:	50000800 	.word	0x50000800
 8003db0:	50000c00 	.word	0x50000c00

08003db4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003dc2:	e0b4      	b.n	8003f2e <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	409a      	lsls	r2, r3
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	4013      	ands	r3, r2
 8003dce:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d100      	bne.n	8003dd8 <HAL_GPIO_DeInit+0x24>
 8003dd6:	e0a7      	b.n	8003f28 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8003dd8:	4a5a      	ldr	r2, [pc, #360]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	089b      	lsrs	r3, r3, #2
 8003dde:	3318      	adds	r3, #24
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	589b      	ldr	r3, [r3, r2]
 8003de4:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	2203      	movs	r2, #3
 8003dea:	4013      	ands	r3, r2
 8003dec:	00db      	lsls	r3, r3, #3
 8003dee:	220f      	movs	r2, #15
 8003df0:	409a      	lsls	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	4013      	ands	r3, r2
 8003df6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	23a0      	movs	r3, #160	; 0xa0
 8003dfc:	05db      	lsls	r3, r3, #23
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d013      	beq.n	8003e2a <HAL_GPIO_DeInit+0x76>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a50      	ldr	r2, [pc, #320]	; (8003f48 <HAL_GPIO_DeInit+0x194>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d00d      	beq.n	8003e26 <HAL_GPIO_DeInit+0x72>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a4f      	ldr	r2, [pc, #316]	; (8003f4c <HAL_GPIO_DeInit+0x198>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d007      	beq.n	8003e22 <HAL_GPIO_DeInit+0x6e>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a4e      	ldr	r2, [pc, #312]	; (8003f50 <HAL_GPIO_DeInit+0x19c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d101      	bne.n	8003e1e <HAL_GPIO_DeInit+0x6a>
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e006      	b.n	8003e2c <HAL_GPIO_DeInit+0x78>
 8003e1e:	2305      	movs	r3, #5
 8003e20:	e004      	b.n	8003e2c <HAL_GPIO_DeInit+0x78>
 8003e22:	2302      	movs	r3, #2
 8003e24:	e002      	b.n	8003e2c <HAL_GPIO_DeInit+0x78>
 8003e26:	2301      	movs	r3, #1
 8003e28:	e000      	b.n	8003e2c <HAL_GPIO_DeInit+0x78>
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	697a      	ldr	r2, [r7, #20]
 8003e2e:	2103      	movs	r1, #3
 8003e30:	400a      	ands	r2, r1
 8003e32:	00d2      	lsls	r2, r2, #3
 8003e34:	4093      	lsls	r3, r2
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d136      	bne.n	8003eaa <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003e3c:	4a41      	ldr	r2, [pc, #260]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e3e:	2380      	movs	r3, #128	; 0x80
 8003e40:	58d3      	ldr	r3, [r2, r3]
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	43d2      	mvns	r2, r2
 8003e46:	493f      	ldr	r1, [pc, #252]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e48:	4013      	ands	r3, r2
 8003e4a:	2280      	movs	r2, #128	; 0x80
 8003e4c:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8003e4e:	4a3d      	ldr	r2, [pc, #244]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e50:	2384      	movs	r3, #132	; 0x84
 8003e52:	58d3      	ldr	r3, [r2, r3]
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	43d2      	mvns	r2, r2
 8003e58:	493a      	ldr	r1, [pc, #232]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	2284      	movs	r2, #132	; 0x84
 8003e5e:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003e60:	4b38      	ldr	r3, [pc, #224]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	43d9      	mvns	r1, r3
 8003e68:	4b36      	ldr	r3, [pc, #216]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e6a:	400a      	ands	r2, r1
 8003e6c:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003e6e:	4b35      	ldr	r3, [pc, #212]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	43d9      	mvns	r1, r3
 8003e76:	4b33      	ldr	r3, [pc, #204]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e78:	400a      	ands	r2, r1
 8003e7a:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	2203      	movs	r2, #3
 8003e80:	4013      	ands	r3, r2
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	220f      	movs	r2, #15
 8003e86:	409a      	lsls	r2, r3
 8003e88:	0013      	movs	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8003e8c:	4a2d      	ldr	r2, [pc, #180]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	089b      	lsrs	r3, r3, #2
 8003e92:	3318      	adds	r3, #24
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	589a      	ldr	r2, [r3, r2]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	43d9      	mvns	r1, r3
 8003e9c:	4829      	ldr	r0, [pc, #164]	; (8003f44 <HAL_GPIO_DeInit+0x190>)
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	089b      	lsrs	r3, r3, #2
 8003ea2:	400a      	ands	r2, r1
 8003ea4:	3318      	adds	r3, #24
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	2103      	movs	r1, #3
 8003eb4:	4099      	lsls	r1, r3
 8003eb6:	000b      	movs	r3, r1
 8003eb8:	431a      	orrs	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	08da      	lsrs	r2, r3, #3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	3208      	adds	r2, #8
 8003ec6:	0092      	lsls	r2, r2, #2
 8003ec8:	58d3      	ldr	r3, [r2, r3]
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	2107      	movs	r1, #7
 8003ece:	400a      	ands	r2, r1
 8003ed0:	0092      	lsls	r2, r2, #2
 8003ed2:	210f      	movs	r1, #15
 8003ed4:	4091      	lsls	r1, r2
 8003ed6:	000a      	movs	r2, r1
 8003ed8:	43d1      	mvns	r1, r2
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	08d2      	lsrs	r2, r2, #3
 8003ede:	4019      	ands	r1, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3208      	adds	r2, #8
 8003ee4:	0092      	lsls	r2, r2, #2
 8003ee6:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	0052      	lsls	r2, r2, #1
 8003ef0:	2103      	movs	r1, #3
 8003ef2:	4091      	lsls	r1, r2
 8003ef4:	000a      	movs	r2, r1
 8003ef6:	43d2      	mvns	r2, r2
 8003ef8:	401a      	ands	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	2101      	movs	r1, #1
 8003f04:	697a      	ldr	r2, [r7, #20]
 8003f06:	4091      	lsls	r1, r2
 8003f08:	000a      	movs	r2, r1
 8003f0a:	43d2      	mvns	r2, r2
 8003f0c:	401a      	ands	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	0052      	lsls	r2, r2, #1
 8003f1a:	2103      	movs	r1, #3
 8003f1c:	4091      	lsls	r1, r2
 8003f1e:	000a      	movs	r2, r1
 8003f20:	43d2      	mvns	r2, r2
 8003f22:	401a      	ands	r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	40da      	lsrs	r2, r3
 8003f34:	1e13      	subs	r3, r2, #0
 8003f36:	d000      	beq.n	8003f3a <HAL_GPIO_DeInit+0x186>
 8003f38:	e744      	b.n	8003dc4 <HAL_GPIO_DeInit+0x10>
  }
}
 8003f3a:	46c0      	nop			; (mov r8, r8)
 8003f3c:	46c0      	nop			; (mov r8, r8)
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	b006      	add	sp, #24
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	40021800 	.word	0x40021800
 8003f48:	50000400 	.word	0x50000400
 8003f4c:	50000800 	.word	0x50000800
 8003f50:	50000c00 	.word	0x50000c00

08003f54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	0008      	movs	r0, r1
 8003f5e:	0011      	movs	r1, r2
 8003f60:	1cbb      	adds	r3, r7, #2
 8003f62:	1c02      	adds	r2, r0, #0
 8003f64:	801a      	strh	r2, [r3, #0]
 8003f66:	1c7b      	adds	r3, r7, #1
 8003f68:	1c0a      	adds	r2, r1, #0
 8003f6a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f6c:	1c7b      	adds	r3, r7, #1
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d004      	beq.n	8003f7e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f74:	1cbb      	adds	r3, r7, #2
 8003f76:	881a      	ldrh	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f7c:	e003      	b.n	8003f86 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f7e:	1cbb      	adds	r3, r7, #2
 8003f80:	881a      	ldrh	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b002      	add	sp, #8
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003f98:	4b19      	ldr	r3, [pc, #100]	; (8004000 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a19      	ldr	r2, [pc, #100]	; (8004004 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	0019      	movs	r1, r3
 8003fa2:	4b17      	ldr	r3, [pc, #92]	; (8004000 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	2380      	movs	r3, #128	; 0x80
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d11f      	bne.n	8003ff4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003fb4:	4b14      	ldr	r3, [pc, #80]	; (8004008 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	0013      	movs	r3, r2
 8003fba:	005b      	lsls	r3, r3, #1
 8003fbc:	189b      	adds	r3, r3, r2
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	4912      	ldr	r1, [pc, #72]	; (800400c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	f7fc f89e 	bl	8000104 <__udivsi3>
 8003fc8:	0003      	movs	r3, r0
 8003fca:	3301      	adds	r3, #1
 8003fcc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003fce:	e008      	b.n	8003fe2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	e001      	b.n	8003fe2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e009      	b.n	8003ff6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003fe2:	4b07      	ldr	r3, [pc, #28]	; (8004000 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003fe4:	695a      	ldr	r2, [r3, #20]
 8003fe6:	2380      	movs	r3, #128	; 0x80
 8003fe8:	00db      	lsls	r3, r3, #3
 8003fea:	401a      	ands	r2, r3
 8003fec:	2380      	movs	r3, #128	; 0x80
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d0ed      	beq.n	8003fd0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	b004      	add	sp, #16
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	40007000 	.word	0x40007000
 8004004:	fffff9ff 	.word	0xfffff9ff
 8004008:	20000010 	.word	0x20000010
 800400c:	000f4240 	.word	0x000f4240

08004010 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004014:	4b03      	ldr	r3, [pc, #12]	; (8004024 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	23e0      	movs	r3, #224	; 0xe0
 800401a:	01db      	lsls	r3, r3, #7
 800401c:	4013      	ands	r3, r2
}
 800401e:	0018      	movs	r0, r3
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	40021000 	.word	0x40021000

08004028 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b088      	sub	sp, #32
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e2fe      	b.n	8004638 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2201      	movs	r2, #1
 8004040:	4013      	ands	r3, r2
 8004042:	d100      	bne.n	8004046 <HAL_RCC_OscConfig+0x1e>
 8004044:	e07c      	b.n	8004140 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004046:	4bc3      	ldr	r3, [pc, #780]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	2238      	movs	r2, #56	; 0x38
 800404c:	4013      	ands	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004050:	4bc0      	ldr	r3, [pc, #768]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	2203      	movs	r2, #3
 8004056:	4013      	ands	r3, r2
 8004058:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	2b10      	cmp	r3, #16
 800405e:	d102      	bne.n	8004066 <HAL_RCC_OscConfig+0x3e>
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	2b03      	cmp	r3, #3
 8004064:	d002      	beq.n	800406c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	2b08      	cmp	r3, #8
 800406a:	d10b      	bne.n	8004084 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800406c:	4bb9      	ldr	r3, [pc, #740]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	2380      	movs	r3, #128	; 0x80
 8004072:	029b      	lsls	r3, r3, #10
 8004074:	4013      	ands	r3, r2
 8004076:	d062      	beq.n	800413e <HAL_RCC_OscConfig+0x116>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d15e      	bne.n	800413e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e2d9      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	2380      	movs	r3, #128	; 0x80
 800408a:	025b      	lsls	r3, r3, #9
 800408c:	429a      	cmp	r2, r3
 800408e:	d107      	bne.n	80040a0 <HAL_RCC_OscConfig+0x78>
 8004090:	4bb0      	ldr	r3, [pc, #704]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	4baf      	ldr	r3, [pc, #700]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004096:	2180      	movs	r1, #128	; 0x80
 8004098:	0249      	lsls	r1, r1, #9
 800409a:	430a      	orrs	r2, r1
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	e020      	b.n	80040e2 <HAL_RCC_OscConfig+0xba>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685a      	ldr	r2, [r3, #4]
 80040a4:	23a0      	movs	r3, #160	; 0xa0
 80040a6:	02db      	lsls	r3, r3, #11
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d10e      	bne.n	80040ca <HAL_RCC_OscConfig+0xa2>
 80040ac:	4ba9      	ldr	r3, [pc, #676]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	4ba8      	ldr	r3, [pc, #672]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80040b2:	2180      	movs	r1, #128	; 0x80
 80040b4:	02c9      	lsls	r1, r1, #11
 80040b6:	430a      	orrs	r2, r1
 80040b8:	601a      	str	r2, [r3, #0]
 80040ba:	4ba6      	ldr	r3, [pc, #664]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	4ba5      	ldr	r3, [pc, #660]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80040c0:	2180      	movs	r1, #128	; 0x80
 80040c2:	0249      	lsls	r1, r1, #9
 80040c4:	430a      	orrs	r2, r1
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	e00b      	b.n	80040e2 <HAL_RCC_OscConfig+0xba>
 80040ca:	4ba2      	ldr	r3, [pc, #648]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	4ba1      	ldr	r3, [pc, #644]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80040d0:	49a1      	ldr	r1, [pc, #644]	; (8004358 <HAL_RCC_OscConfig+0x330>)
 80040d2:	400a      	ands	r2, r1
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	4b9f      	ldr	r3, [pc, #636]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	4b9e      	ldr	r3, [pc, #632]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80040dc:	499f      	ldr	r1, [pc, #636]	; (800435c <HAL_RCC_OscConfig+0x334>)
 80040de:	400a      	ands	r2, r1
 80040e0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d014      	beq.n	8004114 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ea:	f7ff f8f1 	bl	80032d0 <HAL_GetTick>
 80040ee:	0003      	movs	r3, r0
 80040f0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040f4:	f7ff f8ec 	bl	80032d0 <HAL_GetTick>
 80040f8:	0002      	movs	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b64      	cmp	r3, #100	; 0x64
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e298      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004106:	4b93      	ldr	r3, [pc, #588]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	2380      	movs	r3, #128	; 0x80
 800410c:	029b      	lsls	r3, r3, #10
 800410e:	4013      	ands	r3, r2
 8004110:	d0f0      	beq.n	80040f4 <HAL_RCC_OscConfig+0xcc>
 8004112:	e015      	b.n	8004140 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004114:	f7ff f8dc 	bl	80032d0 <HAL_GetTick>
 8004118:	0003      	movs	r3, r0
 800411a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800411c:	e008      	b.n	8004130 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800411e:	f7ff f8d7 	bl	80032d0 <HAL_GetTick>
 8004122:	0002      	movs	r2, r0
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b64      	cmp	r3, #100	; 0x64
 800412a:	d901      	bls.n	8004130 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e283      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004130:	4b88      	ldr	r3, [pc, #544]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	2380      	movs	r3, #128	; 0x80
 8004136:	029b      	lsls	r3, r3, #10
 8004138:	4013      	ands	r3, r2
 800413a:	d1f0      	bne.n	800411e <HAL_RCC_OscConfig+0xf6>
 800413c:	e000      	b.n	8004140 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800413e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2202      	movs	r2, #2
 8004146:	4013      	ands	r3, r2
 8004148:	d100      	bne.n	800414c <HAL_RCC_OscConfig+0x124>
 800414a:	e099      	b.n	8004280 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800414c:	4b81      	ldr	r3, [pc, #516]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2238      	movs	r2, #56	; 0x38
 8004152:	4013      	ands	r3, r2
 8004154:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004156:	4b7f      	ldr	r3, [pc, #508]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	2203      	movs	r2, #3
 800415c:	4013      	ands	r3, r2
 800415e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	2b10      	cmp	r3, #16
 8004164:	d102      	bne.n	800416c <HAL_RCC_OscConfig+0x144>
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2b02      	cmp	r3, #2
 800416a:	d002      	beq.n	8004172 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d135      	bne.n	80041de <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004172:	4b78      	ldr	r3, [pc, #480]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	2380      	movs	r3, #128	; 0x80
 8004178:	00db      	lsls	r3, r3, #3
 800417a:	4013      	ands	r3, r2
 800417c:	d005      	beq.n	800418a <HAL_RCC_OscConfig+0x162>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e256      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800418a:	4b72      	ldr	r3, [pc, #456]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	4a74      	ldr	r2, [pc, #464]	; (8004360 <HAL_RCC_OscConfig+0x338>)
 8004190:	4013      	ands	r3, r2
 8004192:	0019      	movs	r1, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	021a      	lsls	r2, r3, #8
 800419a:	4b6e      	ldr	r3, [pc, #440]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 800419c:	430a      	orrs	r2, r1
 800419e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d112      	bne.n	80041cc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80041a6:	4b6b      	ldr	r3, [pc, #428]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a6e      	ldr	r2, [pc, #440]	; (8004364 <HAL_RCC_OscConfig+0x33c>)
 80041ac:	4013      	ands	r3, r2
 80041ae:	0019      	movs	r1, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	691a      	ldr	r2, [r3, #16]
 80041b4:	4b67      	ldr	r3, [pc, #412]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80041b6:	430a      	orrs	r2, r1
 80041b8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80041ba:	4b66      	ldr	r3, [pc, #408]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	0adb      	lsrs	r3, r3, #11
 80041c0:	2207      	movs	r2, #7
 80041c2:	4013      	ands	r3, r2
 80041c4:	4a68      	ldr	r2, [pc, #416]	; (8004368 <HAL_RCC_OscConfig+0x340>)
 80041c6:	40da      	lsrs	r2, r3
 80041c8:	4b68      	ldr	r3, [pc, #416]	; (800436c <HAL_RCC_OscConfig+0x344>)
 80041ca:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80041cc:	4b68      	ldr	r3, [pc, #416]	; (8004370 <HAL_RCC_OscConfig+0x348>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	0018      	movs	r0, r3
 80041d2:	f7ff f821 	bl	8003218 <HAL_InitTick>
 80041d6:	1e03      	subs	r3, r0, #0
 80041d8:	d051      	beq.n	800427e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e22c      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d030      	beq.n	8004248 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80041e6:	4b5b      	ldr	r3, [pc, #364]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a5e      	ldr	r2, [pc, #376]	; (8004364 <HAL_RCC_OscConfig+0x33c>)
 80041ec:	4013      	ands	r3, r2
 80041ee:	0019      	movs	r1, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691a      	ldr	r2, [r3, #16]
 80041f4:	4b57      	ldr	r3, [pc, #348]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80041f6:	430a      	orrs	r2, r1
 80041f8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80041fa:	4b56      	ldr	r3, [pc, #344]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	4b55      	ldr	r3, [pc, #340]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004200:	2180      	movs	r1, #128	; 0x80
 8004202:	0049      	lsls	r1, r1, #1
 8004204:	430a      	orrs	r2, r1
 8004206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004208:	f7ff f862 	bl	80032d0 <HAL_GetTick>
 800420c:	0003      	movs	r3, r0
 800420e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004210:	e008      	b.n	8004224 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004212:	f7ff f85d 	bl	80032d0 <HAL_GetTick>
 8004216:	0002      	movs	r2, r0
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	2b02      	cmp	r3, #2
 800421e:	d901      	bls.n	8004224 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e209      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004224:	4b4b      	ldr	r3, [pc, #300]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	2380      	movs	r3, #128	; 0x80
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	4013      	ands	r3, r2
 800422e:	d0f0      	beq.n	8004212 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004230:	4b48      	ldr	r3, [pc, #288]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	4a4a      	ldr	r2, [pc, #296]	; (8004360 <HAL_RCC_OscConfig+0x338>)
 8004236:	4013      	ands	r3, r2
 8004238:	0019      	movs	r1, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	021a      	lsls	r2, r3, #8
 8004240:	4b44      	ldr	r3, [pc, #272]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004242:	430a      	orrs	r2, r1
 8004244:	605a      	str	r2, [r3, #4]
 8004246:	e01b      	b.n	8004280 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004248:	4b42      	ldr	r3, [pc, #264]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	4b41      	ldr	r3, [pc, #260]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 800424e:	4949      	ldr	r1, [pc, #292]	; (8004374 <HAL_RCC_OscConfig+0x34c>)
 8004250:	400a      	ands	r2, r1
 8004252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004254:	f7ff f83c 	bl	80032d0 <HAL_GetTick>
 8004258:	0003      	movs	r3, r0
 800425a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800425c:	e008      	b.n	8004270 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800425e:	f7ff f837 	bl	80032d0 <HAL_GetTick>
 8004262:	0002      	movs	r2, r0
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e1e3      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004270:	4b38      	ldr	r3, [pc, #224]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	2380      	movs	r3, #128	; 0x80
 8004276:	00db      	lsls	r3, r3, #3
 8004278:	4013      	ands	r3, r2
 800427a:	d1f0      	bne.n	800425e <HAL_RCC_OscConfig+0x236>
 800427c:	e000      	b.n	8004280 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800427e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2208      	movs	r2, #8
 8004286:	4013      	ands	r3, r2
 8004288:	d047      	beq.n	800431a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800428a:	4b32      	ldr	r3, [pc, #200]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	2238      	movs	r2, #56	; 0x38
 8004290:	4013      	ands	r3, r2
 8004292:	2b18      	cmp	r3, #24
 8004294:	d10a      	bne.n	80042ac <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004296:	4b2f      	ldr	r3, [pc, #188]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800429a:	2202      	movs	r2, #2
 800429c:	4013      	ands	r3, r2
 800429e:	d03c      	beq.n	800431a <HAL_RCC_OscConfig+0x2f2>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d138      	bne.n	800431a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e1c5      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d019      	beq.n	80042e8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80042b4:	4b27      	ldr	r3, [pc, #156]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80042b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042b8:	4b26      	ldr	r3, [pc, #152]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80042ba:	2101      	movs	r1, #1
 80042bc:	430a      	orrs	r2, r1
 80042be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c0:	f7ff f806 	bl	80032d0 <HAL_GetTick>
 80042c4:	0003      	movs	r3, r0
 80042c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042c8:	e008      	b.n	80042dc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ca:	f7ff f801 	bl	80032d0 <HAL_GetTick>
 80042ce:	0002      	movs	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e1ad      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042dc:	4b1d      	ldr	r3, [pc, #116]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80042de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042e0:	2202      	movs	r2, #2
 80042e2:	4013      	ands	r3, r2
 80042e4:	d0f1      	beq.n	80042ca <HAL_RCC_OscConfig+0x2a2>
 80042e6:	e018      	b.n	800431a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80042e8:	4b1a      	ldr	r3, [pc, #104]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80042ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042ec:	4b19      	ldr	r3, [pc, #100]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 80042ee:	2101      	movs	r1, #1
 80042f0:	438a      	bics	r2, r1
 80042f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f4:	f7fe ffec 	bl	80032d0 <HAL_GetTick>
 80042f8:	0003      	movs	r3, r0
 80042fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042fc:	e008      	b.n	8004310 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042fe:	f7fe ffe7 	bl	80032d0 <HAL_GetTick>
 8004302:	0002      	movs	r2, r0
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	2b02      	cmp	r3, #2
 800430a:	d901      	bls.n	8004310 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e193      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004310:	4b10      	ldr	r3, [pc, #64]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004312:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004314:	2202      	movs	r2, #2
 8004316:	4013      	ands	r3, r2
 8004318:	d1f1      	bne.n	80042fe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2204      	movs	r2, #4
 8004320:	4013      	ands	r3, r2
 8004322:	d100      	bne.n	8004326 <HAL_RCC_OscConfig+0x2fe>
 8004324:	e0c6      	b.n	80044b4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004326:	231f      	movs	r3, #31
 8004328:	18fb      	adds	r3, r7, r3
 800432a:	2200      	movs	r2, #0
 800432c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800432e:	4b09      	ldr	r3, [pc, #36]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	2238      	movs	r2, #56	; 0x38
 8004334:	4013      	ands	r3, r2
 8004336:	2b20      	cmp	r3, #32
 8004338:	d11e      	bne.n	8004378 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800433a:	4b06      	ldr	r3, [pc, #24]	; (8004354 <HAL_RCC_OscConfig+0x32c>)
 800433c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800433e:	2202      	movs	r2, #2
 8004340:	4013      	ands	r3, r2
 8004342:	d100      	bne.n	8004346 <HAL_RCC_OscConfig+0x31e>
 8004344:	e0b6      	b.n	80044b4 <HAL_RCC_OscConfig+0x48c>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d000      	beq.n	8004350 <HAL_RCC_OscConfig+0x328>
 800434e:	e0b1      	b.n	80044b4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e171      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
 8004354:	40021000 	.word	0x40021000
 8004358:	fffeffff 	.word	0xfffeffff
 800435c:	fffbffff 	.word	0xfffbffff
 8004360:	ffff80ff 	.word	0xffff80ff
 8004364:	ffffc7ff 	.word	0xffffc7ff
 8004368:	00f42400 	.word	0x00f42400
 800436c:	20000010 	.word	0x20000010
 8004370:	20000014 	.word	0x20000014
 8004374:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004378:	4bb1      	ldr	r3, [pc, #708]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 800437a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800437c:	2380      	movs	r3, #128	; 0x80
 800437e:	055b      	lsls	r3, r3, #21
 8004380:	4013      	ands	r3, r2
 8004382:	d101      	bne.n	8004388 <HAL_RCC_OscConfig+0x360>
 8004384:	2301      	movs	r3, #1
 8004386:	e000      	b.n	800438a <HAL_RCC_OscConfig+0x362>
 8004388:	2300      	movs	r3, #0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d011      	beq.n	80043b2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800438e:	4bac      	ldr	r3, [pc, #688]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004390:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004392:	4bab      	ldr	r3, [pc, #684]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004394:	2180      	movs	r1, #128	; 0x80
 8004396:	0549      	lsls	r1, r1, #21
 8004398:	430a      	orrs	r2, r1
 800439a:	63da      	str	r2, [r3, #60]	; 0x3c
 800439c:	4ba8      	ldr	r3, [pc, #672]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 800439e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043a0:	2380      	movs	r3, #128	; 0x80
 80043a2:	055b      	lsls	r3, r3, #21
 80043a4:	4013      	ands	r3, r2
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80043aa:	231f      	movs	r3, #31
 80043ac:	18fb      	adds	r3, r7, r3
 80043ae:	2201      	movs	r2, #1
 80043b0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043b2:	4ba4      	ldr	r3, [pc, #656]	; (8004644 <HAL_RCC_OscConfig+0x61c>)
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	2380      	movs	r3, #128	; 0x80
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	4013      	ands	r3, r2
 80043bc:	d11a      	bne.n	80043f4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043be:	4ba1      	ldr	r3, [pc, #644]	; (8004644 <HAL_RCC_OscConfig+0x61c>)
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	4ba0      	ldr	r3, [pc, #640]	; (8004644 <HAL_RCC_OscConfig+0x61c>)
 80043c4:	2180      	movs	r1, #128	; 0x80
 80043c6:	0049      	lsls	r1, r1, #1
 80043c8:	430a      	orrs	r2, r1
 80043ca:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80043cc:	f7fe ff80 	bl	80032d0 <HAL_GetTick>
 80043d0:	0003      	movs	r3, r0
 80043d2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043d4:	e008      	b.n	80043e8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d6:	f7fe ff7b 	bl	80032d0 <HAL_GetTick>
 80043da:	0002      	movs	r2, r0
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d901      	bls.n	80043e8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	e127      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043e8:	4b96      	ldr	r3, [pc, #600]	; (8004644 <HAL_RCC_OscConfig+0x61c>)
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	2380      	movs	r3, #128	; 0x80
 80043ee:	005b      	lsls	r3, r3, #1
 80043f0:	4013      	ands	r3, r2
 80043f2:	d0f0      	beq.n	80043d6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d106      	bne.n	800440a <HAL_RCC_OscConfig+0x3e2>
 80043fc:	4b90      	ldr	r3, [pc, #576]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80043fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004400:	4b8f      	ldr	r3, [pc, #572]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004402:	2101      	movs	r1, #1
 8004404:	430a      	orrs	r2, r1
 8004406:	65da      	str	r2, [r3, #92]	; 0x5c
 8004408:	e01c      	b.n	8004444 <HAL_RCC_OscConfig+0x41c>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	2b05      	cmp	r3, #5
 8004410:	d10c      	bne.n	800442c <HAL_RCC_OscConfig+0x404>
 8004412:	4b8b      	ldr	r3, [pc, #556]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004414:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004416:	4b8a      	ldr	r3, [pc, #552]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004418:	2104      	movs	r1, #4
 800441a:	430a      	orrs	r2, r1
 800441c:	65da      	str	r2, [r3, #92]	; 0x5c
 800441e:	4b88      	ldr	r3, [pc, #544]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004420:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004422:	4b87      	ldr	r3, [pc, #540]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004424:	2101      	movs	r1, #1
 8004426:	430a      	orrs	r2, r1
 8004428:	65da      	str	r2, [r3, #92]	; 0x5c
 800442a:	e00b      	b.n	8004444 <HAL_RCC_OscConfig+0x41c>
 800442c:	4b84      	ldr	r3, [pc, #528]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 800442e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004430:	4b83      	ldr	r3, [pc, #524]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004432:	2101      	movs	r1, #1
 8004434:	438a      	bics	r2, r1
 8004436:	65da      	str	r2, [r3, #92]	; 0x5c
 8004438:	4b81      	ldr	r3, [pc, #516]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 800443a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800443c:	4b80      	ldr	r3, [pc, #512]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 800443e:	2104      	movs	r1, #4
 8004440:	438a      	bics	r2, r1
 8004442:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d014      	beq.n	8004476 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800444c:	f7fe ff40 	bl	80032d0 <HAL_GetTick>
 8004450:	0003      	movs	r3, r0
 8004452:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004454:	e009      	b.n	800446a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004456:	f7fe ff3b 	bl	80032d0 <HAL_GetTick>
 800445a:	0002      	movs	r2, r0
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	4a79      	ldr	r2, [pc, #484]	; (8004648 <HAL_RCC_OscConfig+0x620>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e0e6      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800446a:	4b75      	ldr	r3, [pc, #468]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 800446c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800446e:	2202      	movs	r2, #2
 8004470:	4013      	ands	r3, r2
 8004472:	d0f0      	beq.n	8004456 <HAL_RCC_OscConfig+0x42e>
 8004474:	e013      	b.n	800449e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004476:	f7fe ff2b 	bl	80032d0 <HAL_GetTick>
 800447a:	0003      	movs	r3, r0
 800447c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800447e:	e009      	b.n	8004494 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004480:	f7fe ff26 	bl	80032d0 <HAL_GetTick>
 8004484:	0002      	movs	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	4a6f      	ldr	r2, [pc, #444]	; (8004648 <HAL_RCC_OscConfig+0x620>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d901      	bls.n	8004494 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e0d1      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004494:	4b6a      	ldr	r3, [pc, #424]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004498:	2202      	movs	r2, #2
 800449a:	4013      	ands	r3, r2
 800449c:	d1f0      	bne.n	8004480 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800449e:	231f      	movs	r3, #31
 80044a0:	18fb      	adds	r3, r7, r3
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d105      	bne.n	80044b4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80044a8:	4b65      	ldr	r3, [pc, #404]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80044aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044ac:	4b64      	ldr	r3, [pc, #400]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80044ae:	4967      	ldr	r1, [pc, #412]	; (800464c <HAL_RCC_OscConfig+0x624>)
 80044b0:	400a      	ands	r2, r1
 80044b2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d100      	bne.n	80044be <HAL_RCC_OscConfig+0x496>
 80044bc:	e0bb      	b.n	8004636 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044be:	4b60      	ldr	r3, [pc, #384]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	2238      	movs	r2, #56	; 0x38
 80044c4:	4013      	ands	r3, r2
 80044c6:	2b10      	cmp	r3, #16
 80044c8:	d100      	bne.n	80044cc <HAL_RCC_OscConfig+0x4a4>
 80044ca:	e07b      	b.n	80045c4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	69db      	ldr	r3, [r3, #28]
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d156      	bne.n	8004582 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044d4:	4b5a      	ldr	r3, [pc, #360]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	4b59      	ldr	r3, [pc, #356]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80044da:	495d      	ldr	r1, [pc, #372]	; (8004650 <HAL_RCC_OscConfig+0x628>)
 80044dc:	400a      	ands	r2, r1
 80044de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e0:	f7fe fef6 	bl	80032d0 <HAL_GetTick>
 80044e4:	0003      	movs	r3, r0
 80044e6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044e8:	e008      	b.n	80044fc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ea:	f7fe fef1 	bl	80032d0 <HAL_GetTick>
 80044ee:	0002      	movs	r2, r0
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d901      	bls.n	80044fc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e09d      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044fc:	4b50      	ldr	r3, [pc, #320]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	2380      	movs	r3, #128	; 0x80
 8004502:	049b      	lsls	r3, r3, #18
 8004504:	4013      	ands	r3, r2
 8004506:	d1f0      	bne.n	80044ea <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004508:	4b4d      	ldr	r3, [pc, #308]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	4a51      	ldr	r2, [pc, #324]	; (8004654 <HAL_RCC_OscConfig+0x62c>)
 800450e:	4013      	ands	r3, r2
 8004510:	0019      	movs	r1, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1a      	ldr	r2, [r3, #32]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451a:	431a      	orrs	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004520:	021b      	lsls	r3, r3, #8
 8004522:	431a      	orrs	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004528:	431a      	orrs	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452e:	431a      	orrs	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004534:	431a      	orrs	r2, r3
 8004536:	4b42      	ldr	r3, [pc, #264]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004538:	430a      	orrs	r2, r1
 800453a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800453c:	4b40      	ldr	r3, [pc, #256]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	4b3f      	ldr	r3, [pc, #252]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004542:	2180      	movs	r1, #128	; 0x80
 8004544:	0449      	lsls	r1, r1, #17
 8004546:	430a      	orrs	r2, r1
 8004548:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800454a:	4b3d      	ldr	r3, [pc, #244]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	4b3c      	ldr	r3, [pc, #240]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004550:	2180      	movs	r1, #128	; 0x80
 8004552:	0549      	lsls	r1, r1, #21
 8004554:	430a      	orrs	r2, r1
 8004556:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004558:	f7fe feba 	bl	80032d0 <HAL_GetTick>
 800455c:	0003      	movs	r3, r0
 800455e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004560:	e008      	b.n	8004574 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004562:	f7fe feb5 	bl	80032d0 <HAL_GetTick>
 8004566:	0002      	movs	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e061      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004574:	4b32      	ldr	r3, [pc, #200]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	2380      	movs	r3, #128	; 0x80
 800457a:	049b      	lsls	r3, r3, #18
 800457c:	4013      	ands	r3, r2
 800457e:	d0f0      	beq.n	8004562 <HAL_RCC_OscConfig+0x53a>
 8004580:	e059      	b.n	8004636 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004582:	4b2f      	ldr	r3, [pc, #188]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	4b2e      	ldr	r3, [pc, #184]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 8004588:	4931      	ldr	r1, [pc, #196]	; (8004650 <HAL_RCC_OscConfig+0x628>)
 800458a:	400a      	ands	r2, r1
 800458c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800458e:	f7fe fe9f 	bl	80032d0 <HAL_GetTick>
 8004592:	0003      	movs	r3, r0
 8004594:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004596:	e008      	b.n	80045aa <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004598:	f7fe fe9a 	bl	80032d0 <HAL_GetTick>
 800459c:	0002      	movs	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e046      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045aa:	4b25      	ldr	r3, [pc, #148]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	2380      	movs	r3, #128	; 0x80
 80045b0:	049b      	lsls	r3, r3, #18
 80045b2:	4013      	ands	r3, r2
 80045b4:	d1f0      	bne.n	8004598 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80045b6:	4b22      	ldr	r3, [pc, #136]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80045b8:	68da      	ldr	r2, [r3, #12]
 80045ba:	4b21      	ldr	r3, [pc, #132]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80045bc:	4926      	ldr	r1, [pc, #152]	; (8004658 <HAL_RCC_OscConfig+0x630>)
 80045be:	400a      	ands	r2, r1
 80045c0:	60da      	str	r2, [r3, #12]
 80045c2:	e038      	b.n	8004636 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	69db      	ldr	r3, [r3, #28]
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d101      	bne.n	80045d0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e033      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80045d0:	4b1b      	ldr	r3, [pc, #108]	; (8004640 <HAL_RCC_OscConfig+0x618>)
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	2203      	movs	r2, #3
 80045da:	401a      	ands	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d126      	bne.n	8004632 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	2270      	movs	r2, #112	; 0x70
 80045e8:	401a      	ands	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d11f      	bne.n	8004632 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	23fe      	movs	r3, #254	; 0xfe
 80045f6:	01db      	lsls	r3, r3, #7
 80045f8:	401a      	ands	r2, r3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045fe:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004600:	429a      	cmp	r2, r3
 8004602:	d116      	bne.n	8004632 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004604:	697a      	ldr	r2, [r7, #20]
 8004606:	23f8      	movs	r3, #248	; 0xf8
 8004608:	039b      	lsls	r3, r3, #14
 800460a:	401a      	ands	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004610:	429a      	cmp	r2, r3
 8004612:	d10e      	bne.n	8004632 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	23e0      	movs	r3, #224	; 0xe0
 8004618:	051b      	lsls	r3, r3, #20
 800461a:	401a      	ands	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004620:	429a      	cmp	r2, r3
 8004622:	d106      	bne.n	8004632 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	0f5b      	lsrs	r3, r3, #29
 8004628:	075a      	lsls	r2, r3, #29
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800462e:	429a      	cmp	r2, r3
 8004630:	d001      	beq.n	8004636 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e000      	b.n	8004638 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004636:	2300      	movs	r3, #0
}
 8004638:	0018      	movs	r0, r3
 800463a:	46bd      	mov	sp, r7
 800463c:	b008      	add	sp, #32
 800463e:	bd80      	pop	{r7, pc}
 8004640:	40021000 	.word	0x40021000
 8004644:	40007000 	.word	0x40007000
 8004648:	00001388 	.word	0x00001388
 800464c:	efffffff 	.word	0xefffffff
 8004650:	feffffff 	.word	0xfeffffff
 8004654:	11c1808c 	.word	0x11c1808c
 8004658:	eefefffc 	.word	0xeefefffc

0800465c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d101      	bne.n	8004670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e0e9      	b.n	8004844 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004670:	4b76      	ldr	r3, [pc, #472]	; (800484c <HAL_RCC_ClockConfig+0x1f0>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2207      	movs	r2, #7
 8004676:	4013      	ands	r3, r2
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	429a      	cmp	r2, r3
 800467c:	d91e      	bls.n	80046bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467e:	4b73      	ldr	r3, [pc, #460]	; (800484c <HAL_RCC_ClockConfig+0x1f0>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2207      	movs	r2, #7
 8004684:	4393      	bics	r3, r2
 8004686:	0019      	movs	r1, r3
 8004688:	4b70      	ldr	r3, [pc, #448]	; (800484c <HAL_RCC_ClockConfig+0x1f0>)
 800468a:	683a      	ldr	r2, [r7, #0]
 800468c:	430a      	orrs	r2, r1
 800468e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004690:	f7fe fe1e 	bl	80032d0 <HAL_GetTick>
 8004694:	0003      	movs	r3, r0
 8004696:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004698:	e009      	b.n	80046ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800469a:	f7fe fe19 	bl	80032d0 <HAL_GetTick>
 800469e:	0002      	movs	r2, r0
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	4a6a      	ldr	r2, [pc, #424]	; (8004850 <HAL_RCC_ClockConfig+0x1f4>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d901      	bls.n	80046ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e0ca      	b.n	8004844 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80046ae:	4b67      	ldr	r3, [pc, #412]	; (800484c <HAL_RCC_ClockConfig+0x1f0>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	2207      	movs	r2, #7
 80046b4:	4013      	ands	r3, r2
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d1ee      	bne.n	800469a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2202      	movs	r2, #2
 80046c2:	4013      	ands	r3, r2
 80046c4:	d015      	beq.n	80046f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2204      	movs	r2, #4
 80046cc:	4013      	ands	r3, r2
 80046ce:	d006      	beq.n	80046de <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80046d0:	4b60      	ldr	r3, [pc, #384]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	4b5f      	ldr	r3, [pc, #380]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 80046d6:	21e0      	movs	r1, #224	; 0xe0
 80046d8:	01c9      	lsls	r1, r1, #7
 80046da:	430a      	orrs	r2, r1
 80046dc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046de:	4b5d      	ldr	r3, [pc, #372]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	4a5d      	ldr	r2, [pc, #372]	; (8004858 <HAL_RCC_ClockConfig+0x1fc>)
 80046e4:	4013      	ands	r3, r2
 80046e6:	0019      	movs	r1, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	4b59      	ldr	r3, [pc, #356]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 80046ee:	430a      	orrs	r2, r1
 80046f0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2201      	movs	r2, #1
 80046f8:	4013      	ands	r3, r2
 80046fa:	d057      	beq.n	80047ac <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	2b01      	cmp	r3, #1
 8004702:	d107      	bne.n	8004714 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004704:	4b53      	ldr	r3, [pc, #332]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	2380      	movs	r3, #128	; 0x80
 800470a:	029b      	lsls	r3, r3, #10
 800470c:	4013      	ands	r3, r2
 800470e:	d12b      	bne.n	8004768 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e097      	b.n	8004844 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	2b02      	cmp	r3, #2
 800471a:	d107      	bne.n	800472c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800471c:	4b4d      	ldr	r3, [pc, #308]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	2380      	movs	r3, #128	; 0x80
 8004722:	049b      	lsls	r3, r3, #18
 8004724:	4013      	ands	r3, r2
 8004726:	d11f      	bne.n	8004768 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e08b      	b.n	8004844 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d107      	bne.n	8004744 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004734:	4b47      	ldr	r3, [pc, #284]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	2380      	movs	r3, #128	; 0x80
 800473a:	00db      	lsls	r3, r3, #3
 800473c:	4013      	ands	r3, r2
 800473e:	d113      	bne.n	8004768 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e07f      	b.n	8004844 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	2b03      	cmp	r3, #3
 800474a:	d106      	bne.n	800475a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800474c:	4b41      	ldr	r3, [pc, #260]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 800474e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004750:	2202      	movs	r2, #2
 8004752:	4013      	ands	r3, r2
 8004754:	d108      	bne.n	8004768 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e074      	b.n	8004844 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800475a:	4b3e      	ldr	r3, [pc, #248]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 800475c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800475e:	2202      	movs	r2, #2
 8004760:	4013      	ands	r3, r2
 8004762:	d101      	bne.n	8004768 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e06d      	b.n	8004844 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004768:	4b3a      	ldr	r3, [pc, #232]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	2207      	movs	r2, #7
 800476e:	4393      	bics	r3, r2
 8004770:	0019      	movs	r1, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685a      	ldr	r2, [r3, #4]
 8004776:	4b37      	ldr	r3, [pc, #220]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 8004778:	430a      	orrs	r2, r1
 800477a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800477c:	f7fe fda8 	bl	80032d0 <HAL_GetTick>
 8004780:	0003      	movs	r3, r0
 8004782:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004784:	e009      	b.n	800479a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004786:	f7fe fda3 	bl	80032d0 <HAL_GetTick>
 800478a:	0002      	movs	r2, r0
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	4a2f      	ldr	r2, [pc, #188]	; (8004850 <HAL_RCC_ClockConfig+0x1f4>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d901      	bls.n	800479a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e054      	b.n	8004844 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800479a:	4b2e      	ldr	r3, [pc, #184]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	2238      	movs	r2, #56	; 0x38
 80047a0:	401a      	ands	r2, r3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d1ec      	bne.n	8004786 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047ac:	4b27      	ldr	r3, [pc, #156]	; (800484c <HAL_RCC_ClockConfig+0x1f0>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2207      	movs	r2, #7
 80047b2:	4013      	ands	r3, r2
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d21e      	bcs.n	80047f8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ba:	4b24      	ldr	r3, [pc, #144]	; (800484c <HAL_RCC_ClockConfig+0x1f0>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2207      	movs	r2, #7
 80047c0:	4393      	bics	r3, r2
 80047c2:	0019      	movs	r1, r3
 80047c4:	4b21      	ldr	r3, [pc, #132]	; (800484c <HAL_RCC_ClockConfig+0x1f0>)
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	430a      	orrs	r2, r1
 80047ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80047cc:	f7fe fd80 	bl	80032d0 <HAL_GetTick>
 80047d0:	0003      	movs	r3, r0
 80047d2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80047d4:	e009      	b.n	80047ea <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d6:	f7fe fd7b 	bl	80032d0 <HAL_GetTick>
 80047da:	0002      	movs	r2, r0
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	4a1b      	ldr	r2, [pc, #108]	; (8004850 <HAL_RCC_ClockConfig+0x1f4>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e02c      	b.n	8004844 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80047ea:	4b18      	ldr	r3, [pc, #96]	; (800484c <HAL_RCC_ClockConfig+0x1f0>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2207      	movs	r2, #7
 80047f0:	4013      	ands	r3, r2
 80047f2:	683a      	ldr	r2, [r7, #0]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d1ee      	bne.n	80047d6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2204      	movs	r2, #4
 80047fe:	4013      	ands	r3, r2
 8004800:	d009      	beq.n	8004816 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004802:	4b14      	ldr	r3, [pc, #80]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	4a15      	ldr	r2, [pc, #84]	; (800485c <HAL_RCC_ClockConfig+0x200>)
 8004808:	4013      	ands	r3, r2
 800480a:	0019      	movs	r1, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	68da      	ldr	r2, [r3, #12]
 8004810:	4b10      	ldr	r3, [pc, #64]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 8004812:	430a      	orrs	r2, r1
 8004814:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004816:	f000 f829 	bl	800486c <HAL_RCC_GetSysClockFreq>
 800481a:	0001      	movs	r1, r0
 800481c:	4b0d      	ldr	r3, [pc, #52]	; (8004854 <HAL_RCC_ClockConfig+0x1f8>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	0a1b      	lsrs	r3, r3, #8
 8004822:	220f      	movs	r2, #15
 8004824:	401a      	ands	r2, r3
 8004826:	4b0e      	ldr	r3, [pc, #56]	; (8004860 <HAL_RCC_ClockConfig+0x204>)
 8004828:	0092      	lsls	r2, r2, #2
 800482a:	58d3      	ldr	r3, [r2, r3]
 800482c:	221f      	movs	r2, #31
 800482e:	4013      	ands	r3, r2
 8004830:	000a      	movs	r2, r1
 8004832:	40da      	lsrs	r2, r3
 8004834:	4b0b      	ldr	r3, [pc, #44]	; (8004864 <HAL_RCC_ClockConfig+0x208>)
 8004836:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004838:	4b0b      	ldr	r3, [pc, #44]	; (8004868 <HAL_RCC_ClockConfig+0x20c>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	0018      	movs	r0, r3
 800483e:	f7fe fceb 	bl	8003218 <HAL_InitTick>
 8004842:	0003      	movs	r3, r0
}
 8004844:	0018      	movs	r0, r3
 8004846:	46bd      	mov	sp, r7
 8004848:	b004      	add	sp, #16
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40022000 	.word	0x40022000
 8004850:	00001388 	.word	0x00001388
 8004854:	40021000 	.word	0x40021000
 8004858:	fffff0ff 	.word	0xfffff0ff
 800485c:	ffff8fff 	.word	0xffff8fff
 8004860:	08008650 	.word	0x08008650
 8004864:	20000010 	.word	0x20000010
 8004868:	20000014 	.word	0x20000014

0800486c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b086      	sub	sp, #24
 8004870:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004872:	4b3c      	ldr	r3, [pc, #240]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	2238      	movs	r2, #56	; 0x38
 8004878:	4013      	ands	r3, r2
 800487a:	d10f      	bne.n	800489c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800487c:	4b39      	ldr	r3, [pc, #228]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	0adb      	lsrs	r3, r3, #11
 8004882:	2207      	movs	r2, #7
 8004884:	4013      	ands	r3, r2
 8004886:	2201      	movs	r2, #1
 8004888:	409a      	lsls	r2, r3
 800488a:	0013      	movs	r3, r2
 800488c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800488e:	6839      	ldr	r1, [r7, #0]
 8004890:	4835      	ldr	r0, [pc, #212]	; (8004968 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004892:	f7fb fc37 	bl	8000104 <__udivsi3>
 8004896:	0003      	movs	r3, r0
 8004898:	613b      	str	r3, [r7, #16]
 800489a:	e05d      	b.n	8004958 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800489c:	4b31      	ldr	r3, [pc, #196]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	2238      	movs	r2, #56	; 0x38
 80048a2:	4013      	ands	r3, r2
 80048a4:	2b08      	cmp	r3, #8
 80048a6:	d102      	bne.n	80048ae <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048a8:	4b30      	ldr	r3, [pc, #192]	; (800496c <HAL_RCC_GetSysClockFreq+0x100>)
 80048aa:	613b      	str	r3, [r7, #16]
 80048ac:	e054      	b.n	8004958 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048ae:	4b2d      	ldr	r3, [pc, #180]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	2238      	movs	r2, #56	; 0x38
 80048b4:	4013      	ands	r3, r2
 80048b6:	2b10      	cmp	r3, #16
 80048b8:	d138      	bne.n	800492c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80048ba:	4b2a      	ldr	r3, [pc, #168]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	2203      	movs	r2, #3
 80048c0:	4013      	ands	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048c4:	4b27      	ldr	r3, [pc, #156]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	091b      	lsrs	r3, r3, #4
 80048ca:	2207      	movs	r2, #7
 80048cc:	4013      	ands	r3, r2
 80048ce:	3301      	adds	r3, #1
 80048d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2b03      	cmp	r3, #3
 80048d6:	d10d      	bne.n	80048f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048d8:	68b9      	ldr	r1, [r7, #8]
 80048da:	4824      	ldr	r0, [pc, #144]	; (800496c <HAL_RCC_GetSysClockFreq+0x100>)
 80048dc:	f7fb fc12 	bl	8000104 <__udivsi3>
 80048e0:	0003      	movs	r3, r0
 80048e2:	0019      	movs	r1, r3
 80048e4:	4b1f      	ldr	r3, [pc, #124]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	0a1b      	lsrs	r3, r3, #8
 80048ea:	227f      	movs	r2, #127	; 0x7f
 80048ec:	4013      	ands	r3, r2
 80048ee:	434b      	muls	r3, r1
 80048f0:	617b      	str	r3, [r7, #20]
        break;
 80048f2:	e00d      	b.n	8004910 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80048f4:	68b9      	ldr	r1, [r7, #8]
 80048f6:	481c      	ldr	r0, [pc, #112]	; (8004968 <HAL_RCC_GetSysClockFreq+0xfc>)
 80048f8:	f7fb fc04 	bl	8000104 <__udivsi3>
 80048fc:	0003      	movs	r3, r0
 80048fe:	0019      	movs	r1, r3
 8004900:	4b18      	ldr	r3, [pc, #96]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	0a1b      	lsrs	r3, r3, #8
 8004906:	227f      	movs	r2, #127	; 0x7f
 8004908:	4013      	ands	r3, r2
 800490a:	434b      	muls	r3, r1
 800490c:	617b      	str	r3, [r7, #20]
        break;
 800490e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004910:	4b14      	ldr	r3, [pc, #80]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	0f5b      	lsrs	r3, r3, #29
 8004916:	2207      	movs	r2, #7
 8004918:	4013      	ands	r3, r2
 800491a:	3301      	adds	r3, #1
 800491c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800491e:	6879      	ldr	r1, [r7, #4]
 8004920:	6978      	ldr	r0, [r7, #20]
 8004922:	f7fb fbef 	bl	8000104 <__udivsi3>
 8004926:	0003      	movs	r3, r0
 8004928:	613b      	str	r3, [r7, #16]
 800492a:	e015      	b.n	8004958 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800492c:	4b0d      	ldr	r3, [pc, #52]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	2238      	movs	r2, #56	; 0x38
 8004932:	4013      	ands	r3, r2
 8004934:	2b20      	cmp	r3, #32
 8004936:	d103      	bne.n	8004940 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004938:	2380      	movs	r3, #128	; 0x80
 800493a:	021b      	lsls	r3, r3, #8
 800493c:	613b      	str	r3, [r7, #16]
 800493e:	e00b      	b.n	8004958 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004940:	4b08      	ldr	r3, [pc, #32]	; (8004964 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	2238      	movs	r2, #56	; 0x38
 8004946:	4013      	ands	r3, r2
 8004948:	2b18      	cmp	r3, #24
 800494a:	d103      	bne.n	8004954 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800494c:	23fa      	movs	r3, #250	; 0xfa
 800494e:	01db      	lsls	r3, r3, #7
 8004950:	613b      	str	r3, [r7, #16]
 8004952:	e001      	b.n	8004958 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004954:	2300      	movs	r3, #0
 8004956:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004958:	693b      	ldr	r3, [r7, #16]
}
 800495a:	0018      	movs	r0, r3
 800495c:	46bd      	mov	sp, r7
 800495e:	b006      	add	sp, #24
 8004960:	bd80      	pop	{r7, pc}
 8004962:	46c0      	nop			; (mov r8, r8)
 8004964:	40021000 	.word	0x40021000
 8004968:	00f42400 	.word	0x00f42400
 800496c:	007a1200 	.word	0x007a1200

08004970 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004974:	4b02      	ldr	r3, [pc, #8]	; (8004980 <HAL_RCC_GetHCLKFreq+0x10>)
 8004976:	681b      	ldr	r3, [r3, #0]
}
 8004978:	0018      	movs	r0, r3
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	46c0      	nop			; (mov r8, r8)
 8004980:	20000010 	.word	0x20000010

08004984 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004984:	b5b0      	push	{r4, r5, r7, lr}
 8004986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004988:	f7ff fff2 	bl	8004970 <HAL_RCC_GetHCLKFreq>
 800498c:	0004      	movs	r4, r0
 800498e:	f7ff fb3f 	bl	8004010 <LL_RCC_GetAPB1Prescaler>
 8004992:	0003      	movs	r3, r0
 8004994:	0b1a      	lsrs	r2, r3, #12
 8004996:	4b05      	ldr	r3, [pc, #20]	; (80049ac <HAL_RCC_GetPCLK1Freq+0x28>)
 8004998:	0092      	lsls	r2, r2, #2
 800499a:	58d3      	ldr	r3, [r2, r3]
 800499c:	221f      	movs	r2, #31
 800499e:	4013      	ands	r3, r2
 80049a0:	40dc      	lsrs	r4, r3
 80049a2:	0023      	movs	r3, r4
}
 80049a4:	0018      	movs	r0, r3
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bdb0      	pop	{r4, r5, r7, pc}
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	08008690 	.word	0x08008690

080049b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80049b8:	2313      	movs	r3, #19
 80049ba:	18fb      	adds	r3, r7, r3
 80049bc:	2200      	movs	r2, #0
 80049be:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049c0:	2312      	movs	r3, #18
 80049c2:	18fb      	adds	r3, r7, r3
 80049c4:	2200      	movs	r2, #0
 80049c6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	2380      	movs	r3, #128	; 0x80
 80049ce:	029b      	lsls	r3, r3, #10
 80049d0:	4013      	ands	r3, r2
 80049d2:	d100      	bne.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80049d4:	e0a3      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049d6:	2011      	movs	r0, #17
 80049d8:	183b      	adds	r3, r7, r0
 80049da:	2200      	movs	r2, #0
 80049dc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049de:	4ba5      	ldr	r3, [pc, #660]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049e2:	2380      	movs	r3, #128	; 0x80
 80049e4:	055b      	lsls	r3, r3, #21
 80049e6:	4013      	ands	r3, r2
 80049e8:	d110      	bne.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ea:	4ba2      	ldr	r3, [pc, #648]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049ee:	4ba1      	ldr	r3, [pc, #644]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049f0:	2180      	movs	r1, #128	; 0x80
 80049f2:	0549      	lsls	r1, r1, #21
 80049f4:	430a      	orrs	r2, r1
 80049f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80049f8:	4b9e      	ldr	r3, [pc, #632]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049fc:	2380      	movs	r3, #128	; 0x80
 80049fe:	055b      	lsls	r3, r3, #21
 8004a00:	4013      	ands	r3, r2
 8004a02:	60bb      	str	r3, [r7, #8]
 8004a04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a06:	183b      	adds	r3, r7, r0
 8004a08:	2201      	movs	r2, #1
 8004a0a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a0c:	4b9a      	ldr	r3, [pc, #616]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	4b99      	ldr	r3, [pc, #612]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004a12:	2180      	movs	r1, #128	; 0x80
 8004a14:	0049      	lsls	r1, r1, #1
 8004a16:	430a      	orrs	r2, r1
 8004a18:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a1a:	f7fe fc59 	bl	80032d0 <HAL_GetTick>
 8004a1e:	0003      	movs	r3, r0
 8004a20:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a22:	e00b      	b.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a24:	f7fe fc54 	bl	80032d0 <HAL_GetTick>
 8004a28:	0002      	movs	r2, r0
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d904      	bls.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004a32:	2313      	movs	r3, #19
 8004a34:	18fb      	adds	r3, r7, r3
 8004a36:	2203      	movs	r2, #3
 8004a38:	701a      	strb	r2, [r3, #0]
        break;
 8004a3a:	e005      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a3c:	4b8e      	ldr	r3, [pc, #568]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	2380      	movs	r3, #128	; 0x80
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	4013      	ands	r3, r2
 8004a46:	d0ed      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004a48:	2313      	movs	r3, #19
 8004a4a:	18fb      	adds	r3, r7, r3
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d154      	bne.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a52:	4b88      	ldr	r3, [pc, #544]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a54:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a56:	23c0      	movs	r3, #192	; 0xc0
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d019      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d014      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a6e:	4b81      	ldr	r3, [pc, #516]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a72:	4a82      	ldr	r2, [pc, #520]	; (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004a74:	4013      	ands	r3, r2
 8004a76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a78:	4b7e      	ldr	r3, [pc, #504]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a7c:	4b7d      	ldr	r3, [pc, #500]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a7e:	2180      	movs	r1, #128	; 0x80
 8004a80:	0249      	lsls	r1, r1, #9
 8004a82:	430a      	orrs	r2, r1
 8004a84:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a86:	4b7b      	ldr	r3, [pc, #492]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a8a:	4b7a      	ldr	r3, [pc, #488]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a8c:	497c      	ldr	r1, [pc, #496]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004a8e:	400a      	ands	r2, r1
 8004a90:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a92:	4b78      	ldr	r3, [pc, #480]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	d016      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa0:	f7fe fc16 	bl	80032d0 <HAL_GetTick>
 8004aa4:	0003      	movs	r3, r0
 8004aa6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004aa8:	e00c      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aaa:	f7fe fc11 	bl	80032d0 <HAL_GetTick>
 8004aae:	0002      	movs	r2, r0
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	4a73      	ldr	r2, [pc, #460]	; (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d904      	bls.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004aba:	2313      	movs	r3, #19
 8004abc:	18fb      	adds	r3, r7, r3
 8004abe:	2203      	movs	r2, #3
 8004ac0:	701a      	strb	r2, [r3, #0]
            break;
 8004ac2:	e004      	b.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ac4:	4b6b      	ldr	r3, [pc, #428]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac8:	2202      	movs	r2, #2
 8004aca:	4013      	ands	r3, r2
 8004acc:	d0ed      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004ace:	2313      	movs	r3, #19
 8004ad0:	18fb      	adds	r3, r7, r3
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d10a      	bne.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ad8:	4b66      	ldr	r3, [pc, #408]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004adc:	4a67      	ldr	r2, [pc, #412]	; (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004ade:	4013      	ands	r3, r2
 8004ae0:	0019      	movs	r1, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ae6:	4b63      	ldr	r3, [pc, #396]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	65da      	str	r2, [r3, #92]	; 0x5c
 8004aec:	e00c      	b.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004aee:	2312      	movs	r3, #18
 8004af0:	18fb      	adds	r3, r7, r3
 8004af2:	2213      	movs	r2, #19
 8004af4:	18ba      	adds	r2, r7, r2
 8004af6:	7812      	ldrb	r2, [r2, #0]
 8004af8:	701a      	strb	r2, [r3, #0]
 8004afa:	e005      	b.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afc:	2312      	movs	r3, #18
 8004afe:	18fb      	adds	r3, r7, r3
 8004b00:	2213      	movs	r2, #19
 8004b02:	18ba      	adds	r2, r7, r2
 8004b04:	7812      	ldrb	r2, [r2, #0]
 8004b06:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b08:	2311      	movs	r3, #17
 8004b0a:	18fb      	adds	r3, r7, r3
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d105      	bne.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b12:	4b58      	ldr	r3, [pc, #352]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b16:	4b57      	ldr	r3, [pc, #348]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b18:	495b      	ldr	r1, [pc, #364]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8004b1a:	400a      	ands	r2, r1
 8004b1c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2201      	movs	r2, #1
 8004b24:	4013      	ands	r3, r2
 8004b26:	d009      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b28:	4b52      	ldr	r3, [pc, #328]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b2c:	2203      	movs	r2, #3
 8004b2e:	4393      	bics	r3, r2
 8004b30:	0019      	movs	r1, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	4b4f      	ldr	r3, [pc, #316]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2210      	movs	r2, #16
 8004b42:	4013      	ands	r3, r2
 8004b44:	d009      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b46:	4b4b      	ldr	r3, [pc, #300]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b4a:	4a50      	ldr	r2, [pc, #320]	; (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	0019      	movs	r1, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689a      	ldr	r2, [r3, #8]
 8004b54:	4b47      	ldr	r3, [pc, #284]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b56:	430a      	orrs	r2, r1
 8004b58:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	2380      	movs	r3, #128	; 0x80
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4013      	ands	r3, r2
 8004b64:	d009      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b66:	4b43      	ldr	r3, [pc, #268]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b6a:	4a49      	ldr	r2, [pc, #292]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	0019      	movs	r1, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	695a      	ldr	r2, [r3, #20]
 8004b74:	4b3f      	ldr	r3, [pc, #252]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b76:	430a      	orrs	r2, r1
 8004b78:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	2380      	movs	r3, #128	; 0x80
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	4013      	ands	r3, r2
 8004b84:	d009      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b86:	4b3b      	ldr	r3, [pc, #236]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8a:	4a42      	ldr	r2, [pc, #264]	; (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	0019      	movs	r1, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	699a      	ldr	r2, [r3, #24]
 8004b94:	4b37      	ldr	r3, [pc, #220]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b96:	430a      	orrs	r2, r1
 8004b98:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2220      	movs	r2, #32
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	d009      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ba4:	4b33      	ldr	r3, [pc, #204]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba8:	4a3b      	ldr	r2, [pc, #236]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004baa:	4013      	ands	r3, r2
 8004bac:	0019      	movs	r1, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68da      	ldr	r2, [r3, #12]
 8004bb2:	4b30      	ldr	r3, [pc, #192]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	2380      	movs	r3, #128	; 0x80
 8004bbe:	01db      	lsls	r3, r3, #7
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	d015      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004bc4:	4b2b      	ldr	r3, [pc, #172]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	0899      	lsrs	r1, r3, #2
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	69da      	ldr	r2, [r3, #28]
 8004bd0:	4b28      	ldr	r3, [pc, #160]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bd2:	430a      	orrs	r2, r1
 8004bd4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69da      	ldr	r2, [r3, #28]
 8004bda:	2380      	movs	r3, #128	; 0x80
 8004bdc:	05db      	lsls	r3, r3, #23
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d106      	bne.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004be2:	4b24      	ldr	r3, [pc, #144]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004be4:	68da      	ldr	r2, [r3, #12]
 8004be6:	4b23      	ldr	r3, [pc, #140]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004be8:	2180      	movs	r1, #128	; 0x80
 8004bea:	0249      	lsls	r1, r1, #9
 8004bec:	430a      	orrs	r2, r1
 8004bee:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	2380      	movs	r3, #128	; 0x80
 8004bf6:	039b      	lsls	r3, r3, #14
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	d016      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004bfc:	4b1d      	ldr	r3, [pc, #116]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c00:	4a26      	ldr	r2, [pc, #152]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004c02:	4013      	ands	r3, r2
 8004c04:	0019      	movs	r1, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1a      	ldr	r2, [r3, #32]
 8004c0a:	4b1a      	ldr	r3, [pc, #104]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a1a      	ldr	r2, [r3, #32]
 8004c14:	2380      	movs	r3, #128	; 0x80
 8004c16:	03db      	lsls	r3, r3, #15
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d106      	bne.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004c1c:	4b15      	ldr	r3, [pc, #84]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c1e:	68da      	ldr	r2, [r3, #12]
 8004c20:	4b14      	ldr	r3, [pc, #80]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c22:	2180      	movs	r1, #128	; 0x80
 8004c24:	0449      	lsls	r1, r1, #17
 8004c26:	430a      	orrs	r2, r1
 8004c28:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	2380      	movs	r3, #128	; 0x80
 8004c30:	011b      	lsls	r3, r3, #4
 8004c32:	4013      	ands	r3, r2
 8004c34:	d016      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004c36:	4b0f      	ldr	r3, [pc, #60]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c3a:	4a19      	ldr	r2, [pc, #100]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	0019      	movs	r1, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	691a      	ldr	r2, [r3, #16]
 8004c44:	4b0b      	ldr	r3, [pc, #44]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c46:	430a      	orrs	r2, r1
 8004c48:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	691a      	ldr	r2, [r3, #16]
 8004c4e:	2380      	movs	r3, #128	; 0x80
 8004c50:	01db      	lsls	r3, r3, #7
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d106      	bne.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004c56:	4b07      	ldr	r3, [pc, #28]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c58:	68da      	ldr	r2, [r3, #12]
 8004c5a:	4b06      	ldr	r3, [pc, #24]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c5c:	2180      	movs	r1, #128	; 0x80
 8004c5e:	0249      	lsls	r1, r1, #9
 8004c60:	430a      	orrs	r2, r1
 8004c62:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004c64:	2312      	movs	r3, #18
 8004c66:	18fb      	adds	r3, r7, r3
 8004c68:	781b      	ldrb	r3, [r3, #0]
}
 8004c6a:	0018      	movs	r0, r3
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	b006      	add	sp, #24
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	46c0      	nop			; (mov r8, r8)
 8004c74:	40021000 	.word	0x40021000
 8004c78:	40007000 	.word	0x40007000
 8004c7c:	fffffcff 	.word	0xfffffcff
 8004c80:	fffeffff 	.word	0xfffeffff
 8004c84:	00001388 	.word	0x00001388
 8004c88:	efffffff 	.word	0xefffffff
 8004c8c:	fffff3ff 	.word	0xfffff3ff
 8004c90:	fff3ffff 	.word	0xfff3ffff
 8004c94:	ffcfffff 	.word	0xffcfffff
 8004c98:	ffffcfff 	.word	0xffffcfff
 8004c9c:	ffbfffff 	.word	0xffbfffff
 8004ca0:	ffff3fff 	.word	0xffff3fff

08004ca4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e04a      	b.n	8004d4c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	223d      	movs	r2, #61	; 0x3d
 8004cba:	5c9b      	ldrb	r3, [r3, r2]
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d107      	bne.n	8004cd2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	223c      	movs	r2, #60	; 0x3c
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	0018      	movs	r0, r3
 8004cce:	f7fe f899 	bl	8002e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	223d      	movs	r2, #61	; 0x3d
 8004cd6:	2102      	movs	r1, #2
 8004cd8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	3304      	adds	r3, #4
 8004ce2:	0019      	movs	r1, r3
 8004ce4:	0010      	movs	r0, r2
 8004ce6:	f000 fefb 	bl	8005ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2248      	movs	r2, #72	; 0x48
 8004cee:	2101      	movs	r1, #1
 8004cf0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	223e      	movs	r2, #62	; 0x3e
 8004cf6:	2101      	movs	r1, #1
 8004cf8:	5499      	strb	r1, [r3, r2]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	223f      	movs	r2, #63	; 0x3f
 8004cfe:	2101      	movs	r1, #1
 8004d00:	5499      	strb	r1, [r3, r2]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2240      	movs	r2, #64	; 0x40
 8004d06:	2101      	movs	r1, #1
 8004d08:	5499      	strb	r1, [r3, r2]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2241      	movs	r2, #65	; 0x41
 8004d0e:	2101      	movs	r1, #1
 8004d10:	5499      	strb	r1, [r3, r2]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2242      	movs	r2, #66	; 0x42
 8004d16:	2101      	movs	r1, #1
 8004d18:	5499      	strb	r1, [r3, r2]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2243      	movs	r2, #67	; 0x43
 8004d1e:	2101      	movs	r1, #1
 8004d20:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2244      	movs	r2, #68	; 0x44
 8004d26:	2101      	movs	r1, #1
 8004d28:	5499      	strb	r1, [r3, r2]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2245      	movs	r2, #69	; 0x45
 8004d2e:	2101      	movs	r1, #1
 8004d30:	5499      	strb	r1, [r3, r2]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2246      	movs	r2, #70	; 0x46
 8004d36:	2101      	movs	r1, #1
 8004d38:	5499      	strb	r1, [r3, r2]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2247      	movs	r2, #71	; 0x47
 8004d3e:	2101      	movs	r1, #1
 8004d40:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	223d      	movs	r2, #61	; 0x3d
 8004d46:	2101      	movs	r1, #1
 8004d48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	0018      	movs	r0, r3
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	b002      	add	sp, #8
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e04a      	b.n	8004dfc <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	223d      	movs	r2, #61	; 0x3d
 8004d6a:	5c9b      	ldrb	r3, [r3, r2]
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d107      	bne.n	8004d82 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	223c      	movs	r2, #60	; 0x3c
 8004d76:	2100      	movs	r1, #0
 8004d78:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	0018      	movs	r0, r3
 8004d7e:	f000 f841 	bl	8004e04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	223d      	movs	r2, #61	; 0x3d
 8004d86:	2102      	movs	r1, #2
 8004d88:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	3304      	adds	r3, #4
 8004d92:	0019      	movs	r1, r3
 8004d94:	0010      	movs	r0, r2
 8004d96:	f000 fea3 	bl	8005ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2248      	movs	r2, #72	; 0x48
 8004d9e:	2101      	movs	r1, #1
 8004da0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	223e      	movs	r2, #62	; 0x3e
 8004da6:	2101      	movs	r1, #1
 8004da8:	5499      	strb	r1, [r3, r2]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	223f      	movs	r2, #63	; 0x3f
 8004dae:	2101      	movs	r1, #1
 8004db0:	5499      	strb	r1, [r3, r2]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2240      	movs	r2, #64	; 0x40
 8004db6:	2101      	movs	r1, #1
 8004db8:	5499      	strb	r1, [r3, r2]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2241      	movs	r2, #65	; 0x41
 8004dbe:	2101      	movs	r1, #1
 8004dc0:	5499      	strb	r1, [r3, r2]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2242      	movs	r2, #66	; 0x42
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	5499      	strb	r1, [r3, r2]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2243      	movs	r2, #67	; 0x43
 8004dce:	2101      	movs	r1, #1
 8004dd0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2244      	movs	r2, #68	; 0x44
 8004dd6:	2101      	movs	r1, #1
 8004dd8:	5499      	strb	r1, [r3, r2]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2245      	movs	r2, #69	; 0x45
 8004dde:	2101      	movs	r1, #1
 8004de0:	5499      	strb	r1, [r3, r2]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2246      	movs	r2, #70	; 0x46
 8004de6:	2101      	movs	r1, #1
 8004de8:	5499      	strb	r1, [r3, r2]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2247      	movs	r2, #71	; 0x47
 8004dee:	2101      	movs	r1, #1
 8004df0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	223d      	movs	r2, #61	; 0x3d
 8004df6:	2101      	movs	r1, #1
 8004df8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b002      	add	sp, #8
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004e0c:	46c0      	nop			; (mov r8, r8)
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	b002      	add	sp, #8
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d108      	bne.n	8004e36 <HAL_TIM_PWM_Start+0x22>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	223e      	movs	r2, #62	; 0x3e
 8004e28:	5c9b      	ldrb	r3, [r3, r2]
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	1e5a      	subs	r2, r3, #1
 8004e30:	4193      	sbcs	r3, r2
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	e037      	b.n	8004ea6 <HAL_TIM_PWM_Start+0x92>
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	2b04      	cmp	r3, #4
 8004e3a:	d108      	bne.n	8004e4e <HAL_TIM_PWM_Start+0x3a>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	223f      	movs	r2, #63	; 0x3f
 8004e40:	5c9b      	ldrb	r3, [r3, r2]
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	3b01      	subs	r3, #1
 8004e46:	1e5a      	subs	r2, r3, #1
 8004e48:	4193      	sbcs	r3, r2
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	e02b      	b.n	8004ea6 <HAL_TIM_PWM_Start+0x92>
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	2b08      	cmp	r3, #8
 8004e52:	d108      	bne.n	8004e66 <HAL_TIM_PWM_Start+0x52>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2240      	movs	r2, #64	; 0x40
 8004e58:	5c9b      	ldrb	r3, [r3, r2]
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	1e5a      	subs	r2, r3, #1
 8004e60:	4193      	sbcs	r3, r2
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	e01f      	b.n	8004ea6 <HAL_TIM_PWM_Start+0x92>
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	2b0c      	cmp	r3, #12
 8004e6a:	d108      	bne.n	8004e7e <HAL_TIM_PWM_Start+0x6a>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2241      	movs	r2, #65	; 0x41
 8004e70:	5c9b      	ldrb	r3, [r3, r2]
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	3b01      	subs	r3, #1
 8004e76:	1e5a      	subs	r2, r3, #1
 8004e78:	4193      	sbcs	r3, r2
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	e013      	b.n	8004ea6 <HAL_TIM_PWM_Start+0x92>
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	2b10      	cmp	r3, #16
 8004e82:	d108      	bne.n	8004e96 <HAL_TIM_PWM_Start+0x82>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2242      	movs	r2, #66	; 0x42
 8004e88:	5c9b      	ldrb	r3, [r3, r2]
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	1e5a      	subs	r2, r3, #1
 8004e90:	4193      	sbcs	r3, r2
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	e007      	b.n	8004ea6 <HAL_TIM_PWM_Start+0x92>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2243      	movs	r2, #67	; 0x43
 8004e9a:	5c9b      	ldrb	r3, [r3, r2]
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	1e5a      	subs	r2, r3, #1
 8004ea2:	4193      	sbcs	r3, r2
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d001      	beq.n	8004eae <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e081      	b.n	8004fb2 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d104      	bne.n	8004ebe <HAL_TIM_PWM_Start+0xaa>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	223e      	movs	r2, #62	; 0x3e
 8004eb8:	2102      	movs	r1, #2
 8004eba:	5499      	strb	r1, [r3, r2]
 8004ebc:	e023      	b.n	8004f06 <HAL_TIM_PWM_Start+0xf2>
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	2b04      	cmp	r3, #4
 8004ec2:	d104      	bne.n	8004ece <HAL_TIM_PWM_Start+0xba>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	223f      	movs	r2, #63	; 0x3f
 8004ec8:	2102      	movs	r1, #2
 8004eca:	5499      	strb	r1, [r3, r2]
 8004ecc:	e01b      	b.n	8004f06 <HAL_TIM_PWM_Start+0xf2>
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	2b08      	cmp	r3, #8
 8004ed2:	d104      	bne.n	8004ede <HAL_TIM_PWM_Start+0xca>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2240      	movs	r2, #64	; 0x40
 8004ed8:	2102      	movs	r1, #2
 8004eda:	5499      	strb	r1, [r3, r2]
 8004edc:	e013      	b.n	8004f06 <HAL_TIM_PWM_Start+0xf2>
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b0c      	cmp	r3, #12
 8004ee2:	d104      	bne.n	8004eee <HAL_TIM_PWM_Start+0xda>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2241      	movs	r2, #65	; 0x41
 8004ee8:	2102      	movs	r1, #2
 8004eea:	5499      	strb	r1, [r3, r2]
 8004eec:	e00b      	b.n	8004f06 <HAL_TIM_PWM_Start+0xf2>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b10      	cmp	r3, #16
 8004ef2:	d104      	bne.n	8004efe <HAL_TIM_PWM_Start+0xea>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2242      	movs	r2, #66	; 0x42
 8004ef8:	2102      	movs	r1, #2
 8004efa:	5499      	strb	r1, [r3, r2]
 8004efc:	e003      	b.n	8004f06 <HAL_TIM_PWM_Start+0xf2>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2243      	movs	r2, #67	; 0x43
 8004f02:	2102      	movs	r1, #2
 8004f04:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	6839      	ldr	r1, [r7, #0]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f001 fab2 	bl	8006478 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a28      	ldr	r2, [pc, #160]	; (8004fbc <HAL_TIM_PWM_Start+0x1a8>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d009      	beq.n	8004f32 <HAL_TIM_PWM_Start+0x11e>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a27      	ldr	r2, [pc, #156]	; (8004fc0 <HAL_TIM_PWM_Start+0x1ac>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d004      	beq.n	8004f32 <HAL_TIM_PWM_Start+0x11e>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a25      	ldr	r2, [pc, #148]	; (8004fc4 <HAL_TIM_PWM_Start+0x1b0>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d101      	bne.n	8004f36 <HAL_TIM_PWM_Start+0x122>
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <HAL_TIM_PWM_Start+0x124>
 8004f36:	2300      	movs	r3, #0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d008      	beq.n	8004f4e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2180      	movs	r1, #128	; 0x80
 8004f48:	0209      	lsls	r1, r1, #8
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a1a      	ldr	r2, [pc, #104]	; (8004fbc <HAL_TIM_PWM_Start+0x1a8>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d00a      	beq.n	8004f6e <HAL_TIM_PWM_Start+0x15a>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	2380      	movs	r3, #128	; 0x80
 8004f5e:	05db      	lsls	r3, r3, #23
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d004      	beq.n	8004f6e <HAL_TIM_PWM_Start+0x15a>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a17      	ldr	r2, [pc, #92]	; (8004fc8 <HAL_TIM_PWM_Start+0x1b4>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d116      	bne.n	8004f9c <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	4a15      	ldr	r2, [pc, #84]	; (8004fcc <HAL_TIM_PWM_Start+0x1b8>)
 8004f76:	4013      	ands	r3, r2
 8004f78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2b06      	cmp	r3, #6
 8004f7e:	d016      	beq.n	8004fae <HAL_TIM_PWM_Start+0x19a>
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	2380      	movs	r3, #128	; 0x80
 8004f84:	025b      	lsls	r3, r3, #9
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d011      	beq.n	8004fae <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2101      	movs	r1, #1
 8004f96:	430a      	orrs	r2, r1
 8004f98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f9a:	e008      	b.n	8004fae <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	601a      	str	r2, [r3, #0]
 8004fac:	e000      	b.n	8004fb0 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fae:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	b004      	add	sp, #16
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	46c0      	nop			; (mov r8, r8)
 8004fbc:	40012c00 	.word	0x40012c00
 8004fc0:	40014400 	.word	0x40014400
 8004fc4:	40014800 	.word	0x40014800
 8004fc8:	40000400 	.word	0x40000400
 8004fcc:	00010007 	.word	0x00010007

08004fd0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d101      	bne.n	8004fe2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e04a      	b.n	8005078 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	223d      	movs	r2, #61	; 0x3d
 8004fe6:	5c9b      	ldrb	r3, [r3, r2]
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d107      	bne.n	8004ffe <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	223c      	movs	r2, #60	; 0x3c
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	f7fd fe5b 	bl	8002cb4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	223d      	movs	r2, #61	; 0x3d
 8005002:	2102      	movs	r1, #2
 8005004:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	3304      	adds	r3, #4
 800500e:	0019      	movs	r1, r3
 8005010:	0010      	movs	r0, r2
 8005012:	f000 fd65 	bl	8005ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2248      	movs	r2, #72	; 0x48
 800501a:	2101      	movs	r1, #1
 800501c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	223e      	movs	r2, #62	; 0x3e
 8005022:	2101      	movs	r1, #1
 8005024:	5499      	strb	r1, [r3, r2]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	223f      	movs	r2, #63	; 0x3f
 800502a:	2101      	movs	r1, #1
 800502c:	5499      	strb	r1, [r3, r2]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2240      	movs	r2, #64	; 0x40
 8005032:	2101      	movs	r1, #1
 8005034:	5499      	strb	r1, [r3, r2]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2241      	movs	r2, #65	; 0x41
 800503a:	2101      	movs	r1, #1
 800503c:	5499      	strb	r1, [r3, r2]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2242      	movs	r2, #66	; 0x42
 8005042:	2101      	movs	r1, #1
 8005044:	5499      	strb	r1, [r3, r2]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2243      	movs	r2, #67	; 0x43
 800504a:	2101      	movs	r1, #1
 800504c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2244      	movs	r2, #68	; 0x44
 8005052:	2101      	movs	r1, #1
 8005054:	5499      	strb	r1, [r3, r2]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2245      	movs	r2, #69	; 0x45
 800505a:	2101      	movs	r1, #1
 800505c:	5499      	strb	r1, [r3, r2]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2246      	movs	r2, #70	; 0x46
 8005062:	2101      	movs	r1, #1
 8005064:	5499      	strb	r1, [r3, r2]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2247      	movs	r2, #71	; 0x47
 800506a:	2101      	movs	r1, #1
 800506c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	223d      	movs	r2, #61	; 0x3d
 8005072:	2101      	movs	r1, #1
 8005074:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	0018      	movs	r0, r3
 800507a:	46bd      	mov	sp, r7
 800507c:	b002      	add	sp, #8
 800507e:	bd80      	pop	{r7, pc}

08005080 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800508a:	230f      	movs	r3, #15
 800508c:	18fb      	adds	r3, r7, r3
 800508e:	2200      	movs	r2, #0
 8005090:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d104      	bne.n	80050a2 <HAL_TIM_IC_Start_IT+0x22>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	223e      	movs	r2, #62	; 0x3e
 800509c:	5c9b      	ldrb	r3, [r3, r2]
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	e023      	b.n	80050ea <HAL_TIM_IC_Start_IT+0x6a>
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b04      	cmp	r3, #4
 80050a6:	d104      	bne.n	80050b2 <HAL_TIM_IC_Start_IT+0x32>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	223f      	movs	r2, #63	; 0x3f
 80050ac:	5c9b      	ldrb	r3, [r3, r2]
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	e01b      	b.n	80050ea <HAL_TIM_IC_Start_IT+0x6a>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b08      	cmp	r3, #8
 80050b6:	d104      	bne.n	80050c2 <HAL_TIM_IC_Start_IT+0x42>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2240      	movs	r2, #64	; 0x40
 80050bc:	5c9b      	ldrb	r3, [r3, r2]
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	e013      	b.n	80050ea <HAL_TIM_IC_Start_IT+0x6a>
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2b0c      	cmp	r3, #12
 80050c6:	d104      	bne.n	80050d2 <HAL_TIM_IC_Start_IT+0x52>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2241      	movs	r2, #65	; 0x41
 80050cc:	5c9b      	ldrb	r3, [r3, r2]
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	e00b      	b.n	80050ea <HAL_TIM_IC_Start_IT+0x6a>
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b10      	cmp	r3, #16
 80050d6:	d104      	bne.n	80050e2 <HAL_TIM_IC_Start_IT+0x62>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2242      	movs	r2, #66	; 0x42
 80050dc:	5c9b      	ldrb	r3, [r3, r2]
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	e003      	b.n	80050ea <HAL_TIM_IC_Start_IT+0x6a>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2243      	movs	r2, #67	; 0x43
 80050e6:	5c9b      	ldrb	r3, [r3, r2]
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	220e      	movs	r2, #14
 80050ec:	18ba      	adds	r2, r7, r2
 80050ee:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d104      	bne.n	8005100 <HAL_TIM_IC_Start_IT+0x80>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2244      	movs	r2, #68	; 0x44
 80050fa:	5c9b      	ldrb	r3, [r3, r2]
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	e013      	b.n	8005128 <HAL_TIM_IC_Start_IT+0xa8>
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	2b04      	cmp	r3, #4
 8005104:	d104      	bne.n	8005110 <HAL_TIM_IC_Start_IT+0x90>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2245      	movs	r2, #69	; 0x45
 800510a:	5c9b      	ldrb	r3, [r3, r2]
 800510c:	b2db      	uxtb	r3, r3
 800510e:	e00b      	b.n	8005128 <HAL_TIM_IC_Start_IT+0xa8>
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2b08      	cmp	r3, #8
 8005114:	d104      	bne.n	8005120 <HAL_TIM_IC_Start_IT+0xa0>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2246      	movs	r2, #70	; 0x46
 800511a:	5c9b      	ldrb	r3, [r3, r2]
 800511c:	b2db      	uxtb	r3, r3
 800511e:	e003      	b.n	8005128 <HAL_TIM_IC_Start_IT+0xa8>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2247      	movs	r2, #71	; 0x47
 8005124:	5c9b      	ldrb	r3, [r3, r2]
 8005126:	b2db      	uxtb	r3, r3
 8005128:	210d      	movs	r1, #13
 800512a:	187a      	adds	r2, r7, r1
 800512c:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800512e:	230e      	movs	r3, #14
 8005130:	18fb      	adds	r3, r7, r3
 8005132:	781b      	ldrb	r3, [r3, #0]
 8005134:	2b01      	cmp	r3, #1
 8005136:	d103      	bne.n	8005140 <HAL_TIM_IC_Start_IT+0xc0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005138:	187b      	adds	r3, r7, r1
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	2b01      	cmp	r3, #1
 800513e:	d001      	beq.n	8005144 <HAL_TIM_IC_Start_IT+0xc4>
  {
    return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e0c3      	b.n	80052cc <HAL_TIM_IC_Start_IT+0x24c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d104      	bne.n	8005154 <HAL_TIM_IC_Start_IT+0xd4>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	223e      	movs	r2, #62	; 0x3e
 800514e:	2102      	movs	r1, #2
 8005150:	5499      	strb	r1, [r3, r2]
 8005152:	e023      	b.n	800519c <HAL_TIM_IC_Start_IT+0x11c>
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	2b04      	cmp	r3, #4
 8005158:	d104      	bne.n	8005164 <HAL_TIM_IC_Start_IT+0xe4>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	223f      	movs	r2, #63	; 0x3f
 800515e:	2102      	movs	r1, #2
 8005160:	5499      	strb	r1, [r3, r2]
 8005162:	e01b      	b.n	800519c <HAL_TIM_IC_Start_IT+0x11c>
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	2b08      	cmp	r3, #8
 8005168:	d104      	bne.n	8005174 <HAL_TIM_IC_Start_IT+0xf4>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2240      	movs	r2, #64	; 0x40
 800516e:	2102      	movs	r1, #2
 8005170:	5499      	strb	r1, [r3, r2]
 8005172:	e013      	b.n	800519c <HAL_TIM_IC_Start_IT+0x11c>
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	2b0c      	cmp	r3, #12
 8005178:	d104      	bne.n	8005184 <HAL_TIM_IC_Start_IT+0x104>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2241      	movs	r2, #65	; 0x41
 800517e:	2102      	movs	r1, #2
 8005180:	5499      	strb	r1, [r3, r2]
 8005182:	e00b      	b.n	800519c <HAL_TIM_IC_Start_IT+0x11c>
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	2b10      	cmp	r3, #16
 8005188:	d104      	bne.n	8005194 <HAL_TIM_IC_Start_IT+0x114>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2242      	movs	r2, #66	; 0x42
 800518e:	2102      	movs	r1, #2
 8005190:	5499      	strb	r1, [r3, r2]
 8005192:	e003      	b.n	800519c <HAL_TIM_IC_Start_IT+0x11c>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2243      	movs	r2, #67	; 0x43
 8005198:	2102      	movs	r1, #2
 800519a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d104      	bne.n	80051ac <HAL_TIM_IC_Start_IT+0x12c>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2244      	movs	r2, #68	; 0x44
 80051a6:	2102      	movs	r1, #2
 80051a8:	5499      	strb	r1, [r3, r2]
 80051aa:	e013      	b.n	80051d4 <HAL_TIM_IC_Start_IT+0x154>
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	2b04      	cmp	r3, #4
 80051b0:	d104      	bne.n	80051bc <HAL_TIM_IC_Start_IT+0x13c>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2245      	movs	r2, #69	; 0x45
 80051b6:	2102      	movs	r1, #2
 80051b8:	5499      	strb	r1, [r3, r2]
 80051ba:	e00b      	b.n	80051d4 <HAL_TIM_IC_Start_IT+0x154>
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	2b08      	cmp	r3, #8
 80051c0:	d104      	bne.n	80051cc <HAL_TIM_IC_Start_IT+0x14c>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2246      	movs	r2, #70	; 0x46
 80051c6:	2102      	movs	r1, #2
 80051c8:	5499      	strb	r1, [r3, r2]
 80051ca:	e003      	b.n	80051d4 <HAL_TIM_IC_Start_IT+0x154>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2247      	movs	r2, #71	; 0x47
 80051d0:	2102      	movs	r1, #2
 80051d2:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	2b0c      	cmp	r3, #12
 80051d8:	d02a      	beq.n	8005230 <HAL_TIM_IC_Start_IT+0x1b0>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b0c      	cmp	r3, #12
 80051de:	d830      	bhi.n	8005242 <HAL_TIM_IC_Start_IT+0x1c2>
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	2b08      	cmp	r3, #8
 80051e4:	d01b      	beq.n	800521e <HAL_TIM_IC_Start_IT+0x19e>
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	2b08      	cmp	r3, #8
 80051ea:	d82a      	bhi.n	8005242 <HAL_TIM_IC_Start_IT+0x1c2>
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d003      	beq.n	80051fa <HAL_TIM_IC_Start_IT+0x17a>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	2b04      	cmp	r3, #4
 80051f6:	d009      	beq.n	800520c <HAL_TIM_IC_Start_IT+0x18c>
 80051f8:	e023      	b.n	8005242 <HAL_TIM_IC_Start_IT+0x1c2>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68da      	ldr	r2, [r3, #12]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2102      	movs	r1, #2
 8005206:	430a      	orrs	r2, r1
 8005208:	60da      	str	r2, [r3, #12]
      break;
 800520a:	e01f      	b.n	800524c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68da      	ldr	r2, [r3, #12]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2104      	movs	r1, #4
 8005218:	430a      	orrs	r2, r1
 800521a:	60da      	str	r2, [r3, #12]
      break;
 800521c:	e016      	b.n	800524c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68da      	ldr	r2, [r3, #12]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2108      	movs	r1, #8
 800522a:	430a      	orrs	r2, r1
 800522c:	60da      	str	r2, [r3, #12]
      break;
 800522e:	e00d      	b.n	800524c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68da      	ldr	r2, [r3, #12]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2110      	movs	r1, #16
 800523c:	430a      	orrs	r2, r1
 800523e:	60da      	str	r2, [r3, #12]
      break;
 8005240:	e004      	b.n	800524c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    default:
      status = HAL_ERROR;
 8005242:	230f      	movs	r3, #15
 8005244:	18fb      	adds	r3, r7, r3
 8005246:	2201      	movs	r2, #1
 8005248:	701a      	strb	r2, [r3, #0]
      break;
 800524a:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800524c:	230f      	movs	r3, #15
 800524e:	18fb      	adds	r3, r7, r3
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d137      	bne.n	80052c6 <HAL_TIM_IC_Start_IT+0x246>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	6839      	ldr	r1, [r7, #0]
 800525c:	2201      	movs	r2, #1
 800525e:	0018      	movs	r0, r3
 8005260:	f001 f90a 	bl	8006478 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a1a      	ldr	r2, [pc, #104]	; (80052d4 <HAL_TIM_IC_Start_IT+0x254>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d00a      	beq.n	8005284 <HAL_TIM_IC_Start_IT+0x204>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	2380      	movs	r3, #128	; 0x80
 8005274:	05db      	lsls	r3, r3, #23
 8005276:	429a      	cmp	r2, r3
 8005278:	d004      	beq.n	8005284 <HAL_TIM_IC_Start_IT+0x204>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a16      	ldr	r2, [pc, #88]	; (80052d8 <HAL_TIM_IC_Start_IT+0x258>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d116      	bne.n	80052b2 <HAL_TIM_IC_Start_IT+0x232>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	4a14      	ldr	r2, [pc, #80]	; (80052dc <HAL_TIM_IC_Start_IT+0x25c>)
 800528c:	4013      	ands	r3, r2
 800528e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	2b06      	cmp	r3, #6
 8005294:	d016      	beq.n	80052c4 <HAL_TIM_IC_Start_IT+0x244>
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	2380      	movs	r3, #128	; 0x80
 800529a:	025b      	lsls	r3, r3, #9
 800529c:	429a      	cmp	r2, r3
 800529e:	d011      	beq.n	80052c4 <HAL_TIM_IC_Start_IT+0x244>
      {
        __HAL_TIM_ENABLE(htim);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2101      	movs	r1, #1
 80052ac:	430a      	orrs	r2, r1
 80052ae:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052b0:	e008      	b.n	80052c4 <HAL_TIM_IC_Start_IT+0x244>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2101      	movs	r1, #1
 80052be:	430a      	orrs	r2, r1
 80052c0:	601a      	str	r2, [r3, #0]
 80052c2:	e000      	b.n	80052c6 <HAL_TIM_IC_Start_IT+0x246>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c4:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 80052c6:	230f      	movs	r3, #15
 80052c8:	18fb      	adds	r3, r7, r3
 80052ca:	781b      	ldrb	r3, [r3, #0]
}
 80052cc:	0018      	movs	r0, r3
 80052ce:	46bd      	mov	sp, r7
 80052d0:	b004      	add	sp, #16
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	40012c00 	.word	0x40012c00
 80052d8:	40000400 	.word	0x40000400
 80052dc:	00010007 	.word	0x00010007

080052e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	2202      	movs	r2, #2
 80052f0:	4013      	ands	r3, r2
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d124      	bne.n	8005340 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	2202      	movs	r2, #2
 80052fe:	4013      	ands	r3, r2
 8005300:	2b02      	cmp	r3, #2
 8005302:	d11d      	bne.n	8005340 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2203      	movs	r2, #3
 800530a:	4252      	negs	r2, r2
 800530c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	2203      	movs	r2, #3
 800531c:	4013      	ands	r3, r2
 800531e:	d004      	beq.n	800532a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	0018      	movs	r0, r3
 8005324:	f7fc fc52 	bl	8001bcc <HAL_TIM_IC_CaptureCallback>
 8005328:	e007      	b.n	800533a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	0018      	movs	r0, r3
 800532e:	f000 fbbf 	bl	8005ab0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	0018      	movs	r0, r3
 8005336:	f000 fbc3 	bl	8005ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	2204      	movs	r2, #4
 8005348:	4013      	ands	r3, r2
 800534a:	2b04      	cmp	r3, #4
 800534c:	d125      	bne.n	800539a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	2204      	movs	r2, #4
 8005356:	4013      	ands	r3, r2
 8005358:	2b04      	cmp	r3, #4
 800535a:	d11e      	bne.n	800539a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2205      	movs	r2, #5
 8005362:	4252      	negs	r2, r2
 8005364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2202      	movs	r2, #2
 800536a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699a      	ldr	r2, [r3, #24]
 8005372:	23c0      	movs	r3, #192	; 0xc0
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	4013      	ands	r3, r2
 8005378:	d004      	beq.n	8005384 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	0018      	movs	r0, r3
 800537e:	f7fc fc25 	bl	8001bcc <HAL_TIM_IC_CaptureCallback>
 8005382:	e007      	b.n	8005394 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	0018      	movs	r0, r3
 8005388:	f000 fb92 	bl	8005ab0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	0018      	movs	r0, r3
 8005390:	f000 fb96 	bl	8005ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	2208      	movs	r2, #8
 80053a2:	4013      	ands	r3, r2
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d124      	bne.n	80053f2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	2208      	movs	r2, #8
 80053b0:	4013      	ands	r3, r2
 80053b2:	2b08      	cmp	r3, #8
 80053b4:	d11d      	bne.n	80053f2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2209      	movs	r2, #9
 80053bc:	4252      	negs	r2, r2
 80053be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2204      	movs	r2, #4
 80053c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	69db      	ldr	r3, [r3, #28]
 80053cc:	2203      	movs	r2, #3
 80053ce:	4013      	ands	r3, r2
 80053d0:	d004      	beq.n	80053dc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	0018      	movs	r0, r3
 80053d6:	f7fc fbf9 	bl	8001bcc <HAL_TIM_IC_CaptureCallback>
 80053da:	e007      	b.n	80053ec <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	0018      	movs	r0, r3
 80053e0:	f000 fb66 	bl	8005ab0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	0018      	movs	r0, r3
 80053e8:	f000 fb6a 	bl	8005ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	2210      	movs	r2, #16
 80053fa:	4013      	ands	r3, r2
 80053fc:	2b10      	cmp	r3, #16
 80053fe:	d125      	bne.n	800544c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	2210      	movs	r2, #16
 8005408:	4013      	ands	r3, r2
 800540a:	2b10      	cmp	r3, #16
 800540c:	d11e      	bne.n	800544c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2211      	movs	r2, #17
 8005414:	4252      	negs	r2, r2
 8005416:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2208      	movs	r2, #8
 800541c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	69da      	ldr	r2, [r3, #28]
 8005424:	23c0      	movs	r3, #192	; 0xc0
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	4013      	ands	r3, r2
 800542a:	d004      	beq.n	8005436 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	0018      	movs	r0, r3
 8005430:	f7fc fbcc 	bl	8001bcc <HAL_TIM_IC_CaptureCallback>
 8005434:	e007      	b.n	8005446 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	0018      	movs	r0, r3
 800543a:	f000 fb39 	bl	8005ab0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	0018      	movs	r0, r3
 8005442:	f000 fb3d 	bl	8005ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	2201      	movs	r2, #1
 8005454:	4013      	ands	r3, r2
 8005456:	2b01      	cmp	r3, #1
 8005458:	d10f      	bne.n	800547a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	2201      	movs	r2, #1
 8005462:	4013      	ands	r3, r2
 8005464:	2b01      	cmp	r3, #1
 8005466:	d108      	bne.n	800547a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2202      	movs	r2, #2
 800546e:	4252      	negs	r2, r2
 8005470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	0018      	movs	r0, r3
 8005476:	f000 fb13 	bl	8005aa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	691b      	ldr	r3, [r3, #16]
 8005480:	2280      	movs	r2, #128	; 0x80
 8005482:	4013      	ands	r3, r2
 8005484:	2b80      	cmp	r3, #128	; 0x80
 8005486:	d10f      	bne.n	80054a8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	2280      	movs	r2, #128	; 0x80
 8005490:	4013      	ands	r3, r2
 8005492:	2b80      	cmp	r3, #128	; 0x80
 8005494:	d108      	bne.n	80054a8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2281      	movs	r2, #129	; 0x81
 800549c:	4252      	negs	r2, r2
 800549e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	0018      	movs	r0, r3
 80054a4:	f001 f87c 	bl	80065a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	691a      	ldr	r2, [r3, #16]
 80054ae:	2380      	movs	r3, #128	; 0x80
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	401a      	ands	r2, r3
 80054b4:	2380      	movs	r3, #128	; 0x80
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d10e      	bne.n	80054da <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	2280      	movs	r2, #128	; 0x80
 80054c4:	4013      	ands	r3, r2
 80054c6:	2b80      	cmp	r3, #128	; 0x80
 80054c8:	d107      	bne.n	80054da <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a1c      	ldr	r2, [pc, #112]	; (8005540 <HAL_TIM_IRQHandler+0x260>)
 80054d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	0018      	movs	r0, r3
 80054d6:	f001 f86b 	bl	80065b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	691b      	ldr	r3, [r3, #16]
 80054e0:	2240      	movs	r2, #64	; 0x40
 80054e2:	4013      	ands	r3, r2
 80054e4:	2b40      	cmp	r3, #64	; 0x40
 80054e6:	d10f      	bne.n	8005508 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	2240      	movs	r2, #64	; 0x40
 80054f0:	4013      	ands	r3, r2
 80054f2:	2b40      	cmp	r3, #64	; 0x40
 80054f4:	d108      	bne.n	8005508 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2241      	movs	r2, #65	; 0x41
 80054fc:	4252      	negs	r2, r2
 80054fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	0018      	movs	r0, r3
 8005504:	f000 fae4 	bl	8005ad0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	2220      	movs	r2, #32
 8005510:	4013      	ands	r3, r2
 8005512:	2b20      	cmp	r3, #32
 8005514:	d10f      	bne.n	8005536 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	2220      	movs	r2, #32
 800551e:	4013      	ands	r3, r2
 8005520:	2b20      	cmp	r3, #32
 8005522:	d108      	bne.n	8005536 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2221      	movs	r2, #33	; 0x21
 800552a:	4252      	negs	r2, r2
 800552c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	0018      	movs	r0, r3
 8005532:	f001 f82d 	bl	8006590 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005536:	46c0      	nop			; (mov r8, r8)
 8005538:	46bd      	mov	sp, r7
 800553a:	b002      	add	sp, #8
 800553c:	bd80      	pop	{r7, pc}
 800553e:	46c0      	nop			; (mov r8, r8)
 8005540:	fffffeff 	.word	0xfffffeff

08005544 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005550:	2317      	movs	r3, #23
 8005552:	18fb      	adds	r3, r7, r3
 8005554:	2200      	movs	r2, #0
 8005556:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	223c      	movs	r2, #60	; 0x3c
 800555c:	5c9b      	ldrb	r3, [r3, r2]
 800555e:	2b01      	cmp	r3, #1
 8005560:	d101      	bne.n	8005566 <HAL_TIM_IC_ConfigChannel+0x22>
 8005562:	2302      	movs	r3, #2
 8005564:	e08c      	b.n	8005680 <HAL_TIM_IC_ConfigChannel+0x13c>
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	223c      	movs	r2, #60	; 0x3c
 800556a:	2101      	movs	r1, #1
 800556c:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d11b      	bne.n	80055ac <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6818      	ldr	r0, [r3, #0]
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	6819      	ldr	r1, [r3, #0]
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	f000 fdbe 	bl	8006104 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	699a      	ldr	r2, [r3, #24]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	210c      	movs	r1, #12
 8005594:	438a      	bics	r2, r1
 8005596:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6999      	ldr	r1, [r3, #24]
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	689a      	ldr	r2, [r3, #8]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	619a      	str	r2, [r3, #24]
 80055aa:	e062      	b.n	8005672 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2b04      	cmp	r3, #4
 80055b0:	d11c      	bne.n	80055ec <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6818      	ldr	r0, [r3, #0]
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	6819      	ldr	r1, [r3, #0]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	f000 fe23 	bl	800620c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	699a      	ldr	r2, [r3, #24]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	492d      	ldr	r1, [pc, #180]	; (8005688 <HAL_TIM_IC_ConfigChannel+0x144>)
 80055d2:	400a      	ands	r2, r1
 80055d4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	6999      	ldr	r1, [r3, #24]
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	021a      	lsls	r2, r3, #8
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	430a      	orrs	r2, r1
 80055e8:	619a      	str	r2, [r3, #24]
 80055ea:	e042      	b.n	8005672 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b08      	cmp	r3, #8
 80055f0:	d11b      	bne.n	800562a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6818      	ldr	r0, [r3, #0]
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	6819      	ldr	r1, [r3, #0]
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	f000 fe77 	bl	80062f4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	69da      	ldr	r2, [r3, #28]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	210c      	movs	r1, #12
 8005612:	438a      	bics	r2, r1
 8005614:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69d9      	ldr	r1, [r3, #28]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	689a      	ldr	r2, [r3, #8]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	430a      	orrs	r2, r1
 8005626:	61da      	str	r2, [r3, #28]
 8005628:	e023      	b.n	8005672 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b0c      	cmp	r3, #12
 800562e:	d11c      	bne.n	800566a <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6818      	ldr	r0, [r3, #0]
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	6819      	ldr	r1, [r3, #0]
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	f000 fe98 	bl	8006374 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	69da      	ldr	r2, [r3, #28]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	490e      	ldr	r1, [pc, #56]	; (8005688 <HAL_TIM_IC_ConfigChannel+0x144>)
 8005650:	400a      	ands	r2, r1
 8005652:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	69d9      	ldr	r1, [r3, #28]
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	021a      	lsls	r2, r3, #8
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	430a      	orrs	r2, r1
 8005666:	61da      	str	r2, [r3, #28]
 8005668:	e003      	b.n	8005672 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800566a:	2317      	movs	r3, #23
 800566c:	18fb      	adds	r3, r7, r3
 800566e:	2201      	movs	r2, #1
 8005670:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	223c      	movs	r2, #60	; 0x3c
 8005676:	2100      	movs	r1, #0
 8005678:	5499      	strb	r1, [r3, r2]

  return status;
 800567a:	2317      	movs	r3, #23
 800567c:	18fb      	adds	r3, r7, r3
 800567e:	781b      	ldrb	r3, [r3, #0]
}
 8005680:	0018      	movs	r0, r3
 8005682:	46bd      	mov	sp, r7
 8005684:	b006      	add	sp, #24
 8005686:	bd80      	pop	{r7, pc}
 8005688:	fffff3ff 	.word	0xfffff3ff

0800568c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b086      	sub	sp, #24
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005698:	2317      	movs	r3, #23
 800569a:	18fb      	adds	r3, r7, r3
 800569c:	2200      	movs	r2, #0
 800569e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	223c      	movs	r2, #60	; 0x3c
 80056a4:	5c9b      	ldrb	r3, [r3, r2]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d101      	bne.n	80056ae <HAL_TIM_PWM_ConfigChannel+0x22>
 80056aa:	2302      	movs	r3, #2
 80056ac:	e0e5      	b.n	800587a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	223c      	movs	r2, #60	; 0x3c
 80056b2:	2101      	movs	r1, #1
 80056b4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2b14      	cmp	r3, #20
 80056ba:	d900      	bls.n	80056be <HAL_TIM_PWM_ConfigChannel+0x32>
 80056bc:	e0d1      	b.n	8005862 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	009a      	lsls	r2, r3, #2
 80056c2:	4b70      	ldr	r3, [pc, #448]	; (8005884 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80056c4:	18d3      	adds	r3, r2, r3
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	0011      	movs	r1, r2
 80056d2:	0018      	movs	r0, r3
 80056d4:	f000 fa7a 	bl	8005bcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	699a      	ldr	r2, [r3, #24]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2108      	movs	r1, #8
 80056e4:	430a      	orrs	r2, r1
 80056e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	699a      	ldr	r2, [r3, #24]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2104      	movs	r1, #4
 80056f4:	438a      	bics	r2, r1
 80056f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	6999      	ldr	r1, [r3, #24]
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	691a      	ldr	r2, [r3, #16]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	619a      	str	r2, [r3, #24]
      break;
 800570a:	e0af      	b.n	800586c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68ba      	ldr	r2, [r7, #8]
 8005712:	0011      	movs	r1, r2
 8005714:	0018      	movs	r0, r3
 8005716:	f000 fad9 	bl	8005ccc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	699a      	ldr	r2, [r3, #24]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2180      	movs	r1, #128	; 0x80
 8005726:	0109      	lsls	r1, r1, #4
 8005728:	430a      	orrs	r2, r1
 800572a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	699a      	ldr	r2, [r3, #24]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4954      	ldr	r1, [pc, #336]	; (8005888 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005738:	400a      	ands	r2, r1
 800573a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	6999      	ldr	r1, [r3, #24]
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	021a      	lsls	r2, r3, #8
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	430a      	orrs	r2, r1
 800574e:	619a      	str	r2, [r3, #24]
      break;
 8005750:	e08c      	b.n	800586c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	0011      	movs	r1, r2
 800575a:	0018      	movs	r0, r3
 800575c:	f000 fb34 	bl	8005dc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	69da      	ldr	r2, [r3, #28]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2108      	movs	r1, #8
 800576c:	430a      	orrs	r2, r1
 800576e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	69da      	ldr	r2, [r3, #28]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2104      	movs	r1, #4
 800577c:	438a      	bics	r2, r1
 800577e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	69d9      	ldr	r1, [r3, #28]
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	691a      	ldr	r2, [r3, #16]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	430a      	orrs	r2, r1
 8005790:	61da      	str	r2, [r3, #28]
      break;
 8005792:	e06b      	b.n	800586c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68ba      	ldr	r2, [r7, #8]
 800579a:	0011      	movs	r1, r2
 800579c:	0018      	movs	r0, r3
 800579e:	f000 fb95 	bl	8005ecc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	69da      	ldr	r2, [r3, #28]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2180      	movs	r1, #128	; 0x80
 80057ae:	0109      	lsls	r1, r1, #4
 80057b0:	430a      	orrs	r2, r1
 80057b2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	69da      	ldr	r2, [r3, #28]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4932      	ldr	r1, [pc, #200]	; (8005888 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80057c0:	400a      	ands	r2, r1
 80057c2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	69d9      	ldr	r1, [r3, #28]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	021a      	lsls	r2, r3, #8
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	430a      	orrs	r2, r1
 80057d6:	61da      	str	r2, [r3, #28]
      break;
 80057d8:	e048      	b.n	800586c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	0011      	movs	r1, r2
 80057e2:	0018      	movs	r0, r3
 80057e4:	f000 fbd6 	bl	8005f94 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2108      	movs	r1, #8
 80057f4:	430a      	orrs	r2, r1
 80057f6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2104      	movs	r1, #4
 8005804:	438a      	bics	r2, r1
 8005806:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	691a      	ldr	r2, [r3, #16]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	430a      	orrs	r2, r1
 8005818:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800581a:	e027      	b.n	800586c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	0011      	movs	r1, r2
 8005824:	0018      	movs	r0, r3
 8005826:	f000 fc0f 	bl	8006048 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2180      	movs	r1, #128	; 0x80
 8005836:	0109      	lsls	r1, r1, #4
 8005838:	430a      	orrs	r2, r1
 800583a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4910      	ldr	r1, [pc, #64]	; (8005888 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005848:	400a      	ands	r2, r1
 800584a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	021a      	lsls	r2, r3, #8
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005860:	e004      	b.n	800586c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005862:	2317      	movs	r3, #23
 8005864:	18fb      	adds	r3, r7, r3
 8005866:	2201      	movs	r2, #1
 8005868:	701a      	strb	r2, [r3, #0]
      break;
 800586a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	223c      	movs	r2, #60	; 0x3c
 8005870:	2100      	movs	r1, #0
 8005872:	5499      	strb	r1, [r3, r2]

  return status;
 8005874:	2317      	movs	r3, #23
 8005876:	18fb      	adds	r3, r7, r3
 8005878:	781b      	ldrb	r3, [r3, #0]
}
 800587a:	0018      	movs	r0, r3
 800587c:	46bd      	mov	sp, r7
 800587e:	b006      	add	sp, #24
 8005880:	bd80      	pop	{r7, pc}
 8005882:	46c0      	nop			; (mov r8, r8)
 8005884:	080086b0 	.word	0x080086b0
 8005888:	fffffbff 	.word	0xfffffbff

0800588c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005896:	230f      	movs	r3, #15
 8005898:	18fb      	adds	r3, r7, r3
 800589a:	2200      	movs	r2, #0
 800589c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	223c      	movs	r2, #60	; 0x3c
 80058a2:	5c9b      	ldrb	r3, [r3, r2]
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d101      	bne.n	80058ac <HAL_TIM_ConfigClockSource+0x20>
 80058a8:	2302      	movs	r3, #2
 80058aa:	e0bc      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x19a>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	223c      	movs	r2, #60	; 0x3c
 80058b0:	2101      	movs	r1, #1
 80058b2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	223d      	movs	r2, #61	; 0x3d
 80058b8:	2102      	movs	r1, #2
 80058ba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	4a5a      	ldr	r2, [pc, #360]	; (8005a30 <HAL_TIM_ConfigClockSource+0x1a4>)
 80058c8:	4013      	ands	r3, r2
 80058ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	4a59      	ldr	r2, [pc, #356]	; (8005a34 <HAL_TIM_ConfigClockSource+0x1a8>)
 80058d0:	4013      	ands	r3, r2
 80058d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2280      	movs	r2, #128	; 0x80
 80058e2:	0192      	lsls	r2, r2, #6
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d040      	beq.n	800596a <HAL_TIM_ConfigClockSource+0xde>
 80058e8:	2280      	movs	r2, #128	; 0x80
 80058ea:	0192      	lsls	r2, r2, #6
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d900      	bls.n	80058f2 <HAL_TIM_ConfigClockSource+0x66>
 80058f0:	e088      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x178>
 80058f2:	2280      	movs	r2, #128	; 0x80
 80058f4:	0152      	lsls	r2, r2, #5
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d100      	bne.n	80058fc <HAL_TIM_ConfigClockSource+0x70>
 80058fa:	e088      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x182>
 80058fc:	2280      	movs	r2, #128	; 0x80
 80058fe:	0152      	lsls	r2, r2, #5
 8005900:	4293      	cmp	r3, r2
 8005902:	d900      	bls.n	8005906 <HAL_TIM_ConfigClockSource+0x7a>
 8005904:	e07e      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x178>
 8005906:	2b70      	cmp	r3, #112	; 0x70
 8005908:	d018      	beq.n	800593c <HAL_TIM_ConfigClockSource+0xb0>
 800590a:	d900      	bls.n	800590e <HAL_TIM_ConfigClockSource+0x82>
 800590c:	e07a      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x178>
 800590e:	2b60      	cmp	r3, #96	; 0x60
 8005910:	d04f      	beq.n	80059b2 <HAL_TIM_ConfigClockSource+0x126>
 8005912:	d900      	bls.n	8005916 <HAL_TIM_ConfigClockSource+0x8a>
 8005914:	e076      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x178>
 8005916:	2b50      	cmp	r3, #80	; 0x50
 8005918:	d03b      	beq.n	8005992 <HAL_TIM_ConfigClockSource+0x106>
 800591a:	d900      	bls.n	800591e <HAL_TIM_ConfigClockSource+0x92>
 800591c:	e072      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x178>
 800591e:	2b40      	cmp	r3, #64	; 0x40
 8005920:	d057      	beq.n	80059d2 <HAL_TIM_ConfigClockSource+0x146>
 8005922:	d900      	bls.n	8005926 <HAL_TIM_ConfigClockSource+0x9a>
 8005924:	e06e      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x178>
 8005926:	2b30      	cmp	r3, #48	; 0x30
 8005928:	d063      	beq.n	80059f2 <HAL_TIM_ConfigClockSource+0x166>
 800592a:	d86b      	bhi.n	8005a04 <HAL_TIM_ConfigClockSource+0x178>
 800592c:	2b20      	cmp	r3, #32
 800592e:	d060      	beq.n	80059f2 <HAL_TIM_ConfigClockSource+0x166>
 8005930:	d868      	bhi.n	8005a04 <HAL_TIM_ConfigClockSource+0x178>
 8005932:	2b00      	cmp	r3, #0
 8005934:	d05d      	beq.n	80059f2 <HAL_TIM_ConfigClockSource+0x166>
 8005936:	2b10      	cmp	r3, #16
 8005938:	d05b      	beq.n	80059f2 <HAL_TIM_ConfigClockSource+0x166>
 800593a:	e063      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6818      	ldr	r0, [r3, #0]
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	6899      	ldr	r1, [r3, #8]
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	f000 fd74 	bl	8006438 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2277      	movs	r2, #119	; 0x77
 800595c:	4313      	orrs	r3, r2
 800595e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	609a      	str	r2, [r3, #8]
      break;
 8005968:	e052      	b.n	8005a10 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6818      	ldr	r0, [r3, #0]
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	6899      	ldr	r1, [r3, #8]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	685a      	ldr	r2, [r3, #4]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f000 fd5d 	bl	8006438 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	689a      	ldr	r2, [r3, #8]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2180      	movs	r1, #128	; 0x80
 800598a:	01c9      	lsls	r1, r1, #7
 800598c:	430a      	orrs	r2, r1
 800598e:	609a      	str	r2, [r3, #8]
      break;
 8005990:	e03e      	b.n	8005a10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6818      	ldr	r0, [r3, #0]
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	6859      	ldr	r1, [r3, #4]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	001a      	movs	r2, r3
 80059a0:	f000 fc06 	bl	80061b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2150      	movs	r1, #80	; 0x50
 80059aa:	0018      	movs	r0, r3
 80059ac:	f000 fd28 	bl	8006400 <TIM_ITRx_SetConfig>
      break;
 80059b0:	e02e      	b.n	8005a10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6818      	ldr	r0, [r3, #0]
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	6859      	ldr	r1, [r3, #4]
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	001a      	movs	r2, r3
 80059c0:	f000 fc66 	bl	8006290 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2160      	movs	r1, #96	; 0x60
 80059ca:	0018      	movs	r0, r3
 80059cc:	f000 fd18 	bl	8006400 <TIM_ITRx_SetConfig>
      break;
 80059d0:	e01e      	b.n	8005a10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6818      	ldr	r0, [r3, #0]
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	6859      	ldr	r1, [r3, #4]
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	001a      	movs	r2, r3
 80059e0:	f000 fbe6 	bl	80061b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2140      	movs	r1, #64	; 0x40
 80059ea:	0018      	movs	r0, r3
 80059ec:	f000 fd08 	bl	8006400 <TIM_ITRx_SetConfig>
      break;
 80059f0:	e00e      	b.n	8005a10 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	0019      	movs	r1, r3
 80059fc:	0010      	movs	r0, r2
 80059fe:	f000 fcff 	bl	8006400 <TIM_ITRx_SetConfig>
      break;
 8005a02:	e005      	b.n	8005a10 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005a04:	230f      	movs	r3, #15
 8005a06:	18fb      	adds	r3, r7, r3
 8005a08:	2201      	movs	r2, #1
 8005a0a:	701a      	strb	r2, [r3, #0]
      break;
 8005a0c:	e000      	b.n	8005a10 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005a0e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	223d      	movs	r2, #61	; 0x3d
 8005a14:	2101      	movs	r1, #1
 8005a16:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	223c      	movs	r2, #60	; 0x3c
 8005a1c:	2100      	movs	r1, #0
 8005a1e:	5499      	strb	r1, [r3, r2]

  return status;
 8005a20:	230f      	movs	r3, #15
 8005a22:	18fb      	adds	r3, r7, r3
 8005a24:	781b      	ldrb	r3, [r3, #0]
}
 8005a26:	0018      	movs	r0, r3
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	b004      	add	sp, #16
 8005a2c:	bd80      	pop	{r7, pc}
 8005a2e:	46c0      	nop			; (mov r8, r8)
 8005a30:	ffceff88 	.word	0xffceff88
 8005a34:	ffff00ff 	.word	0xffff00ff

08005a38 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	2b0c      	cmp	r3, #12
 8005a4a:	d01e      	beq.n	8005a8a <HAL_TIM_ReadCapturedValue+0x52>
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	2b0c      	cmp	r3, #12
 8005a50:	d820      	bhi.n	8005a94 <HAL_TIM_ReadCapturedValue+0x5c>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d013      	beq.n	8005a80 <HAL_TIM_ReadCapturedValue+0x48>
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	2b08      	cmp	r3, #8
 8005a5c:	d81a      	bhi.n	8005a94 <HAL_TIM_ReadCapturedValue+0x5c>
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d003      	beq.n	8005a6c <HAL_TIM_ReadCapturedValue+0x34>
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	2b04      	cmp	r3, #4
 8005a68:	d005      	beq.n	8005a76 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8005a6a:	e013      	b.n	8005a94 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a72:	60fb      	str	r3, [r7, #12]
      break;
 8005a74:	e00f      	b.n	8005a96 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7c:	60fb      	str	r3, [r7, #12]
      break;
 8005a7e:	e00a      	b.n	8005a96 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a86:	60fb      	str	r3, [r7, #12]
      break;
 8005a88:	e005      	b.n	8005a96 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a90:	60fb      	str	r3, [r7, #12]
      break;
 8005a92:	e000      	b.n	8005a96 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8005a94:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8005a96:	68fb      	ldr	r3, [r7, #12]
}
 8005a98:	0018      	movs	r0, r3
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	b004      	add	sp, #16
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005aa8:	46c0      	nop			; (mov r8, r8)
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	b002      	add	sp, #8
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ab8:	46c0      	nop			; (mov r8, r8)
 8005aba:	46bd      	mov	sp, r7
 8005abc:	b002      	add	sp, #8
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ac8:	46c0      	nop			; (mov r8, r8)
 8005aca:	46bd      	mov	sp, r7
 8005acc:	b002      	add	sp, #8
 8005ace:	bd80      	pop	{r7, pc}

08005ad0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b082      	sub	sp, #8
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ad8:	46c0      	nop			; (mov r8, r8)
 8005ada:	46bd      	mov	sp, r7
 8005adc:	b002      	add	sp, #8
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a30      	ldr	r2, [pc, #192]	; (8005bb4 <TIM_Base_SetConfig+0xd4>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d008      	beq.n	8005b0a <TIM_Base_SetConfig+0x2a>
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	2380      	movs	r3, #128	; 0x80
 8005afc:	05db      	lsls	r3, r3, #23
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d003      	beq.n	8005b0a <TIM_Base_SetConfig+0x2a>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a2c      	ldr	r2, [pc, #176]	; (8005bb8 <TIM_Base_SetConfig+0xd8>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d108      	bne.n	8005b1c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2270      	movs	r2, #112	; 0x70
 8005b0e:	4393      	bics	r3, r2
 8005b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a25      	ldr	r2, [pc, #148]	; (8005bb4 <TIM_Base_SetConfig+0xd4>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d014      	beq.n	8005b4e <TIM_Base_SetConfig+0x6e>
 8005b24:	687a      	ldr	r2, [r7, #4]
 8005b26:	2380      	movs	r3, #128	; 0x80
 8005b28:	05db      	lsls	r3, r3, #23
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d00f      	beq.n	8005b4e <TIM_Base_SetConfig+0x6e>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a21      	ldr	r2, [pc, #132]	; (8005bb8 <TIM_Base_SetConfig+0xd8>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d00b      	beq.n	8005b4e <TIM_Base_SetConfig+0x6e>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a20      	ldr	r2, [pc, #128]	; (8005bbc <TIM_Base_SetConfig+0xdc>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d007      	beq.n	8005b4e <TIM_Base_SetConfig+0x6e>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a1f      	ldr	r2, [pc, #124]	; (8005bc0 <TIM_Base_SetConfig+0xe0>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d003      	beq.n	8005b4e <TIM_Base_SetConfig+0x6e>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a1e      	ldr	r2, [pc, #120]	; (8005bc4 <TIM_Base_SetConfig+0xe4>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d108      	bne.n	8005b60 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4a1d      	ldr	r2, [pc, #116]	; (8005bc8 <TIM_Base_SetConfig+0xe8>)
 8005b52:	4013      	ands	r3, r2
 8005b54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2280      	movs	r2, #128	; 0x80
 8005b64:	4393      	bics	r3, r2
 8005b66:	001a      	movs	r2, r3
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	695b      	ldr	r3, [r3, #20]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	689a      	ldr	r2, [r3, #8]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a0a      	ldr	r2, [pc, #40]	; (8005bb4 <TIM_Base_SetConfig+0xd4>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d007      	beq.n	8005b9e <TIM_Base_SetConfig+0xbe>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a0b      	ldr	r2, [pc, #44]	; (8005bc0 <TIM_Base_SetConfig+0xe0>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d003      	beq.n	8005b9e <TIM_Base_SetConfig+0xbe>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a0a      	ldr	r2, [pc, #40]	; (8005bc4 <TIM_Base_SetConfig+0xe4>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d103      	bne.n	8005ba6 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	691a      	ldr	r2, [r3, #16]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	615a      	str	r2, [r3, #20]
}
 8005bac:	46c0      	nop			; (mov r8, r8)
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	b004      	add	sp, #16
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	40012c00 	.word	0x40012c00
 8005bb8:	40000400 	.word	0x40000400
 8005bbc:	40002000 	.word	0x40002000
 8005bc0:	40014400 	.word	0x40014400
 8005bc4:	40014800 	.word	0x40014800
 8005bc8:	fffffcff 	.word	0xfffffcff

08005bcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b086      	sub	sp, #24
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	4393      	bics	r3, r2
 8005bde:	001a      	movs	r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a1b      	ldr	r3, [r3, #32]
 8005be8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	4a2e      	ldr	r2, [pc, #184]	; (8005cb4 <TIM_OC1_SetConfig+0xe8>)
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2203      	movs	r2, #3
 8005c02:	4393      	bics	r3, r2
 8005c04:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	2202      	movs	r2, #2
 8005c14:	4393      	bics	r3, r2
 8005c16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	697a      	ldr	r2, [r7, #20]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a24      	ldr	r2, [pc, #144]	; (8005cb8 <TIM_OC1_SetConfig+0xec>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d007      	beq.n	8005c3a <TIM_OC1_SetConfig+0x6e>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a23      	ldr	r2, [pc, #140]	; (8005cbc <TIM_OC1_SetConfig+0xf0>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d003      	beq.n	8005c3a <TIM_OC1_SetConfig+0x6e>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a22      	ldr	r2, [pc, #136]	; (8005cc0 <TIM_OC1_SetConfig+0xf4>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d10c      	bne.n	8005c54 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	2208      	movs	r2, #8
 8005c3e:	4393      	bics	r3, r2
 8005c40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	2204      	movs	r2, #4
 8005c50:	4393      	bics	r3, r2
 8005c52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a18      	ldr	r2, [pc, #96]	; (8005cb8 <TIM_OC1_SetConfig+0xec>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d007      	beq.n	8005c6c <TIM_OC1_SetConfig+0xa0>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a17      	ldr	r2, [pc, #92]	; (8005cbc <TIM_OC1_SetConfig+0xf0>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d003      	beq.n	8005c6c <TIM_OC1_SetConfig+0xa0>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a16      	ldr	r2, [pc, #88]	; (8005cc0 <TIM_OC1_SetConfig+0xf4>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d111      	bne.n	8005c90 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	4a15      	ldr	r2, [pc, #84]	; (8005cc4 <TIM_OC1_SetConfig+0xf8>)
 8005c70:	4013      	ands	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	4a14      	ldr	r2, [pc, #80]	; (8005cc8 <TIM_OC1_SetConfig+0xfc>)
 8005c78:	4013      	ands	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	693a      	ldr	r2, [r7, #16]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	621a      	str	r2, [r3, #32]
}
 8005caa:	46c0      	nop			; (mov r8, r8)
 8005cac:	46bd      	mov	sp, r7
 8005cae:	b006      	add	sp, #24
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	46c0      	nop			; (mov r8, r8)
 8005cb4:	fffeff8f 	.word	0xfffeff8f
 8005cb8:	40012c00 	.word	0x40012c00
 8005cbc:	40014400 	.word	0x40014400
 8005cc0:	40014800 	.word	0x40014800
 8005cc4:	fffffeff 	.word	0xfffffeff
 8005cc8:	fffffdff 	.word	0xfffffdff

08005ccc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b086      	sub	sp, #24
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	2210      	movs	r2, #16
 8005cdc:	4393      	bics	r3, r2
 8005cde:	001a      	movs	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6a1b      	ldr	r3, [r3, #32]
 8005ce8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	4a2c      	ldr	r2, [pc, #176]	; (8005dac <TIM_OC2_SetConfig+0xe0>)
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	4a2b      	ldr	r2, [pc, #172]	; (8005db0 <TIM_OC2_SetConfig+0xe4>)
 8005d02:	4013      	ands	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	021b      	lsls	r3, r3, #8
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	2220      	movs	r2, #32
 8005d16:	4393      	bics	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	011b      	lsls	r3, r3, #4
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a22      	ldr	r2, [pc, #136]	; (8005db4 <TIM_OC2_SetConfig+0xe8>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d10d      	bne.n	8005d4a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	2280      	movs	r2, #128	; 0x80
 8005d32:	4393      	bics	r3, r2
 8005d34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	011b      	lsls	r3, r3, #4
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	2240      	movs	r2, #64	; 0x40
 8005d46:	4393      	bics	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a19      	ldr	r2, [pc, #100]	; (8005db4 <TIM_OC2_SetConfig+0xe8>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d007      	beq.n	8005d62 <TIM_OC2_SetConfig+0x96>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a18      	ldr	r2, [pc, #96]	; (8005db8 <TIM_OC2_SetConfig+0xec>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d003      	beq.n	8005d62 <TIM_OC2_SetConfig+0x96>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a17      	ldr	r2, [pc, #92]	; (8005dbc <TIM_OC2_SetConfig+0xf0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d113      	bne.n	8005d8a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	4a16      	ldr	r2, [pc, #88]	; (8005dc0 <TIM_OC2_SetConfig+0xf4>)
 8005d66:	4013      	ands	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	4a15      	ldr	r2, [pc, #84]	; (8005dc4 <TIM_OC2_SetConfig+0xf8>)
 8005d6e:	4013      	ands	r3, r2
 8005d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	695b      	ldr	r3, [r3, #20]
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	621a      	str	r2, [r3, #32]
}
 8005da4:	46c0      	nop			; (mov r8, r8)
 8005da6:	46bd      	mov	sp, r7
 8005da8:	b006      	add	sp, #24
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	feff8fff 	.word	0xfeff8fff
 8005db0:	fffffcff 	.word	0xfffffcff
 8005db4:	40012c00 	.word	0x40012c00
 8005db8:	40014400 	.word	0x40014400
 8005dbc:	40014800 	.word	0x40014800
 8005dc0:	fffffbff 	.word	0xfffffbff
 8005dc4:	fffff7ff 	.word	0xfffff7ff

08005dc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b086      	sub	sp, #24
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	4a33      	ldr	r2, [pc, #204]	; (8005ea4 <TIM_OC3_SetConfig+0xdc>)
 8005dd8:	401a      	ands	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a1b      	ldr	r3, [r3, #32]
 8005de2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	4a2d      	ldr	r2, [pc, #180]	; (8005ea8 <TIM_OC3_SetConfig+0xe0>)
 8005df4:	4013      	ands	r3, r2
 8005df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	4393      	bics	r3, r2
 8005dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	4a27      	ldr	r2, [pc, #156]	; (8005eac <TIM_OC3_SetConfig+0xe4>)
 8005e0e:	4013      	ands	r3, r2
 8005e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	021b      	lsls	r3, r3, #8
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a23      	ldr	r2, [pc, #140]	; (8005eb0 <TIM_OC3_SetConfig+0xe8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d10d      	bne.n	8005e42 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	4a22      	ldr	r2, [pc, #136]	; (8005eb4 <TIM_OC3_SetConfig+0xec>)
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	021b      	lsls	r3, r3, #8
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	4a1e      	ldr	r2, [pc, #120]	; (8005eb8 <TIM_OC3_SetConfig+0xf0>)
 8005e3e:	4013      	ands	r3, r2
 8005e40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a1a      	ldr	r2, [pc, #104]	; (8005eb0 <TIM_OC3_SetConfig+0xe8>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d007      	beq.n	8005e5a <TIM_OC3_SetConfig+0x92>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4a1b      	ldr	r2, [pc, #108]	; (8005ebc <TIM_OC3_SetConfig+0xf4>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d003      	beq.n	8005e5a <TIM_OC3_SetConfig+0x92>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a1a      	ldr	r2, [pc, #104]	; (8005ec0 <TIM_OC3_SetConfig+0xf8>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d113      	bne.n	8005e82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	4a19      	ldr	r2, [pc, #100]	; (8005ec4 <TIM_OC3_SetConfig+0xfc>)
 8005e5e:	4013      	ands	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	4a18      	ldr	r2, [pc, #96]	; (8005ec8 <TIM_OC3_SetConfig+0x100>)
 8005e66:	4013      	ands	r3, r2
 8005e68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	011b      	lsls	r3, r3, #4
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	699b      	ldr	r3, [r3, #24]
 8005e7a:	011b      	lsls	r3, r3, #4
 8005e7c:	693a      	ldr	r2, [r7, #16]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	68fa      	ldr	r2, [r7, #12]
 8005e8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	685a      	ldr	r2, [r3, #4]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	697a      	ldr	r2, [r7, #20]
 8005e9a:	621a      	str	r2, [r3, #32]
}
 8005e9c:	46c0      	nop			; (mov r8, r8)
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	b006      	add	sp, #24
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	fffffeff 	.word	0xfffffeff
 8005ea8:	fffeff8f 	.word	0xfffeff8f
 8005eac:	fffffdff 	.word	0xfffffdff
 8005eb0:	40012c00 	.word	0x40012c00
 8005eb4:	fffff7ff 	.word	0xfffff7ff
 8005eb8:	fffffbff 	.word	0xfffffbff
 8005ebc:	40014400 	.word	0x40014400
 8005ec0:	40014800 	.word	0x40014800
 8005ec4:	ffffefff 	.word	0xffffefff
 8005ec8:	ffffdfff 	.word	0xffffdfff

08005ecc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	4a26      	ldr	r2, [pc, #152]	; (8005f74 <TIM_OC4_SetConfig+0xa8>)
 8005edc:	401a      	ands	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	69db      	ldr	r3, [r3, #28]
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	4a20      	ldr	r2, [pc, #128]	; (8005f78 <TIM_OC4_SetConfig+0xac>)
 8005ef8:	4013      	ands	r3, r2
 8005efa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	4a1f      	ldr	r2, [pc, #124]	; (8005f7c <TIM_OC4_SetConfig+0xb0>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	021b      	lsls	r3, r3, #8
 8005f0a:	68fa      	ldr	r2, [r7, #12]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	4a1b      	ldr	r2, [pc, #108]	; (8005f80 <TIM_OC4_SetConfig+0xb4>)
 8005f14:	4013      	ands	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	031b      	lsls	r3, r3, #12
 8005f1e:	693a      	ldr	r2, [r7, #16]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a17      	ldr	r2, [pc, #92]	; (8005f84 <TIM_OC4_SetConfig+0xb8>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d007      	beq.n	8005f3c <TIM_OC4_SetConfig+0x70>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a16      	ldr	r2, [pc, #88]	; (8005f88 <TIM_OC4_SetConfig+0xbc>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d003      	beq.n	8005f3c <TIM_OC4_SetConfig+0x70>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a15      	ldr	r2, [pc, #84]	; (8005f8c <TIM_OC4_SetConfig+0xc0>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d109      	bne.n	8005f50 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	4a14      	ldr	r2, [pc, #80]	; (8005f90 <TIM_OC4_SetConfig+0xc4>)
 8005f40:	4013      	ands	r3, r2
 8005f42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	695b      	ldr	r3, [r3, #20]
 8005f48:	019b      	lsls	r3, r3, #6
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	621a      	str	r2, [r3, #32]
}
 8005f6a:	46c0      	nop			; (mov r8, r8)
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	b006      	add	sp, #24
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	46c0      	nop			; (mov r8, r8)
 8005f74:	ffffefff 	.word	0xffffefff
 8005f78:	feff8fff 	.word	0xfeff8fff
 8005f7c:	fffffcff 	.word	0xfffffcff
 8005f80:	ffffdfff 	.word	0xffffdfff
 8005f84:	40012c00 	.word	0x40012c00
 8005f88:	40014400 	.word	0x40014400
 8005f8c:	40014800 	.word	0x40014800
 8005f90:	ffffbfff 	.word	0xffffbfff

08005f94 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b086      	sub	sp, #24
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a1b      	ldr	r3, [r3, #32]
 8005fa2:	4a23      	ldr	r2, [pc, #140]	; (8006030 <TIM_OC5_SetConfig+0x9c>)
 8005fa4:	401a      	ands	r2, r3
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	4a1d      	ldr	r2, [pc, #116]	; (8006034 <TIM_OC5_SetConfig+0xa0>)
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	4a19      	ldr	r2, [pc, #100]	; (8006038 <TIM_OC5_SetConfig+0xa4>)
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	041b      	lsls	r3, r3, #16
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a15      	ldr	r2, [pc, #84]	; (800603c <TIM_OC5_SetConfig+0xa8>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d007      	beq.n	8005ffa <TIM_OC5_SetConfig+0x66>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a14      	ldr	r2, [pc, #80]	; (8006040 <TIM_OC5_SetConfig+0xac>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d003      	beq.n	8005ffa <TIM_OC5_SetConfig+0x66>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a13      	ldr	r2, [pc, #76]	; (8006044 <TIM_OC5_SetConfig+0xb0>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d109      	bne.n	800600e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	4a0c      	ldr	r2, [pc, #48]	; (8006030 <TIM_OC5_SetConfig+0x9c>)
 8005ffe:	4013      	ands	r3, r2
 8006000:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	021b      	lsls	r3, r3, #8
 8006008:	697a      	ldr	r2, [r7, #20]
 800600a:	4313      	orrs	r3, r2
 800600c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	685a      	ldr	r2, [r3, #4]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	693a      	ldr	r2, [r7, #16]
 8006026:	621a      	str	r2, [r3, #32]
}
 8006028:	46c0      	nop			; (mov r8, r8)
 800602a:	46bd      	mov	sp, r7
 800602c:	b006      	add	sp, #24
 800602e:	bd80      	pop	{r7, pc}
 8006030:	fffeffff 	.word	0xfffeffff
 8006034:	fffeff8f 	.word	0xfffeff8f
 8006038:	fffdffff 	.word	0xfffdffff
 800603c:	40012c00 	.word	0x40012c00
 8006040:	40014400 	.word	0x40014400
 8006044:	40014800 	.word	0x40014800

08006048 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	4a24      	ldr	r2, [pc, #144]	; (80060e8 <TIM_OC6_SetConfig+0xa0>)
 8006058:	401a      	ands	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800606e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	4a1e      	ldr	r2, [pc, #120]	; (80060ec <TIM_OC6_SetConfig+0xa4>)
 8006074:	4013      	ands	r3, r2
 8006076:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	021b      	lsls	r3, r3, #8
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	4313      	orrs	r3, r2
 8006082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	4a1a      	ldr	r2, [pc, #104]	; (80060f0 <TIM_OC6_SetConfig+0xa8>)
 8006088:	4013      	ands	r3, r2
 800608a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	051b      	lsls	r3, r3, #20
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	4313      	orrs	r3, r2
 8006096:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a16      	ldr	r2, [pc, #88]	; (80060f4 <TIM_OC6_SetConfig+0xac>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d007      	beq.n	80060b0 <TIM_OC6_SetConfig+0x68>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a15      	ldr	r2, [pc, #84]	; (80060f8 <TIM_OC6_SetConfig+0xb0>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d003      	beq.n	80060b0 <TIM_OC6_SetConfig+0x68>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a14      	ldr	r2, [pc, #80]	; (80060fc <TIM_OC6_SetConfig+0xb4>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d109      	bne.n	80060c4 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	4a13      	ldr	r2, [pc, #76]	; (8006100 <TIM_OC6_SetConfig+0xb8>)
 80060b4:	4013      	ands	r3, r2
 80060b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	029b      	lsls	r3, r3, #10
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	693a      	ldr	r2, [r7, #16]
 80060dc:	621a      	str	r2, [r3, #32]
}
 80060de:	46c0      	nop			; (mov r8, r8)
 80060e0:	46bd      	mov	sp, r7
 80060e2:	b006      	add	sp, #24
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	46c0      	nop			; (mov r8, r8)
 80060e8:	ffefffff 	.word	0xffefffff
 80060ec:	feff8fff 	.word	0xfeff8fff
 80060f0:	ffdfffff 	.word	0xffdfffff
 80060f4:	40012c00 	.word	0x40012c00
 80060f8:	40014400 	.word	0x40014400
 80060fc:	40014800 	.word	0x40014800
 8006100:	fffbffff 	.word	0xfffbffff

08006104 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b086      	sub	sp, #24
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
 8006110:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	2201      	movs	r2, #1
 8006118:	4393      	bics	r3, r2
 800611a:	001a      	movs	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	4a1e      	ldr	r2, [pc, #120]	; (80061a8 <TIM_TI1_SetConfig+0xa4>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d008      	beq.n	8006146 <TIM_TI1_SetConfig+0x42>
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	2380      	movs	r3, #128	; 0x80
 8006138:	05db      	lsls	r3, r3, #23
 800613a:	429a      	cmp	r2, r3
 800613c:	d003      	beq.n	8006146 <TIM_TI1_SetConfig+0x42>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	4a1a      	ldr	r2, [pc, #104]	; (80061ac <TIM_TI1_SetConfig+0xa8>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d101      	bne.n	800614a <TIM_TI1_SetConfig+0x46>
 8006146:	2301      	movs	r3, #1
 8006148:	e000      	b.n	800614c <TIM_TI1_SetConfig+0x48>
 800614a:	2300      	movs	r3, #0
 800614c:	2b00      	cmp	r3, #0
 800614e:	d008      	beq.n	8006162 <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	2203      	movs	r2, #3
 8006154:	4393      	bics	r3, r2
 8006156:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4313      	orrs	r3, r2
 800615e:	617b      	str	r3, [r7, #20]
 8006160:	e003      	b.n	800616a <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	2201      	movs	r2, #1
 8006166:	4313      	orrs	r3, r2
 8006168:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	22f0      	movs	r2, #240	; 0xf0
 800616e:	4393      	bics	r3, r2
 8006170:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	011b      	lsls	r3, r3, #4
 8006176:	22ff      	movs	r2, #255	; 0xff
 8006178:	4013      	ands	r3, r2
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	4313      	orrs	r3, r2
 800617e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	220a      	movs	r2, #10
 8006184:	4393      	bics	r3, r2
 8006186:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	220a      	movs	r2, #10
 800618c:	4013      	ands	r3, r2
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	4313      	orrs	r3, r2
 8006192:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	697a      	ldr	r2, [r7, #20]
 8006198:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	621a      	str	r2, [r3, #32]
}
 80061a0:	46c0      	nop			; (mov r8, r8)
 80061a2:	46bd      	mov	sp, r7
 80061a4:	b006      	add	sp, #24
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	40012c00 	.word	0x40012c00
 80061ac:	40000400 	.word	0x40000400

080061b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6a1b      	ldr	r3, [r3, #32]
 80061c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6a1b      	ldr	r3, [r3, #32]
 80061c6:	2201      	movs	r2, #1
 80061c8:	4393      	bics	r3, r2
 80061ca:	001a      	movs	r2, r3
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	22f0      	movs	r2, #240	; 0xf0
 80061da:	4393      	bics	r3, r2
 80061dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	011b      	lsls	r3, r3, #4
 80061e2:	693a      	ldr	r2, [r7, #16]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	220a      	movs	r2, #10
 80061ec:	4393      	bics	r3, r2
 80061ee:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061f0:	697a      	ldr	r2, [r7, #20]
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	697a      	ldr	r2, [r7, #20]
 8006202:	621a      	str	r2, [r3, #32]
}
 8006204:	46c0      	nop			; (mov r8, r8)
 8006206:	46bd      	mov	sp, r7
 8006208:	b006      	add	sp, #24
 800620a:	bd80      	pop	{r7, pc}

0800620c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b086      	sub	sp, #24
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
 8006218:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	2210      	movs	r2, #16
 8006220:	4393      	bics	r3, r2
 8006222:	001a      	movs	r2, r3
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	699b      	ldr	r3, [r3, #24]
 800622c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	4a14      	ldr	r2, [pc, #80]	; (8006288 <TIM_TI2_SetConfig+0x7c>)
 8006238:	4013      	ands	r3, r2
 800623a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	021b      	lsls	r3, r3, #8
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	4313      	orrs	r3, r2
 8006244:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	4a10      	ldr	r2, [pc, #64]	; (800628c <TIM_TI2_SetConfig+0x80>)
 800624a:	4013      	ands	r3, r2
 800624c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	031b      	lsls	r3, r3, #12
 8006252:	041b      	lsls	r3, r3, #16
 8006254:	0c1b      	lsrs	r3, r3, #16
 8006256:	697a      	ldr	r2, [r7, #20]
 8006258:	4313      	orrs	r3, r2
 800625a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	22a0      	movs	r2, #160	; 0xa0
 8006260:	4393      	bics	r3, r2
 8006262:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	011b      	lsls	r3, r3, #4
 8006268:	22a0      	movs	r2, #160	; 0xa0
 800626a:	4013      	ands	r3, r2
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	4313      	orrs	r3, r2
 8006270:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	621a      	str	r2, [r3, #32]
}
 800627e:	46c0      	nop			; (mov r8, r8)
 8006280:	46bd      	mov	sp, r7
 8006282:	b006      	add	sp, #24
 8006284:	bd80      	pop	{r7, pc}
 8006286:	46c0      	nop			; (mov r8, r8)
 8006288:	fffffcff 	.word	0xfffffcff
 800628c:	ffff0fff 	.word	0xffff0fff

08006290 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b086      	sub	sp, #24
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6a1b      	ldr	r3, [r3, #32]
 80062a0:	2210      	movs	r2, #16
 80062a2:	4393      	bics	r3, r2
 80062a4:	001a      	movs	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6a1b      	ldr	r3, [r3, #32]
 80062b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	4a0d      	ldr	r2, [pc, #52]	; (80062f0 <TIM_TI2_ConfigInputStage+0x60>)
 80062ba:	4013      	ands	r3, r2
 80062bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	031b      	lsls	r3, r3, #12
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	22a0      	movs	r2, #160	; 0xa0
 80062cc:	4393      	bics	r3, r2
 80062ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	697a      	ldr	r2, [r7, #20]
 80062de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	621a      	str	r2, [r3, #32]
}
 80062e6:	46c0      	nop			; (mov r8, r8)
 80062e8:	46bd      	mov	sp, r7
 80062ea:	b006      	add	sp, #24
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	46c0      	nop			; (mov r8, r8)
 80062f0:	ffff0fff 	.word	0xffff0fff

080062f4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b086      	sub	sp, #24
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	60f8      	str	r0, [r7, #12]
 80062fc:	60b9      	str	r1, [r7, #8]
 80062fe:	607a      	str	r2, [r7, #4]
 8006300:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	4a19      	ldr	r2, [pc, #100]	; (800636c <TIM_TI3_SetConfig+0x78>)
 8006308:	401a      	ands	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	69db      	ldr	r3, [r3, #28]
 8006312:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6a1b      	ldr	r3, [r3, #32]
 8006318:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2203      	movs	r2, #3
 800631e:	4393      	bics	r3, r2
 8006320:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006322:	697a      	ldr	r2, [r7, #20]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4313      	orrs	r3, r2
 8006328:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	22f0      	movs	r2, #240	; 0xf0
 800632e:	4393      	bics	r3, r2
 8006330:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	011b      	lsls	r3, r3, #4
 8006336:	22ff      	movs	r2, #255	; 0xff
 8006338:	4013      	ands	r3, r2
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	4313      	orrs	r3, r2
 800633e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	4a0b      	ldr	r2, [pc, #44]	; (8006370 <TIM_TI3_SetConfig+0x7c>)
 8006344:	4013      	ands	r3, r2
 8006346:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	021a      	lsls	r2, r3, #8
 800634c:	23a0      	movs	r3, #160	; 0xa0
 800634e:	011b      	lsls	r3, r3, #4
 8006350:	4013      	ands	r3, r2
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	4313      	orrs	r3, r2
 8006356:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	693a      	ldr	r2, [r7, #16]
 8006362:	621a      	str	r2, [r3, #32]
}
 8006364:	46c0      	nop			; (mov r8, r8)
 8006366:	46bd      	mov	sp, r7
 8006368:	b006      	add	sp, #24
 800636a:	bd80      	pop	{r7, pc}
 800636c:	fffffeff 	.word	0xfffffeff
 8006370:	fffff5ff 	.word	0xfffff5ff

08006374 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b086      	sub	sp, #24
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	607a      	str	r2, [r7, #4]
 8006380:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	4a1a      	ldr	r2, [pc, #104]	; (80063f0 <TIM_TI4_SetConfig+0x7c>)
 8006388:	401a      	ands	r2, r3
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	69db      	ldr	r3, [r3, #28]
 8006392:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6a1b      	ldr	r3, [r3, #32]
 8006398:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	4a15      	ldr	r2, [pc, #84]	; (80063f4 <TIM_TI4_SetConfig+0x80>)
 800639e:	4013      	ands	r3, r2
 80063a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	021b      	lsls	r3, r3, #8
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	4a12      	ldr	r2, [pc, #72]	; (80063f8 <TIM_TI4_SetConfig+0x84>)
 80063b0:	4013      	ands	r3, r2
 80063b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	031b      	lsls	r3, r3, #12
 80063b8:	041b      	lsls	r3, r3, #16
 80063ba:	0c1b      	lsrs	r3, r3, #16
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	4313      	orrs	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	4a0d      	ldr	r2, [pc, #52]	; (80063fc <TIM_TI4_SetConfig+0x88>)
 80063c6:	4013      	ands	r3, r2
 80063c8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	031a      	lsls	r2, r3, #12
 80063ce:	23a0      	movs	r3, #160	; 0xa0
 80063d0:	021b      	lsls	r3, r3, #8
 80063d2:	4013      	ands	r3, r2
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	693a      	ldr	r2, [r7, #16]
 80063e4:	621a      	str	r2, [r3, #32]
}
 80063e6:	46c0      	nop			; (mov r8, r8)
 80063e8:	46bd      	mov	sp, r7
 80063ea:	b006      	add	sp, #24
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	46c0      	nop			; (mov r8, r8)
 80063f0:	ffffefff 	.word	0xffffefff
 80063f4:	fffffcff 	.word	0xfffffcff
 80063f8:	ffff0fff 	.word	0xffff0fff
 80063fc:	ffff5fff 	.word	0xffff5fff

08006400 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	4a08      	ldr	r2, [pc, #32]	; (8006434 <TIM_ITRx_SetConfig+0x34>)
 8006414:	4013      	ands	r3, r2
 8006416:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006418:	683a      	ldr	r2, [r7, #0]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	4313      	orrs	r3, r2
 800641e:	2207      	movs	r2, #7
 8006420:	4313      	orrs	r3, r2
 8006422:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	609a      	str	r2, [r3, #8]
}
 800642a:	46c0      	nop			; (mov r8, r8)
 800642c:	46bd      	mov	sp, r7
 800642e:	b004      	add	sp, #16
 8006430:	bd80      	pop	{r7, pc}
 8006432:	46c0      	nop			; (mov r8, r8)
 8006434:	ffcfff8f 	.word	0xffcfff8f

08006438 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b086      	sub	sp, #24
 800643c:	af00      	add	r7, sp, #0
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
 8006444:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	4a09      	ldr	r2, [pc, #36]	; (8006474 <TIM_ETR_SetConfig+0x3c>)
 8006450:	4013      	ands	r3, r2
 8006452:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	021a      	lsls	r2, r3, #8
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	431a      	orrs	r2, r3
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	4313      	orrs	r3, r2
 8006460:	697a      	ldr	r2, [r7, #20]
 8006462:	4313      	orrs	r3, r2
 8006464:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	697a      	ldr	r2, [r7, #20]
 800646a:	609a      	str	r2, [r3, #8]
}
 800646c:	46c0      	nop			; (mov r8, r8)
 800646e:	46bd      	mov	sp, r7
 8006470:	b006      	add	sp, #24
 8006472:	bd80      	pop	{r7, pc}
 8006474:	ffff00ff 	.word	0xffff00ff

08006478 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b086      	sub	sp, #24
 800647c:	af00      	add	r7, sp, #0
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	221f      	movs	r2, #31
 8006488:	4013      	ands	r3, r2
 800648a:	2201      	movs	r2, #1
 800648c:	409a      	lsls	r2, r3
 800648e:	0013      	movs	r3, r2
 8006490:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	697a      	ldr	r2, [r7, #20]
 8006498:	43d2      	mvns	r2, r2
 800649a:	401a      	ands	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6a1a      	ldr	r2, [r3, #32]
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	211f      	movs	r1, #31
 80064a8:	400b      	ands	r3, r1
 80064aa:	6879      	ldr	r1, [r7, #4]
 80064ac:	4099      	lsls	r1, r3
 80064ae:	000b      	movs	r3, r1
 80064b0:	431a      	orrs	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	621a      	str	r2, [r3, #32]
}
 80064b6:	46c0      	nop			; (mov r8, r8)
 80064b8:	46bd      	mov	sp, r7
 80064ba:	b006      	add	sp, #24
 80064bc:	bd80      	pop	{r7, pc}
	...

080064c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	223c      	movs	r2, #60	; 0x3c
 80064ce:	5c9b      	ldrb	r3, [r3, r2]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d101      	bne.n	80064d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064d4:	2302      	movs	r3, #2
 80064d6:	e050      	b.n	800657a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	223c      	movs	r2, #60	; 0x3c
 80064dc:	2101      	movs	r1, #1
 80064de:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	223d      	movs	r2, #61	; 0x3d
 80064e4:	2102      	movs	r1, #2
 80064e6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a21      	ldr	r2, [pc, #132]	; (8006584 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d108      	bne.n	8006514 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	4a20      	ldr	r2, [pc, #128]	; (8006588 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006506:	4013      	ands	r3, r2
 8006508:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	4313      	orrs	r3, r2
 8006512:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2270      	movs	r2, #112	; 0x70
 8006518:	4393      	bics	r3, r2
 800651a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68fa      	ldr	r2, [r7, #12]
 8006522:	4313      	orrs	r3, r2
 8006524:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a14      	ldr	r2, [pc, #80]	; (8006584 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d00a      	beq.n	800654e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	2380      	movs	r3, #128	; 0x80
 800653e:	05db      	lsls	r3, r3, #23
 8006540:	429a      	cmp	r2, r3
 8006542:	d004      	beq.n	800654e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a10      	ldr	r2, [pc, #64]	; (800658c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d10c      	bne.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	2280      	movs	r2, #128	; 0x80
 8006552:	4393      	bics	r3, r2
 8006554:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	4313      	orrs	r3, r2
 800655e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68ba      	ldr	r2, [r7, #8]
 8006566:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	223d      	movs	r2, #61	; 0x3d
 800656c:	2101      	movs	r1, #1
 800656e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	223c      	movs	r2, #60	; 0x3c
 8006574:	2100      	movs	r1, #0
 8006576:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	0018      	movs	r0, r3
 800657c:	46bd      	mov	sp, r7
 800657e:	b004      	add	sp, #16
 8006580:	bd80      	pop	{r7, pc}
 8006582:	46c0      	nop			; (mov r8, r8)
 8006584:	40012c00 	.word	0x40012c00
 8006588:	ff0fffff 	.word	0xff0fffff
 800658c:	40000400 	.word	0x40000400

08006590 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006598:	46c0      	nop			; (mov r8, r8)
 800659a:	46bd      	mov	sp, r7
 800659c:	b002      	add	sp, #8
 800659e:	bd80      	pop	{r7, pc}

080065a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065a8:	46c0      	nop			; (mov r8, r8)
 80065aa:	46bd      	mov	sp, r7
 80065ac:	b002      	add	sp, #8
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80065b8:	46c0      	nop			; (mov r8, r8)
 80065ba:	46bd      	mov	sp, r7
 80065bc:	b002      	add	sp, #8
 80065be:	bd80      	pop	{r7, pc}

080065c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b082      	sub	sp, #8
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d101      	bne.n	80065d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e046      	b.n	8006660 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2288      	movs	r2, #136	; 0x88
 80065d6:	589b      	ldr	r3, [r3, r2]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d107      	bne.n	80065ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2284      	movs	r2, #132	; 0x84
 80065e0:	2100      	movs	r1, #0
 80065e2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	0018      	movs	r0, r3
 80065e8:	f7fc fcb0 	bl	8002f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2288      	movs	r2, #136	; 0x88
 80065f0:	2124      	movs	r1, #36	; 0x24
 80065f2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2101      	movs	r1, #1
 8006600:	438a      	bics	r2, r1
 8006602:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	0018      	movs	r0, r3
 8006608:	f000 fc08 	bl	8006e1c <UART_SetConfig>
 800660c:	0003      	movs	r3, r0
 800660e:	2b01      	cmp	r3, #1
 8006610:	d101      	bne.n	8006616 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e024      	b.n	8006660 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800661a:	2b00      	cmp	r3, #0
 800661c:	d003      	beq.n	8006626 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	0018      	movs	r0, r3
 8006622:	f000 fe73 	bl	800730c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	685a      	ldr	r2, [r3, #4]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	490d      	ldr	r1, [pc, #52]	; (8006668 <HAL_UART_Init+0xa8>)
 8006632:	400a      	ands	r2, r1
 8006634:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	689a      	ldr	r2, [r3, #8]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	212a      	movs	r1, #42	; 0x2a
 8006642:	438a      	bics	r2, r1
 8006644:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2101      	movs	r1, #1
 8006652:	430a      	orrs	r2, r1
 8006654:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	0018      	movs	r0, r3
 800665a:	f000 ff0b 	bl	8007474 <UART_CheckIdleState>
 800665e:	0003      	movs	r3, r0
}
 8006660:	0018      	movs	r0, r3
 8006662:	46bd      	mov	sp, r7
 8006664:	b002      	add	sp, #8
 8006666:	bd80      	pop	{r7, pc}
 8006668:	ffffb7ff 	.word	0xffffb7ff

0800666c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d101      	bne.n	800667e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e032      	b.n	80066e4 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2288      	movs	r2, #136	; 0x88
 8006682:	2124      	movs	r1, #36	; 0x24
 8006684:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2101      	movs	r1, #1
 8006692:	438a      	bics	r2, r1
 8006694:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2200      	movs	r2, #0
 800669c:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	2200      	movs	r2, #0
 80066a4:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2200      	movs	r2, #0
 80066ac:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	0018      	movs	r0, r3
 80066b2:	f7fc fce3 	bl	800307c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2290      	movs	r2, #144	; 0x90
 80066ba:	2100      	movs	r1, #0
 80066bc:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2288      	movs	r2, #136	; 0x88
 80066c2:	2100      	movs	r1, #0
 80066c4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	228c      	movs	r2, #140	; 0x8c
 80066ca:	2100      	movs	r1, #0
 80066cc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2284      	movs	r2, #132	; 0x84
 80066de:	2100      	movs	r1, #0
 80066e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066e2:	2300      	movs	r3, #0
}
 80066e4:	0018      	movs	r0, r3
 80066e6:	46bd      	mov	sp, r7
 80066e8:	b002      	add	sp, #8
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b088      	sub	sp, #32
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	1dbb      	adds	r3, r7, #6
 80066f8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	228c      	movs	r2, #140	; 0x8c
 80066fe:	589b      	ldr	r3, [r3, r2]
 8006700:	2b20      	cmp	r3, #32
 8006702:	d14a      	bne.n	800679a <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <HAL_UART_Receive_IT+0x26>
 800670a:	1dbb      	adds	r3, r7, #6
 800670c:	881b      	ldrh	r3, [r3, #0]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d101      	bne.n	8006716 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e042      	b.n	800679c <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	689a      	ldr	r2, [r3, #8]
 800671a:	2380      	movs	r3, #128	; 0x80
 800671c:	015b      	lsls	r3, r3, #5
 800671e:	429a      	cmp	r2, r3
 8006720:	d109      	bne.n	8006736 <HAL_UART_Receive_IT+0x4a>
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d105      	bne.n	8006736 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	2201      	movs	r2, #1
 800672e:	4013      	ands	r3, r2
 8006730:	d001      	beq.n	8006736 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e032      	b.n	800679c <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2200      	movs	r2, #0
 800673a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a18      	ldr	r2, [pc, #96]	; (80067a4 <HAL_UART_Receive_IT+0xb8>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d020      	beq.n	8006788 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	685a      	ldr	r2, [r3, #4]
 800674c:	2380      	movs	r3, #128	; 0x80
 800674e:	041b      	lsls	r3, r3, #16
 8006750:	4013      	ands	r3, r2
 8006752:	d019      	beq.n	8006788 <HAL_UART_Receive_IT+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006754:	f3ef 8310 	mrs	r3, PRIMASK
 8006758:	613b      	str	r3, [r7, #16]
  return(result);
 800675a:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800675c:	61fb      	str	r3, [r7, #28]
 800675e:	2301      	movs	r3, #1
 8006760:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	f383 8810 	msr	PRIMASK, r3
}
 8006768:	46c0      	nop			; (mov r8, r8)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2180      	movs	r1, #128	; 0x80
 8006776:	04c9      	lsls	r1, r1, #19
 8006778:	430a      	orrs	r2, r1
 800677a:	601a      	str	r2, [r3, #0]
 800677c:	69fb      	ldr	r3, [r7, #28]
 800677e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	f383 8810 	msr	PRIMASK, r3
}
 8006786:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006788:	1dbb      	adds	r3, r7, #6
 800678a:	881a      	ldrh	r2, [r3, #0]
 800678c:	68b9      	ldr	r1, [r7, #8]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	0018      	movs	r0, r3
 8006792:	f000 ff85 	bl	80076a0 <UART_Start_Receive_IT>
 8006796:	0003      	movs	r3, r0
 8006798:	e000      	b.n	800679c <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800679a:	2302      	movs	r3, #2
  }
}
 800679c:	0018      	movs	r0, r3
 800679e:	46bd      	mov	sp, r7
 80067a0:	b008      	add	sp, #32
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	40008000 	.word	0x40008000

080067a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067a8:	b5b0      	push	{r4, r5, r7, lr}
 80067aa:	b0aa      	sub	sp, #168	; 0xa8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	69db      	ldr	r3, [r3, #28]
 80067b6:	22a4      	movs	r2, #164	; 0xa4
 80067b8:	18b9      	adds	r1, r7, r2
 80067ba:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	20a0      	movs	r0, #160	; 0xa0
 80067c4:	1839      	adds	r1, r7, r0
 80067c6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	249c      	movs	r4, #156	; 0x9c
 80067d0:	1939      	adds	r1, r7, r4
 80067d2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067d4:	0011      	movs	r1, r2
 80067d6:	18bb      	adds	r3, r7, r2
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4aa2      	ldr	r2, [pc, #648]	; (8006a64 <HAL_UART_IRQHandler+0x2bc>)
 80067dc:	4013      	ands	r3, r2
 80067de:	2298      	movs	r2, #152	; 0x98
 80067e0:	18bd      	adds	r5, r7, r2
 80067e2:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80067e4:	18bb      	adds	r3, r7, r2
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d11a      	bne.n	8006822 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80067ec:	187b      	adds	r3, r7, r1
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2220      	movs	r2, #32
 80067f2:	4013      	ands	r3, r2
 80067f4:	d015      	beq.n	8006822 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80067f6:	183b      	adds	r3, r7, r0
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2220      	movs	r2, #32
 80067fc:	4013      	ands	r3, r2
 80067fe:	d105      	bne.n	800680c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006800:	193b      	adds	r3, r7, r4
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	2380      	movs	r3, #128	; 0x80
 8006806:	055b      	lsls	r3, r3, #21
 8006808:	4013      	ands	r3, r2
 800680a:	d00a      	beq.n	8006822 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006810:	2b00      	cmp	r3, #0
 8006812:	d100      	bne.n	8006816 <HAL_UART_IRQHandler+0x6e>
 8006814:	e2dc      	b.n	8006dd0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	0010      	movs	r0, r2
 800681e:	4798      	blx	r3
      }
      return;
 8006820:	e2d6      	b.n	8006dd0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006822:	2398      	movs	r3, #152	; 0x98
 8006824:	18fb      	adds	r3, r7, r3
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d100      	bne.n	800682e <HAL_UART_IRQHandler+0x86>
 800682c:	e122      	b.n	8006a74 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800682e:	239c      	movs	r3, #156	; 0x9c
 8006830:	18fb      	adds	r3, r7, r3
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a8c      	ldr	r2, [pc, #560]	; (8006a68 <HAL_UART_IRQHandler+0x2c0>)
 8006836:	4013      	ands	r3, r2
 8006838:	d106      	bne.n	8006848 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800683a:	23a0      	movs	r3, #160	; 0xa0
 800683c:	18fb      	adds	r3, r7, r3
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a8a      	ldr	r2, [pc, #552]	; (8006a6c <HAL_UART_IRQHandler+0x2c4>)
 8006842:	4013      	ands	r3, r2
 8006844:	d100      	bne.n	8006848 <HAL_UART_IRQHandler+0xa0>
 8006846:	e115      	b.n	8006a74 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006848:	23a4      	movs	r3, #164	; 0xa4
 800684a:	18fb      	adds	r3, r7, r3
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2201      	movs	r2, #1
 8006850:	4013      	ands	r3, r2
 8006852:	d012      	beq.n	800687a <HAL_UART_IRQHandler+0xd2>
 8006854:	23a0      	movs	r3, #160	; 0xa0
 8006856:	18fb      	adds	r3, r7, r3
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	2380      	movs	r3, #128	; 0x80
 800685c:	005b      	lsls	r3, r3, #1
 800685e:	4013      	ands	r3, r2
 8006860:	d00b      	beq.n	800687a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2201      	movs	r2, #1
 8006868:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2290      	movs	r2, #144	; 0x90
 800686e:	589b      	ldr	r3, [r3, r2]
 8006870:	2201      	movs	r2, #1
 8006872:	431a      	orrs	r2, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2190      	movs	r1, #144	; 0x90
 8006878:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800687a:	23a4      	movs	r3, #164	; 0xa4
 800687c:	18fb      	adds	r3, r7, r3
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2202      	movs	r2, #2
 8006882:	4013      	ands	r3, r2
 8006884:	d011      	beq.n	80068aa <HAL_UART_IRQHandler+0x102>
 8006886:	239c      	movs	r3, #156	; 0x9c
 8006888:	18fb      	adds	r3, r7, r3
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2201      	movs	r2, #1
 800688e:	4013      	ands	r3, r2
 8006890:	d00b      	beq.n	80068aa <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2202      	movs	r2, #2
 8006898:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2290      	movs	r2, #144	; 0x90
 800689e:	589b      	ldr	r3, [r3, r2]
 80068a0:	2204      	movs	r2, #4
 80068a2:	431a      	orrs	r2, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2190      	movs	r1, #144	; 0x90
 80068a8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068aa:	23a4      	movs	r3, #164	; 0xa4
 80068ac:	18fb      	adds	r3, r7, r3
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2204      	movs	r2, #4
 80068b2:	4013      	ands	r3, r2
 80068b4:	d011      	beq.n	80068da <HAL_UART_IRQHandler+0x132>
 80068b6:	239c      	movs	r3, #156	; 0x9c
 80068b8:	18fb      	adds	r3, r7, r3
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2201      	movs	r2, #1
 80068be:	4013      	ands	r3, r2
 80068c0:	d00b      	beq.n	80068da <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2204      	movs	r2, #4
 80068c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2290      	movs	r2, #144	; 0x90
 80068ce:	589b      	ldr	r3, [r3, r2]
 80068d0:	2202      	movs	r2, #2
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2190      	movs	r1, #144	; 0x90
 80068d8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068da:	23a4      	movs	r3, #164	; 0xa4
 80068dc:	18fb      	adds	r3, r7, r3
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2208      	movs	r2, #8
 80068e2:	4013      	ands	r3, r2
 80068e4:	d017      	beq.n	8006916 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068e6:	23a0      	movs	r3, #160	; 0xa0
 80068e8:	18fb      	adds	r3, r7, r3
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2220      	movs	r2, #32
 80068ee:	4013      	ands	r3, r2
 80068f0:	d105      	bne.n	80068fe <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80068f2:	239c      	movs	r3, #156	; 0x9c
 80068f4:	18fb      	adds	r3, r7, r3
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a5b      	ldr	r2, [pc, #364]	; (8006a68 <HAL_UART_IRQHandler+0x2c0>)
 80068fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068fc:	d00b      	beq.n	8006916 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2208      	movs	r2, #8
 8006904:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2290      	movs	r2, #144	; 0x90
 800690a:	589b      	ldr	r3, [r3, r2]
 800690c:	2208      	movs	r2, #8
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2190      	movs	r1, #144	; 0x90
 8006914:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006916:	23a4      	movs	r3, #164	; 0xa4
 8006918:	18fb      	adds	r3, r7, r3
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	2380      	movs	r3, #128	; 0x80
 800691e:	011b      	lsls	r3, r3, #4
 8006920:	4013      	ands	r3, r2
 8006922:	d013      	beq.n	800694c <HAL_UART_IRQHandler+0x1a4>
 8006924:	23a0      	movs	r3, #160	; 0xa0
 8006926:	18fb      	adds	r3, r7, r3
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	2380      	movs	r3, #128	; 0x80
 800692c:	04db      	lsls	r3, r3, #19
 800692e:	4013      	ands	r3, r2
 8006930:	d00c      	beq.n	800694c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2280      	movs	r2, #128	; 0x80
 8006938:	0112      	lsls	r2, r2, #4
 800693a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2290      	movs	r2, #144	; 0x90
 8006940:	589b      	ldr	r3, [r3, r2]
 8006942:	2220      	movs	r2, #32
 8006944:	431a      	orrs	r2, r3
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2190      	movs	r1, #144	; 0x90
 800694a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2290      	movs	r2, #144	; 0x90
 8006950:	589b      	ldr	r3, [r3, r2]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d100      	bne.n	8006958 <HAL_UART_IRQHandler+0x1b0>
 8006956:	e23d      	b.n	8006dd4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006958:	23a4      	movs	r3, #164	; 0xa4
 800695a:	18fb      	adds	r3, r7, r3
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2220      	movs	r2, #32
 8006960:	4013      	ands	r3, r2
 8006962:	d015      	beq.n	8006990 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006964:	23a0      	movs	r3, #160	; 0xa0
 8006966:	18fb      	adds	r3, r7, r3
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2220      	movs	r2, #32
 800696c:	4013      	ands	r3, r2
 800696e:	d106      	bne.n	800697e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006970:	239c      	movs	r3, #156	; 0x9c
 8006972:	18fb      	adds	r3, r7, r3
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	2380      	movs	r3, #128	; 0x80
 8006978:	055b      	lsls	r3, r3, #21
 800697a:	4013      	ands	r3, r2
 800697c:	d008      	beq.n	8006990 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006982:	2b00      	cmp	r3, #0
 8006984:	d004      	beq.n	8006990 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	0010      	movs	r0, r2
 800698e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2290      	movs	r2, #144	; 0x90
 8006994:	589b      	ldr	r3, [r3, r2]
 8006996:	2194      	movs	r1, #148	; 0x94
 8006998:	187a      	adds	r2, r7, r1
 800699a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	2240      	movs	r2, #64	; 0x40
 80069a4:	4013      	ands	r3, r2
 80069a6:	2b40      	cmp	r3, #64	; 0x40
 80069a8:	d004      	beq.n	80069b4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80069aa:	187b      	adds	r3, r7, r1
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2228      	movs	r2, #40	; 0x28
 80069b0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069b2:	d04c      	beq.n	8006a4e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	0018      	movs	r0, r3
 80069b8:	f000 ff96 	bl	80078e8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	2240      	movs	r2, #64	; 0x40
 80069c4:	4013      	ands	r3, r2
 80069c6:	2b40      	cmp	r3, #64	; 0x40
 80069c8:	d13c      	bne.n	8006a44 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069ca:	f3ef 8310 	mrs	r3, PRIMASK
 80069ce:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80069d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069d2:	2090      	movs	r0, #144	; 0x90
 80069d4:	183a      	adds	r2, r7, r0
 80069d6:	6013      	str	r3, [r2, #0]
 80069d8:	2301      	movs	r3, #1
 80069da:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80069de:	f383 8810 	msr	PRIMASK, r3
}
 80069e2:	46c0      	nop			; (mov r8, r8)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	689a      	ldr	r2, [r3, #8]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2140      	movs	r1, #64	; 0x40
 80069f0:	438a      	bics	r2, r1
 80069f2:	609a      	str	r2, [r3, #8]
 80069f4:	183b      	adds	r3, r7, r0
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80069fc:	f383 8810 	msr	PRIMASK, r3
}
 8006a00:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2280      	movs	r2, #128	; 0x80
 8006a06:	589b      	ldr	r3, [r3, r2]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d016      	beq.n	8006a3a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2280      	movs	r2, #128	; 0x80
 8006a10:	589b      	ldr	r3, [r3, r2]
 8006a12:	4a17      	ldr	r2, [pc, #92]	; (8006a70 <HAL_UART_IRQHandler+0x2c8>)
 8006a14:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2280      	movs	r2, #128	; 0x80
 8006a1a:	589b      	ldr	r3, [r3, r2]
 8006a1c:	0018      	movs	r0, r3
 8006a1e:	f7fc fef9 	bl	8003814 <HAL_DMA_Abort_IT>
 8006a22:	1e03      	subs	r3, r0, #0
 8006a24:	d01c      	beq.n	8006a60 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2280      	movs	r2, #128	; 0x80
 8006a2a:	589b      	ldr	r3, [r3, r2]
 8006a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	2180      	movs	r1, #128	; 0x80
 8006a32:	5852      	ldr	r2, [r2, r1]
 8006a34:	0010      	movs	r0, r2
 8006a36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a38:	e012      	b.n	8006a60 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	0018      	movs	r0, r3
 8006a3e:	f000 f9d9 	bl	8006df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a42:	e00d      	b.n	8006a60 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	0018      	movs	r0, r3
 8006a48:	f000 f9d4 	bl	8006df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a4c:	e008      	b.n	8006a60 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	0018      	movs	r0, r3
 8006a52:	f000 f9cf 	bl	8006df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2290      	movs	r2, #144	; 0x90
 8006a5a:	2100      	movs	r1, #0
 8006a5c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006a5e:	e1b9      	b.n	8006dd4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a60:	46c0      	nop			; (mov r8, r8)
    return;
 8006a62:	e1b7      	b.n	8006dd4 <HAL_UART_IRQHandler+0x62c>
 8006a64:	0000080f 	.word	0x0000080f
 8006a68:	10000001 	.word	0x10000001
 8006a6c:	04000120 	.word	0x04000120
 8006a70:	080079b5 	.word	0x080079b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d000      	beq.n	8006a7e <HAL_UART_IRQHandler+0x2d6>
 8006a7c:	e13e      	b.n	8006cfc <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a7e:	23a4      	movs	r3, #164	; 0xa4
 8006a80:	18fb      	adds	r3, r7, r3
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2210      	movs	r2, #16
 8006a86:	4013      	ands	r3, r2
 8006a88:	d100      	bne.n	8006a8c <HAL_UART_IRQHandler+0x2e4>
 8006a8a:	e137      	b.n	8006cfc <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a8c:	23a0      	movs	r3, #160	; 0xa0
 8006a8e:	18fb      	adds	r3, r7, r3
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2210      	movs	r2, #16
 8006a94:	4013      	ands	r3, r2
 8006a96:	d100      	bne.n	8006a9a <HAL_UART_IRQHandler+0x2f2>
 8006a98:	e130      	b.n	8006cfc <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2210      	movs	r2, #16
 8006aa0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	2240      	movs	r2, #64	; 0x40
 8006aaa:	4013      	ands	r3, r2
 8006aac:	2b40      	cmp	r3, #64	; 0x40
 8006aae:	d000      	beq.n	8006ab2 <HAL_UART_IRQHandler+0x30a>
 8006ab0:	e0a4      	b.n	8006bfc <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2280      	movs	r2, #128	; 0x80
 8006ab6:	589b      	ldr	r3, [r3, r2]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	685a      	ldr	r2, [r3, #4]
 8006abc:	217e      	movs	r1, #126	; 0x7e
 8006abe:	187b      	adds	r3, r7, r1
 8006ac0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006ac2:	187b      	adds	r3, r7, r1
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d100      	bne.n	8006acc <HAL_UART_IRQHandler+0x324>
 8006aca:	e185      	b.n	8006dd8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	225c      	movs	r2, #92	; 0x5c
 8006ad0:	5a9b      	ldrh	r3, [r3, r2]
 8006ad2:	187a      	adds	r2, r7, r1
 8006ad4:	8812      	ldrh	r2, [r2, #0]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d300      	bcc.n	8006adc <HAL_UART_IRQHandler+0x334>
 8006ada:	e17d      	b.n	8006dd8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	187a      	adds	r2, r7, r1
 8006ae0:	215e      	movs	r1, #94	; 0x5e
 8006ae2:	8812      	ldrh	r2, [r2, #0]
 8006ae4:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2280      	movs	r2, #128	; 0x80
 8006aea:	589b      	ldr	r3, [r3, r2]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2220      	movs	r2, #32
 8006af2:	4013      	ands	r3, r2
 8006af4:	d170      	bne.n	8006bd8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006af6:	f3ef 8310 	mrs	r3, PRIMASK
 8006afa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006afe:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b00:	2301      	movs	r3, #1
 8006b02:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b06:	f383 8810 	msr	PRIMASK, r3
}
 8006b0a:	46c0      	nop			; (mov r8, r8)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	49b4      	ldr	r1, [pc, #720]	; (8006de8 <HAL_UART_IRQHandler+0x640>)
 8006b18:	400a      	ands	r2, r1
 8006b1a:	601a      	str	r2, [r3, #0]
 8006b1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b1e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b22:	f383 8810 	msr	PRIMASK, r3
}
 8006b26:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b28:	f3ef 8310 	mrs	r3, PRIMASK
 8006b2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8006b2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b30:	677b      	str	r3, [r7, #116]	; 0x74
 8006b32:	2301      	movs	r3, #1
 8006b34:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b38:	f383 8810 	msr	PRIMASK, r3
}
 8006b3c:	46c0      	nop			; (mov r8, r8)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	689a      	ldr	r2, [r3, #8]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2101      	movs	r1, #1
 8006b4a:	438a      	bics	r2, r1
 8006b4c:	609a      	str	r2, [r3, #8]
 8006b4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b50:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b54:	f383 8810 	msr	PRIMASK, r3
}
 8006b58:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b5a:	f3ef 8310 	mrs	r3, PRIMASK
 8006b5e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006b60:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b62:	673b      	str	r3, [r7, #112]	; 0x70
 8006b64:	2301      	movs	r3, #1
 8006b66:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b6a:	f383 8810 	msr	PRIMASK, r3
}
 8006b6e:	46c0      	nop			; (mov r8, r8)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	689a      	ldr	r2, [r3, #8]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2140      	movs	r1, #64	; 0x40
 8006b7c:	438a      	bics	r2, r1
 8006b7e:	609a      	str	r2, [r3, #8]
 8006b80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b82:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b86:	f383 8810 	msr	PRIMASK, r3
}
 8006b8a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	228c      	movs	r2, #140	; 0x8c
 8006b90:	2120      	movs	r1, #32
 8006b92:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b9a:	f3ef 8310 	mrs	r3, PRIMASK
 8006b9e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006ba0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ba2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ba8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006baa:	f383 8810 	msr	PRIMASK, r3
}
 8006bae:	46c0      	nop			; (mov r8, r8)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2110      	movs	r1, #16
 8006bbc:	438a      	bics	r2, r1
 8006bbe:	601a      	str	r2, [r3, #0]
 8006bc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bc2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006bc6:	f383 8810 	msr	PRIMASK, r3
}
 8006bca:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2280      	movs	r2, #128	; 0x80
 8006bd0:	589b      	ldr	r3, [r3, r2]
 8006bd2:	0018      	movs	r0, r3
 8006bd4:	f7fc fdbc 	bl	8003750 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2202      	movs	r2, #2
 8006bdc:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	225c      	movs	r2, #92	; 0x5c
 8006be2:	5a9a      	ldrh	r2, [r3, r2]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	215e      	movs	r1, #94	; 0x5e
 8006be8:	5a5b      	ldrh	r3, [r3, r1]
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	0011      	movs	r1, r2
 8006bf4:	0018      	movs	r0, r3
 8006bf6:	f000 f905 	bl	8006e04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bfa:	e0ed      	b.n	8006dd8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	225c      	movs	r2, #92	; 0x5c
 8006c00:	5a99      	ldrh	r1, [r3, r2]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	225e      	movs	r2, #94	; 0x5e
 8006c06:	5a9b      	ldrh	r3, [r3, r2]
 8006c08:	b29a      	uxth	r2, r3
 8006c0a:	208e      	movs	r0, #142	; 0x8e
 8006c0c:	183b      	adds	r3, r7, r0
 8006c0e:	1a8a      	subs	r2, r1, r2
 8006c10:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	225e      	movs	r2, #94	; 0x5e
 8006c16:	5a9b      	ldrh	r3, [r3, r2]
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d100      	bne.n	8006c20 <HAL_UART_IRQHandler+0x478>
 8006c1e:	e0dd      	b.n	8006ddc <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8006c20:	183b      	adds	r3, r7, r0
 8006c22:	881b      	ldrh	r3, [r3, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d100      	bne.n	8006c2a <HAL_UART_IRQHandler+0x482>
 8006c28:	e0d8      	b.n	8006ddc <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8006c2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006c30:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c32:	2488      	movs	r4, #136	; 0x88
 8006c34:	193a      	adds	r2, r7, r4
 8006c36:	6013      	str	r3, [r2, #0]
 8006c38:	2301      	movs	r3, #1
 8006c3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	f383 8810 	msr	PRIMASK, r3
}
 8006c42:	46c0      	nop			; (mov r8, r8)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4967      	ldr	r1, [pc, #412]	; (8006dec <HAL_UART_IRQHandler+0x644>)
 8006c50:	400a      	ands	r2, r1
 8006c52:	601a      	str	r2, [r3, #0]
 8006c54:	193b      	adds	r3, r7, r4
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f383 8810 	msr	PRIMASK, r3
}
 8006c60:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c62:	f3ef 8310 	mrs	r3, PRIMASK
 8006c66:	61bb      	str	r3, [r7, #24]
  return(result);
 8006c68:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c6a:	2484      	movs	r4, #132	; 0x84
 8006c6c:	193a      	adds	r2, r7, r4
 8006c6e:	6013      	str	r3, [r2, #0]
 8006c70:	2301      	movs	r3, #1
 8006c72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c74:	69fb      	ldr	r3, [r7, #28]
 8006c76:	f383 8810 	msr	PRIMASK, r3
}
 8006c7a:	46c0      	nop			; (mov r8, r8)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	689a      	ldr	r2, [r3, #8]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	495a      	ldr	r1, [pc, #360]	; (8006df0 <HAL_UART_IRQHandler+0x648>)
 8006c88:	400a      	ands	r2, r1
 8006c8a:	609a      	str	r2, [r3, #8]
 8006c8c:	193b      	adds	r3, r7, r4
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c92:	6a3b      	ldr	r3, [r7, #32]
 8006c94:	f383 8810 	msr	PRIMASK, r3
}
 8006c98:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	228c      	movs	r2, #140	; 0x8c
 8006c9e:	2120      	movs	r1, #32
 8006ca0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cae:	f3ef 8310 	mrs	r3, PRIMASK
 8006cb2:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cb6:	2480      	movs	r4, #128	; 0x80
 8006cb8:	193a      	adds	r2, r7, r4
 8006cba:	6013      	str	r3, [r2, #0]
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc2:	f383 8810 	msr	PRIMASK, r3
}
 8006cc6:	46c0      	nop			; (mov r8, r8)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2110      	movs	r1, #16
 8006cd4:	438a      	bics	r2, r1
 8006cd6:	601a      	str	r2, [r3, #0]
 8006cd8:	193b      	adds	r3, r7, r4
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ce0:	f383 8810 	msr	PRIMASK, r3
}
 8006ce4:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2202      	movs	r2, #2
 8006cea:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cec:	183b      	adds	r3, r7, r0
 8006cee:	881a      	ldrh	r2, [r3, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	0011      	movs	r1, r2
 8006cf4:	0018      	movs	r0, r3
 8006cf6:	f000 f885 	bl	8006e04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006cfa:	e06f      	b.n	8006ddc <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006cfc:	23a4      	movs	r3, #164	; 0xa4
 8006cfe:	18fb      	adds	r3, r7, r3
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	2380      	movs	r3, #128	; 0x80
 8006d04:	035b      	lsls	r3, r3, #13
 8006d06:	4013      	ands	r3, r2
 8006d08:	d010      	beq.n	8006d2c <HAL_UART_IRQHandler+0x584>
 8006d0a:	239c      	movs	r3, #156	; 0x9c
 8006d0c:	18fb      	adds	r3, r7, r3
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	2380      	movs	r3, #128	; 0x80
 8006d12:	03db      	lsls	r3, r3, #15
 8006d14:	4013      	ands	r3, r2
 8006d16:	d009      	beq.n	8006d2c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2280      	movs	r2, #128	; 0x80
 8006d1e:	0352      	lsls	r2, r2, #13
 8006d20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	0018      	movs	r0, r3
 8006d26:	f001 fae9 	bl	80082fc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d2a:	e05a      	b.n	8006de2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006d2c:	23a4      	movs	r3, #164	; 0xa4
 8006d2e:	18fb      	adds	r3, r7, r3
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2280      	movs	r2, #128	; 0x80
 8006d34:	4013      	ands	r3, r2
 8006d36:	d016      	beq.n	8006d66 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006d38:	23a0      	movs	r3, #160	; 0xa0
 8006d3a:	18fb      	adds	r3, r7, r3
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	2280      	movs	r2, #128	; 0x80
 8006d40:	4013      	ands	r3, r2
 8006d42:	d106      	bne.n	8006d52 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006d44:	239c      	movs	r3, #156	; 0x9c
 8006d46:	18fb      	adds	r3, r7, r3
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	2380      	movs	r3, #128	; 0x80
 8006d4c:	041b      	lsls	r3, r3, #16
 8006d4e:	4013      	ands	r3, r2
 8006d50:	d009      	beq.n	8006d66 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d042      	beq.n	8006de0 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	0010      	movs	r0, r2
 8006d62:	4798      	blx	r3
    }
    return;
 8006d64:	e03c      	b.n	8006de0 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d66:	23a4      	movs	r3, #164	; 0xa4
 8006d68:	18fb      	adds	r3, r7, r3
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2240      	movs	r2, #64	; 0x40
 8006d6e:	4013      	ands	r3, r2
 8006d70:	d00a      	beq.n	8006d88 <HAL_UART_IRQHandler+0x5e0>
 8006d72:	23a0      	movs	r3, #160	; 0xa0
 8006d74:	18fb      	adds	r3, r7, r3
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	2240      	movs	r2, #64	; 0x40
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	d004      	beq.n	8006d88 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	0018      	movs	r0, r3
 8006d82:	f000 fe2e 	bl	80079e2 <UART_EndTransmit_IT>
    return;
 8006d86:	e02c      	b.n	8006de2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006d88:	23a4      	movs	r3, #164	; 0xa4
 8006d8a:	18fb      	adds	r3, r7, r3
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	2380      	movs	r3, #128	; 0x80
 8006d90:	041b      	lsls	r3, r3, #16
 8006d92:	4013      	ands	r3, r2
 8006d94:	d00b      	beq.n	8006dae <HAL_UART_IRQHandler+0x606>
 8006d96:	23a0      	movs	r3, #160	; 0xa0
 8006d98:	18fb      	adds	r3, r7, r3
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	2380      	movs	r3, #128	; 0x80
 8006d9e:	05db      	lsls	r3, r3, #23
 8006da0:	4013      	ands	r3, r2
 8006da2:	d004      	beq.n	8006dae <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	0018      	movs	r0, r3
 8006da8:	f001 fab8 	bl	800831c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dac:	e019      	b.n	8006de2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006dae:	23a4      	movs	r3, #164	; 0xa4
 8006db0:	18fb      	adds	r3, r7, r3
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	2380      	movs	r3, #128	; 0x80
 8006db6:	045b      	lsls	r3, r3, #17
 8006db8:	4013      	ands	r3, r2
 8006dba:	d012      	beq.n	8006de2 <HAL_UART_IRQHandler+0x63a>
 8006dbc:	23a0      	movs	r3, #160	; 0xa0
 8006dbe:	18fb      	adds	r3, r7, r3
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	da0d      	bge.n	8006de2 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	0018      	movs	r0, r3
 8006dca:	f001 fa9f 	bl	800830c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dce:	e008      	b.n	8006de2 <HAL_UART_IRQHandler+0x63a>
      return;
 8006dd0:	46c0      	nop			; (mov r8, r8)
 8006dd2:	e006      	b.n	8006de2 <HAL_UART_IRQHandler+0x63a>
    return;
 8006dd4:	46c0      	nop			; (mov r8, r8)
 8006dd6:	e004      	b.n	8006de2 <HAL_UART_IRQHandler+0x63a>
      return;
 8006dd8:	46c0      	nop			; (mov r8, r8)
 8006dda:	e002      	b.n	8006de2 <HAL_UART_IRQHandler+0x63a>
      return;
 8006ddc:	46c0      	nop			; (mov r8, r8)
 8006dde:	e000      	b.n	8006de2 <HAL_UART_IRQHandler+0x63a>
    return;
 8006de0:	46c0      	nop			; (mov r8, r8)
  }
}
 8006de2:	46bd      	mov	sp, r7
 8006de4:	b02a      	add	sp, #168	; 0xa8
 8006de6:	bdb0      	pop	{r4, r5, r7, pc}
 8006de8:	fffffeff 	.word	0xfffffeff
 8006dec:	fffffedf 	.word	0xfffffedf
 8006df0:	effffffe 	.word	0xeffffffe

08006df4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006dfc:	46c0      	nop			; (mov r8, r8)
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	b002      	add	sp, #8
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b082      	sub	sp, #8
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	000a      	movs	r2, r1
 8006e0e:	1cbb      	adds	r3, r7, #2
 8006e10:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e12:	46c0      	nop			; (mov r8, r8)
 8006e14:	46bd      	mov	sp, r7
 8006e16:	b002      	add	sp, #8
 8006e18:	bd80      	pop	{r7, pc}
	...

08006e1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e1c:	b5b0      	push	{r4, r5, r7, lr}
 8006e1e:	b090      	sub	sp, #64	; 0x40
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e24:	231a      	movs	r3, #26
 8006e26:	2220      	movs	r2, #32
 8006e28:	189b      	adds	r3, r3, r2
 8006e2a:	19db      	adds	r3, r3, r7
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e32:	689a      	ldr	r2, [r3, #8]
 8006e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	431a      	orrs	r2, r3
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3c:	695b      	ldr	r3, [r3, #20]
 8006e3e:	431a      	orrs	r2, r3
 8006e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e42:	69db      	ldr	r3, [r3, #28]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4ac4      	ldr	r2, [pc, #784]	; (8007160 <UART_SetConfig+0x344>)
 8006e50:	4013      	ands	r3, r2
 8006e52:	0019      	movs	r1, r3
 8006e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e5a:	430b      	orrs	r3, r1
 8006e5c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	4abf      	ldr	r2, [pc, #764]	; (8007164 <UART_SetConfig+0x348>)
 8006e66:	4013      	ands	r3, r2
 8006e68:	0018      	movs	r0, r3
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6c:	68d9      	ldr	r1, [r3, #12]
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	0003      	movs	r3, r0
 8006e74:	430b      	orrs	r3, r1
 8006e76:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7a:	699b      	ldr	r3, [r3, #24]
 8006e7c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4ab9      	ldr	r2, [pc, #740]	; (8007168 <UART_SetConfig+0x34c>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d004      	beq.n	8006e92 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8a:	6a1b      	ldr	r3, [r3, #32]
 8006e8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	4ab4      	ldr	r2, [pc, #720]	; (800716c <UART_SetConfig+0x350>)
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	0019      	movs	r1, r3
 8006e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ea4:	430b      	orrs	r3, r1
 8006ea6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eae:	220f      	movs	r2, #15
 8006eb0:	4393      	bics	r3, r2
 8006eb2:	0018      	movs	r0, r3
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	0003      	movs	r3, r0
 8006ebe:	430b      	orrs	r3, r1
 8006ec0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4aaa      	ldr	r2, [pc, #680]	; (8007170 <UART_SetConfig+0x354>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d131      	bne.n	8006f30 <UART_SetConfig+0x114>
 8006ecc:	4ba9      	ldr	r3, [pc, #676]	; (8007174 <UART_SetConfig+0x358>)
 8006ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ed0:	2203      	movs	r2, #3
 8006ed2:	4013      	ands	r3, r2
 8006ed4:	2b03      	cmp	r3, #3
 8006ed6:	d01d      	beq.n	8006f14 <UART_SetConfig+0xf8>
 8006ed8:	d823      	bhi.n	8006f22 <UART_SetConfig+0x106>
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d00c      	beq.n	8006ef8 <UART_SetConfig+0xdc>
 8006ede:	d820      	bhi.n	8006f22 <UART_SetConfig+0x106>
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d002      	beq.n	8006eea <UART_SetConfig+0xce>
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d00e      	beq.n	8006f06 <UART_SetConfig+0xea>
 8006ee8:	e01b      	b.n	8006f22 <UART_SetConfig+0x106>
 8006eea:	231b      	movs	r3, #27
 8006eec:	2220      	movs	r2, #32
 8006eee:	189b      	adds	r3, r3, r2
 8006ef0:	19db      	adds	r3, r3, r7
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	701a      	strb	r2, [r3, #0]
 8006ef6:	e071      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006ef8:	231b      	movs	r3, #27
 8006efa:	2220      	movs	r2, #32
 8006efc:	189b      	adds	r3, r3, r2
 8006efe:	19db      	adds	r3, r3, r7
 8006f00:	2202      	movs	r2, #2
 8006f02:	701a      	strb	r2, [r3, #0]
 8006f04:	e06a      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006f06:	231b      	movs	r3, #27
 8006f08:	2220      	movs	r2, #32
 8006f0a:	189b      	adds	r3, r3, r2
 8006f0c:	19db      	adds	r3, r3, r7
 8006f0e:	2204      	movs	r2, #4
 8006f10:	701a      	strb	r2, [r3, #0]
 8006f12:	e063      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006f14:	231b      	movs	r3, #27
 8006f16:	2220      	movs	r2, #32
 8006f18:	189b      	adds	r3, r3, r2
 8006f1a:	19db      	adds	r3, r3, r7
 8006f1c:	2208      	movs	r2, #8
 8006f1e:	701a      	strb	r2, [r3, #0]
 8006f20:	e05c      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006f22:	231b      	movs	r3, #27
 8006f24:	2220      	movs	r2, #32
 8006f26:	189b      	adds	r3, r3, r2
 8006f28:	19db      	adds	r3, r3, r7
 8006f2a:	2210      	movs	r2, #16
 8006f2c:	701a      	strb	r2, [r3, #0]
 8006f2e:	e055      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a90      	ldr	r2, [pc, #576]	; (8007178 <UART_SetConfig+0x35c>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d106      	bne.n	8006f48 <UART_SetConfig+0x12c>
 8006f3a:	231b      	movs	r3, #27
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	189b      	adds	r3, r3, r2
 8006f40:	19db      	adds	r3, r3, r7
 8006f42:	2200      	movs	r2, #0
 8006f44:	701a      	strb	r2, [r3, #0]
 8006f46:	e049      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a86      	ldr	r2, [pc, #536]	; (8007168 <UART_SetConfig+0x34c>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d13e      	bne.n	8006fd0 <UART_SetConfig+0x1b4>
 8006f52:	4b88      	ldr	r3, [pc, #544]	; (8007174 <UART_SetConfig+0x358>)
 8006f54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f56:	23c0      	movs	r3, #192	; 0xc0
 8006f58:	011b      	lsls	r3, r3, #4
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	22c0      	movs	r2, #192	; 0xc0
 8006f5e:	0112      	lsls	r2, r2, #4
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d027      	beq.n	8006fb4 <UART_SetConfig+0x198>
 8006f64:	22c0      	movs	r2, #192	; 0xc0
 8006f66:	0112      	lsls	r2, r2, #4
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d82a      	bhi.n	8006fc2 <UART_SetConfig+0x1a6>
 8006f6c:	2280      	movs	r2, #128	; 0x80
 8006f6e:	0112      	lsls	r2, r2, #4
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d011      	beq.n	8006f98 <UART_SetConfig+0x17c>
 8006f74:	2280      	movs	r2, #128	; 0x80
 8006f76:	0112      	lsls	r2, r2, #4
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d822      	bhi.n	8006fc2 <UART_SetConfig+0x1a6>
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d004      	beq.n	8006f8a <UART_SetConfig+0x16e>
 8006f80:	2280      	movs	r2, #128	; 0x80
 8006f82:	00d2      	lsls	r2, r2, #3
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d00e      	beq.n	8006fa6 <UART_SetConfig+0x18a>
 8006f88:	e01b      	b.n	8006fc2 <UART_SetConfig+0x1a6>
 8006f8a:	231b      	movs	r3, #27
 8006f8c:	2220      	movs	r2, #32
 8006f8e:	189b      	adds	r3, r3, r2
 8006f90:	19db      	adds	r3, r3, r7
 8006f92:	2200      	movs	r2, #0
 8006f94:	701a      	strb	r2, [r3, #0]
 8006f96:	e021      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006f98:	231b      	movs	r3, #27
 8006f9a:	2220      	movs	r2, #32
 8006f9c:	189b      	adds	r3, r3, r2
 8006f9e:	19db      	adds	r3, r3, r7
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	701a      	strb	r2, [r3, #0]
 8006fa4:	e01a      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006fa6:	231b      	movs	r3, #27
 8006fa8:	2220      	movs	r2, #32
 8006faa:	189b      	adds	r3, r3, r2
 8006fac:	19db      	adds	r3, r3, r7
 8006fae:	2204      	movs	r2, #4
 8006fb0:	701a      	strb	r2, [r3, #0]
 8006fb2:	e013      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006fb4:	231b      	movs	r3, #27
 8006fb6:	2220      	movs	r2, #32
 8006fb8:	189b      	adds	r3, r3, r2
 8006fba:	19db      	adds	r3, r3, r7
 8006fbc:	2208      	movs	r2, #8
 8006fbe:	701a      	strb	r2, [r3, #0]
 8006fc0:	e00c      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006fc2:	231b      	movs	r3, #27
 8006fc4:	2220      	movs	r2, #32
 8006fc6:	189b      	adds	r3, r3, r2
 8006fc8:	19db      	adds	r3, r3, r7
 8006fca:	2210      	movs	r2, #16
 8006fcc:	701a      	strb	r2, [r3, #0]
 8006fce:	e005      	b.n	8006fdc <UART_SetConfig+0x1c0>
 8006fd0:	231b      	movs	r3, #27
 8006fd2:	2220      	movs	r2, #32
 8006fd4:	189b      	adds	r3, r3, r2
 8006fd6:	19db      	adds	r3, r3, r7
 8006fd8:	2210      	movs	r2, #16
 8006fda:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a61      	ldr	r2, [pc, #388]	; (8007168 <UART_SetConfig+0x34c>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d000      	beq.n	8006fe8 <UART_SetConfig+0x1cc>
 8006fe6:	e092      	b.n	800710e <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006fe8:	231b      	movs	r3, #27
 8006fea:	2220      	movs	r2, #32
 8006fec:	189b      	adds	r3, r3, r2
 8006fee:	19db      	adds	r3, r3, r7
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	2b08      	cmp	r3, #8
 8006ff4:	d015      	beq.n	8007022 <UART_SetConfig+0x206>
 8006ff6:	dc18      	bgt.n	800702a <UART_SetConfig+0x20e>
 8006ff8:	2b04      	cmp	r3, #4
 8006ffa:	d00d      	beq.n	8007018 <UART_SetConfig+0x1fc>
 8006ffc:	dc15      	bgt.n	800702a <UART_SetConfig+0x20e>
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d002      	beq.n	8007008 <UART_SetConfig+0x1ec>
 8007002:	2b02      	cmp	r3, #2
 8007004:	d005      	beq.n	8007012 <UART_SetConfig+0x1f6>
 8007006:	e010      	b.n	800702a <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007008:	f7fd fcbc 	bl	8004984 <HAL_RCC_GetPCLK1Freq>
 800700c:	0003      	movs	r3, r0
 800700e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007010:	e014      	b.n	800703c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007012:	4b5a      	ldr	r3, [pc, #360]	; (800717c <UART_SetConfig+0x360>)
 8007014:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007016:	e011      	b.n	800703c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007018:	f7fd fc28 	bl	800486c <HAL_RCC_GetSysClockFreq>
 800701c:	0003      	movs	r3, r0
 800701e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007020:	e00c      	b.n	800703c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007022:	2380      	movs	r3, #128	; 0x80
 8007024:	021b      	lsls	r3, r3, #8
 8007026:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007028:	e008      	b.n	800703c <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 800702a:	2300      	movs	r3, #0
 800702c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800702e:	231a      	movs	r3, #26
 8007030:	2220      	movs	r2, #32
 8007032:	189b      	adds	r3, r3, r2
 8007034:	19db      	adds	r3, r3, r7
 8007036:	2201      	movs	r2, #1
 8007038:	701a      	strb	r2, [r3, #0]
        break;
 800703a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800703c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800703e:	2b00      	cmp	r3, #0
 8007040:	d100      	bne.n	8007044 <UART_SetConfig+0x228>
 8007042:	e147      	b.n	80072d4 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007046:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007048:	4b4d      	ldr	r3, [pc, #308]	; (8007180 <UART_SetConfig+0x364>)
 800704a:	0052      	lsls	r2, r2, #1
 800704c:	5ad3      	ldrh	r3, [r2, r3]
 800704e:	0019      	movs	r1, r3
 8007050:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007052:	f7f9 f857 	bl	8000104 <__udivsi3>
 8007056:	0003      	movs	r3, r0
 8007058:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800705a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705c:	685a      	ldr	r2, [r3, #4]
 800705e:	0013      	movs	r3, r2
 8007060:	005b      	lsls	r3, r3, #1
 8007062:	189b      	adds	r3, r3, r2
 8007064:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007066:	429a      	cmp	r2, r3
 8007068:	d305      	bcc.n	8007076 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800706a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007070:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007072:	429a      	cmp	r2, r3
 8007074:	d906      	bls.n	8007084 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8007076:	231a      	movs	r3, #26
 8007078:	2220      	movs	r2, #32
 800707a:	189b      	adds	r3, r3, r2
 800707c:	19db      	adds	r3, r3, r7
 800707e:	2201      	movs	r2, #1
 8007080:	701a      	strb	r2, [r3, #0]
 8007082:	e127      	b.n	80072d4 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007086:	61bb      	str	r3, [r7, #24]
 8007088:	2300      	movs	r3, #0
 800708a:	61fb      	str	r3, [r7, #28]
 800708c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007090:	4b3b      	ldr	r3, [pc, #236]	; (8007180 <UART_SetConfig+0x364>)
 8007092:	0052      	lsls	r2, r2, #1
 8007094:	5ad3      	ldrh	r3, [r2, r3]
 8007096:	613b      	str	r3, [r7, #16]
 8007098:	2300      	movs	r3, #0
 800709a:	617b      	str	r3, [r7, #20]
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	69b8      	ldr	r0, [r7, #24]
 80070a2:	69f9      	ldr	r1, [r7, #28]
 80070a4:	f7f9 f9a4 	bl	80003f0 <__aeabi_uldivmod>
 80070a8:	0002      	movs	r2, r0
 80070aa:	000b      	movs	r3, r1
 80070ac:	0e11      	lsrs	r1, r2, #24
 80070ae:	021d      	lsls	r5, r3, #8
 80070b0:	430d      	orrs	r5, r1
 80070b2:	0214      	lsls	r4, r2, #8
 80070b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	085b      	lsrs	r3, r3, #1
 80070ba:	60bb      	str	r3, [r7, #8]
 80070bc:	2300      	movs	r3, #0
 80070be:	60fb      	str	r3, [r7, #12]
 80070c0:	68b8      	ldr	r0, [r7, #8]
 80070c2:	68f9      	ldr	r1, [r7, #12]
 80070c4:	1900      	adds	r0, r0, r4
 80070c6:	4169      	adcs	r1, r5
 80070c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	603b      	str	r3, [r7, #0]
 80070ce:	2300      	movs	r3, #0
 80070d0:	607b      	str	r3, [r7, #4]
 80070d2:	683a      	ldr	r2, [r7, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f7f9 f98b 	bl	80003f0 <__aeabi_uldivmod>
 80070da:	0002      	movs	r2, r0
 80070dc:	000b      	movs	r3, r1
 80070de:	0013      	movs	r3, r2
 80070e0:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070e4:	23c0      	movs	r3, #192	; 0xc0
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d309      	bcc.n	8007100 <UART_SetConfig+0x2e4>
 80070ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ee:	2380      	movs	r3, #128	; 0x80
 80070f0:	035b      	lsls	r3, r3, #13
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d204      	bcs.n	8007100 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 80070f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070fc:	60da      	str	r2, [r3, #12]
 80070fe:	e0e9      	b.n	80072d4 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8007100:	231a      	movs	r3, #26
 8007102:	2220      	movs	r2, #32
 8007104:	189b      	adds	r3, r3, r2
 8007106:	19db      	adds	r3, r3, r7
 8007108:	2201      	movs	r2, #1
 800710a:	701a      	strb	r2, [r3, #0]
 800710c:	e0e2      	b.n	80072d4 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800710e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007110:	69da      	ldr	r2, [r3, #28]
 8007112:	2380      	movs	r3, #128	; 0x80
 8007114:	021b      	lsls	r3, r3, #8
 8007116:	429a      	cmp	r2, r3
 8007118:	d000      	beq.n	800711c <UART_SetConfig+0x300>
 800711a:	e083      	b.n	8007224 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800711c:	231b      	movs	r3, #27
 800711e:	2220      	movs	r2, #32
 8007120:	189b      	adds	r3, r3, r2
 8007122:	19db      	adds	r3, r3, r7
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	2b08      	cmp	r3, #8
 8007128:	d015      	beq.n	8007156 <UART_SetConfig+0x33a>
 800712a:	dc2b      	bgt.n	8007184 <UART_SetConfig+0x368>
 800712c:	2b04      	cmp	r3, #4
 800712e:	d00d      	beq.n	800714c <UART_SetConfig+0x330>
 8007130:	dc28      	bgt.n	8007184 <UART_SetConfig+0x368>
 8007132:	2b00      	cmp	r3, #0
 8007134:	d002      	beq.n	800713c <UART_SetConfig+0x320>
 8007136:	2b02      	cmp	r3, #2
 8007138:	d005      	beq.n	8007146 <UART_SetConfig+0x32a>
 800713a:	e023      	b.n	8007184 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800713c:	f7fd fc22 	bl	8004984 <HAL_RCC_GetPCLK1Freq>
 8007140:	0003      	movs	r3, r0
 8007142:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007144:	e027      	b.n	8007196 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007146:	4b0d      	ldr	r3, [pc, #52]	; (800717c <UART_SetConfig+0x360>)
 8007148:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800714a:	e024      	b.n	8007196 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800714c:	f7fd fb8e 	bl	800486c <HAL_RCC_GetSysClockFreq>
 8007150:	0003      	movs	r3, r0
 8007152:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007154:	e01f      	b.n	8007196 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007156:	2380      	movs	r3, #128	; 0x80
 8007158:	021b      	lsls	r3, r3, #8
 800715a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800715c:	e01b      	b.n	8007196 <UART_SetConfig+0x37a>
 800715e:	46c0      	nop			; (mov r8, r8)
 8007160:	cfff69f3 	.word	0xcfff69f3
 8007164:	ffffcfff 	.word	0xffffcfff
 8007168:	40008000 	.word	0x40008000
 800716c:	11fff4ff 	.word	0x11fff4ff
 8007170:	40013800 	.word	0x40013800
 8007174:	40021000 	.word	0x40021000
 8007178:	40004400 	.word	0x40004400
 800717c:	00f42400 	.word	0x00f42400
 8007180:	08008704 	.word	0x08008704
      default:
        pclk = 0U;
 8007184:	2300      	movs	r3, #0
 8007186:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007188:	231a      	movs	r3, #26
 800718a:	2220      	movs	r2, #32
 800718c:	189b      	adds	r3, r3, r2
 800718e:	19db      	adds	r3, r3, r7
 8007190:	2201      	movs	r2, #1
 8007192:	701a      	strb	r2, [r3, #0]
        break;
 8007194:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007198:	2b00      	cmp	r3, #0
 800719a:	d100      	bne.n	800719e <UART_SetConfig+0x382>
 800719c:	e09a      	b.n	80072d4 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800719e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80071a2:	4b58      	ldr	r3, [pc, #352]	; (8007304 <UART_SetConfig+0x4e8>)
 80071a4:	0052      	lsls	r2, r2, #1
 80071a6:	5ad3      	ldrh	r3, [r2, r3]
 80071a8:	0019      	movs	r1, r3
 80071aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80071ac:	f7f8 ffaa 	bl	8000104 <__udivsi3>
 80071b0:	0003      	movs	r3, r0
 80071b2:	005a      	lsls	r2, r3, #1
 80071b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	085b      	lsrs	r3, r3, #1
 80071ba:	18d2      	adds	r2, r2, r3
 80071bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	0019      	movs	r1, r3
 80071c2:	0010      	movs	r0, r2
 80071c4:	f7f8 ff9e 	bl	8000104 <__udivsi3>
 80071c8:	0003      	movs	r3, r0
 80071ca:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ce:	2b0f      	cmp	r3, #15
 80071d0:	d921      	bls.n	8007216 <UART_SetConfig+0x3fa>
 80071d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071d4:	2380      	movs	r3, #128	; 0x80
 80071d6:	025b      	lsls	r3, r3, #9
 80071d8:	429a      	cmp	r2, r3
 80071da:	d21c      	bcs.n	8007216 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071de:	b29a      	uxth	r2, r3
 80071e0:	200e      	movs	r0, #14
 80071e2:	2420      	movs	r4, #32
 80071e4:	1903      	adds	r3, r0, r4
 80071e6:	19db      	adds	r3, r3, r7
 80071e8:	210f      	movs	r1, #15
 80071ea:	438a      	bics	r2, r1
 80071ec:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f0:	085b      	lsrs	r3, r3, #1
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	2207      	movs	r2, #7
 80071f6:	4013      	ands	r3, r2
 80071f8:	b299      	uxth	r1, r3
 80071fa:	1903      	adds	r3, r0, r4
 80071fc:	19db      	adds	r3, r3, r7
 80071fe:	1902      	adds	r2, r0, r4
 8007200:	19d2      	adds	r2, r2, r7
 8007202:	8812      	ldrh	r2, [r2, #0]
 8007204:	430a      	orrs	r2, r1
 8007206:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	1902      	adds	r2, r0, r4
 800720e:	19d2      	adds	r2, r2, r7
 8007210:	8812      	ldrh	r2, [r2, #0]
 8007212:	60da      	str	r2, [r3, #12]
 8007214:	e05e      	b.n	80072d4 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8007216:	231a      	movs	r3, #26
 8007218:	2220      	movs	r2, #32
 800721a:	189b      	adds	r3, r3, r2
 800721c:	19db      	adds	r3, r3, r7
 800721e:	2201      	movs	r2, #1
 8007220:	701a      	strb	r2, [r3, #0]
 8007222:	e057      	b.n	80072d4 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007224:	231b      	movs	r3, #27
 8007226:	2220      	movs	r2, #32
 8007228:	189b      	adds	r3, r3, r2
 800722a:	19db      	adds	r3, r3, r7
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	2b08      	cmp	r3, #8
 8007230:	d015      	beq.n	800725e <UART_SetConfig+0x442>
 8007232:	dc18      	bgt.n	8007266 <UART_SetConfig+0x44a>
 8007234:	2b04      	cmp	r3, #4
 8007236:	d00d      	beq.n	8007254 <UART_SetConfig+0x438>
 8007238:	dc15      	bgt.n	8007266 <UART_SetConfig+0x44a>
 800723a:	2b00      	cmp	r3, #0
 800723c:	d002      	beq.n	8007244 <UART_SetConfig+0x428>
 800723e:	2b02      	cmp	r3, #2
 8007240:	d005      	beq.n	800724e <UART_SetConfig+0x432>
 8007242:	e010      	b.n	8007266 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007244:	f7fd fb9e 	bl	8004984 <HAL_RCC_GetPCLK1Freq>
 8007248:	0003      	movs	r3, r0
 800724a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800724c:	e014      	b.n	8007278 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800724e:	4b2e      	ldr	r3, [pc, #184]	; (8007308 <UART_SetConfig+0x4ec>)
 8007250:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007252:	e011      	b.n	8007278 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007254:	f7fd fb0a 	bl	800486c <HAL_RCC_GetSysClockFreq>
 8007258:	0003      	movs	r3, r0
 800725a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800725c:	e00c      	b.n	8007278 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800725e:	2380      	movs	r3, #128	; 0x80
 8007260:	021b      	lsls	r3, r3, #8
 8007262:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007264:	e008      	b.n	8007278 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8007266:	2300      	movs	r3, #0
 8007268:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800726a:	231a      	movs	r3, #26
 800726c:	2220      	movs	r2, #32
 800726e:	189b      	adds	r3, r3, r2
 8007270:	19db      	adds	r3, r3, r7
 8007272:	2201      	movs	r2, #1
 8007274:	701a      	strb	r2, [r3, #0]
        break;
 8007276:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800727a:	2b00      	cmp	r3, #0
 800727c:	d02a      	beq.n	80072d4 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800727e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007280:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007282:	4b20      	ldr	r3, [pc, #128]	; (8007304 <UART_SetConfig+0x4e8>)
 8007284:	0052      	lsls	r2, r2, #1
 8007286:	5ad3      	ldrh	r3, [r2, r3]
 8007288:	0019      	movs	r1, r3
 800728a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800728c:	f7f8 ff3a 	bl	8000104 <__udivsi3>
 8007290:	0003      	movs	r3, r0
 8007292:	001a      	movs	r2, r3
 8007294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	085b      	lsrs	r3, r3, #1
 800729a:	18d2      	adds	r2, r2, r3
 800729c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	0019      	movs	r1, r3
 80072a2:	0010      	movs	r0, r2
 80072a4:	f7f8 ff2e 	bl	8000104 <__udivsi3>
 80072a8:	0003      	movs	r3, r0
 80072aa:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ae:	2b0f      	cmp	r3, #15
 80072b0:	d90a      	bls.n	80072c8 <UART_SetConfig+0x4ac>
 80072b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072b4:	2380      	movs	r3, #128	; 0x80
 80072b6:	025b      	lsls	r3, r3, #9
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d205      	bcs.n	80072c8 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072be:	b29a      	uxth	r2, r3
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	60da      	str	r2, [r3, #12]
 80072c6:	e005      	b.n	80072d4 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80072c8:	231a      	movs	r3, #26
 80072ca:	2220      	movs	r2, #32
 80072cc:	189b      	adds	r3, r3, r2
 80072ce:	19db      	adds	r3, r3, r7
 80072d0:	2201      	movs	r2, #1
 80072d2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d6:	226a      	movs	r2, #106	; 0x6a
 80072d8:	2101      	movs	r1, #1
 80072da:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80072dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072de:	2268      	movs	r2, #104	; 0x68
 80072e0:	2101      	movs	r1, #1
 80072e2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e6:	2200      	movs	r2, #0
 80072e8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80072ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ec:	2200      	movs	r2, #0
 80072ee:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80072f0:	231a      	movs	r3, #26
 80072f2:	2220      	movs	r2, #32
 80072f4:	189b      	adds	r3, r3, r2
 80072f6:	19db      	adds	r3, r3, r7
 80072f8:	781b      	ldrb	r3, [r3, #0]
}
 80072fa:	0018      	movs	r0, r3
 80072fc:	46bd      	mov	sp, r7
 80072fe:	b010      	add	sp, #64	; 0x40
 8007300:	bdb0      	pop	{r4, r5, r7, pc}
 8007302:	46c0      	nop			; (mov r8, r8)
 8007304:	08008704 	.word	0x08008704
 8007308:	00f42400 	.word	0x00f42400

0800730c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007318:	2201      	movs	r2, #1
 800731a:	4013      	ands	r3, r2
 800731c:	d00b      	beq.n	8007336 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	4a4a      	ldr	r2, [pc, #296]	; (8007450 <UART_AdvFeatureConfig+0x144>)
 8007326:	4013      	ands	r3, r2
 8007328:	0019      	movs	r1, r3
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	430a      	orrs	r2, r1
 8007334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800733a:	2202      	movs	r2, #2
 800733c:	4013      	ands	r3, r2
 800733e:	d00b      	beq.n	8007358 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	4a43      	ldr	r2, [pc, #268]	; (8007454 <UART_AdvFeatureConfig+0x148>)
 8007348:	4013      	ands	r3, r2
 800734a:	0019      	movs	r1, r3
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	430a      	orrs	r2, r1
 8007356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800735c:	2204      	movs	r2, #4
 800735e:	4013      	ands	r3, r2
 8007360:	d00b      	beq.n	800737a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	4a3b      	ldr	r2, [pc, #236]	; (8007458 <UART_AdvFeatureConfig+0x14c>)
 800736a:	4013      	ands	r3, r2
 800736c:	0019      	movs	r1, r3
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	430a      	orrs	r2, r1
 8007378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800737e:	2208      	movs	r2, #8
 8007380:	4013      	ands	r3, r2
 8007382:	d00b      	beq.n	800739c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	4a34      	ldr	r2, [pc, #208]	; (800745c <UART_AdvFeatureConfig+0x150>)
 800738c:	4013      	ands	r3, r2
 800738e:	0019      	movs	r1, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	430a      	orrs	r2, r1
 800739a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a0:	2210      	movs	r2, #16
 80073a2:	4013      	ands	r3, r2
 80073a4:	d00b      	beq.n	80073be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	4a2c      	ldr	r2, [pc, #176]	; (8007460 <UART_AdvFeatureConfig+0x154>)
 80073ae:	4013      	ands	r3, r2
 80073b0:	0019      	movs	r1, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	430a      	orrs	r2, r1
 80073bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c2:	2220      	movs	r2, #32
 80073c4:	4013      	ands	r3, r2
 80073c6:	d00b      	beq.n	80073e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	4a25      	ldr	r2, [pc, #148]	; (8007464 <UART_AdvFeatureConfig+0x158>)
 80073d0:	4013      	ands	r3, r2
 80073d2:	0019      	movs	r1, r3
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	430a      	orrs	r2, r1
 80073de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073e4:	2240      	movs	r2, #64	; 0x40
 80073e6:	4013      	ands	r3, r2
 80073e8:	d01d      	beq.n	8007426 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	4a1d      	ldr	r2, [pc, #116]	; (8007468 <UART_AdvFeatureConfig+0x15c>)
 80073f2:	4013      	ands	r3, r2
 80073f4:	0019      	movs	r1, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	430a      	orrs	r2, r1
 8007400:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007406:	2380      	movs	r3, #128	; 0x80
 8007408:	035b      	lsls	r3, r3, #13
 800740a:	429a      	cmp	r2, r3
 800740c:	d10b      	bne.n	8007426 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	4a15      	ldr	r2, [pc, #84]	; (800746c <UART_AdvFeatureConfig+0x160>)
 8007416:	4013      	ands	r3, r2
 8007418:	0019      	movs	r1, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	430a      	orrs	r2, r1
 8007424:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800742a:	2280      	movs	r2, #128	; 0x80
 800742c:	4013      	ands	r3, r2
 800742e:	d00b      	beq.n	8007448 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	4a0e      	ldr	r2, [pc, #56]	; (8007470 <UART_AdvFeatureConfig+0x164>)
 8007438:	4013      	ands	r3, r2
 800743a:	0019      	movs	r1, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	430a      	orrs	r2, r1
 8007446:	605a      	str	r2, [r3, #4]
  }
}
 8007448:	46c0      	nop			; (mov r8, r8)
 800744a:	46bd      	mov	sp, r7
 800744c:	b002      	add	sp, #8
 800744e:	bd80      	pop	{r7, pc}
 8007450:	fffdffff 	.word	0xfffdffff
 8007454:	fffeffff 	.word	0xfffeffff
 8007458:	fffbffff 	.word	0xfffbffff
 800745c:	ffff7fff 	.word	0xffff7fff
 8007460:	ffffefff 	.word	0xffffefff
 8007464:	ffffdfff 	.word	0xffffdfff
 8007468:	ffefffff 	.word	0xffefffff
 800746c:	ff9fffff 	.word	0xff9fffff
 8007470:	fff7ffff 	.word	0xfff7ffff

08007474 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b086      	sub	sp, #24
 8007478:	af02      	add	r7, sp, #8
 800747a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2290      	movs	r2, #144	; 0x90
 8007480:	2100      	movs	r1, #0
 8007482:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007484:	f7fb ff24 	bl	80032d0 <HAL_GetTick>
 8007488:	0003      	movs	r3, r0
 800748a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	2208      	movs	r2, #8
 8007494:	4013      	ands	r3, r2
 8007496:	2b08      	cmp	r3, #8
 8007498:	d10c      	bne.n	80074b4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2280      	movs	r2, #128	; 0x80
 800749e:	0391      	lsls	r1, r2, #14
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	4a1a      	ldr	r2, [pc, #104]	; (800750c <UART_CheckIdleState+0x98>)
 80074a4:	9200      	str	r2, [sp, #0]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f000 f832 	bl	8007510 <UART_WaitOnFlagUntilTimeout>
 80074ac:	1e03      	subs	r3, r0, #0
 80074ae:	d001      	beq.n	80074b4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e026      	b.n	8007502 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2204      	movs	r2, #4
 80074bc:	4013      	ands	r3, r2
 80074be:	2b04      	cmp	r3, #4
 80074c0:	d10c      	bne.n	80074dc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2280      	movs	r2, #128	; 0x80
 80074c6:	03d1      	lsls	r1, r2, #15
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	4a10      	ldr	r2, [pc, #64]	; (800750c <UART_CheckIdleState+0x98>)
 80074cc:	9200      	str	r2, [sp, #0]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f000 f81e 	bl	8007510 <UART_WaitOnFlagUntilTimeout>
 80074d4:	1e03      	subs	r3, r0, #0
 80074d6:	d001      	beq.n	80074dc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074d8:	2303      	movs	r3, #3
 80074da:	e012      	b.n	8007502 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2288      	movs	r2, #136	; 0x88
 80074e0:	2120      	movs	r1, #32
 80074e2:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	228c      	movs	r2, #140	; 0x8c
 80074e8:	2120      	movs	r1, #32
 80074ea:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2284      	movs	r2, #132	; 0x84
 80074fc:	2100      	movs	r1, #0
 80074fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	0018      	movs	r0, r3
 8007504:	46bd      	mov	sp, r7
 8007506:	b004      	add	sp, #16
 8007508:	bd80      	pop	{r7, pc}
 800750a:	46c0      	nop			; (mov r8, r8)
 800750c:	01ffffff 	.word	0x01ffffff

08007510 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b094      	sub	sp, #80	; 0x50
 8007514:	af00      	add	r7, sp, #0
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	60b9      	str	r1, [r7, #8]
 800751a:	603b      	str	r3, [r7, #0]
 800751c:	1dfb      	adds	r3, r7, #7
 800751e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007520:	e0a7      	b.n	8007672 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007522:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007524:	3301      	adds	r3, #1
 8007526:	d100      	bne.n	800752a <UART_WaitOnFlagUntilTimeout+0x1a>
 8007528:	e0a3      	b.n	8007672 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800752a:	f7fb fed1 	bl	80032d0 <HAL_GetTick>
 800752e:	0002      	movs	r2, r0
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007536:	429a      	cmp	r2, r3
 8007538:	d302      	bcc.n	8007540 <UART_WaitOnFlagUntilTimeout+0x30>
 800753a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800753c:	2b00      	cmp	r3, #0
 800753e:	d13f      	bne.n	80075c0 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007540:	f3ef 8310 	mrs	r3, PRIMASK
 8007544:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8007546:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007548:	647b      	str	r3, [r7, #68]	; 0x44
 800754a:	2301      	movs	r3, #1
 800754c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800754e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007550:	f383 8810 	msr	PRIMASK, r3
}
 8007554:	46c0      	nop			; (mov r8, r8)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	494e      	ldr	r1, [pc, #312]	; (800769c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8007562:	400a      	ands	r2, r1
 8007564:	601a      	str	r2, [r3, #0]
 8007566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007568:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800756a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800756c:	f383 8810 	msr	PRIMASK, r3
}
 8007570:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007572:	f3ef 8310 	mrs	r3, PRIMASK
 8007576:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8007578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800757a:	643b      	str	r3, [r7, #64]	; 0x40
 800757c:	2301      	movs	r3, #1
 800757e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007582:	f383 8810 	msr	PRIMASK, r3
}
 8007586:	46c0      	nop			; (mov r8, r8)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689a      	ldr	r2, [r3, #8]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	2101      	movs	r1, #1
 8007594:	438a      	bics	r2, r1
 8007596:	609a      	str	r2, [r3, #8]
 8007598:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800759a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800759c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800759e:	f383 8810 	msr	PRIMASK, r3
}
 80075a2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2288      	movs	r2, #136	; 0x88
 80075a8:	2120      	movs	r1, #32
 80075aa:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	228c      	movs	r2, #140	; 0x8c
 80075b0:	2120      	movs	r1, #32
 80075b2:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2284      	movs	r2, #132	; 0x84
 80075b8:	2100      	movs	r1, #0
 80075ba:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80075bc:	2303      	movs	r3, #3
 80075be:	e069      	b.n	8007694 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2204      	movs	r2, #4
 80075c8:	4013      	ands	r3, r2
 80075ca:	d052      	beq.n	8007672 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	69da      	ldr	r2, [r3, #28]
 80075d2:	2380      	movs	r3, #128	; 0x80
 80075d4:	011b      	lsls	r3, r3, #4
 80075d6:	401a      	ands	r2, r3
 80075d8:	2380      	movs	r3, #128	; 0x80
 80075da:	011b      	lsls	r3, r3, #4
 80075dc:	429a      	cmp	r2, r3
 80075de:	d148      	bne.n	8007672 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2280      	movs	r2, #128	; 0x80
 80075e6:	0112      	lsls	r2, r2, #4
 80075e8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075ea:	f3ef 8310 	mrs	r3, PRIMASK
 80075ee:	613b      	str	r3, [r7, #16]
  return(result);
 80075f0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80075f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80075f4:	2301      	movs	r3, #1
 80075f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f383 8810 	msr	PRIMASK, r3
}
 80075fe:	46c0      	nop			; (mov r8, r8)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4924      	ldr	r1, [pc, #144]	; (800769c <UART_WaitOnFlagUntilTimeout+0x18c>)
 800760c:	400a      	ands	r2, r1
 800760e:	601a      	str	r2, [r3, #0]
 8007610:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007612:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007614:	69bb      	ldr	r3, [r7, #24]
 8007616:	f383 8810 	msr	PRIMASK, r3
}
 800761a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800761c:	f3ef 8310 	mrs	r3, PRIMASK
 8007620:	61fb      	str	r3, [r7, #28]
  return(result);
 8007622:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007624:	64bb      	str	r3, [r7, #72]	; 0x48
 8007626:	2301      	movs	r3, #1
 8007628:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	f383 8810 	msr	PRIMASK, r3
}
 8007630:	46c0      	nop			; (mov r8, r8)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	689a      	ldr	r2, [r3, #8]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2101      	movs	r1, #1
 800763e:	438a      	bics	r2, r1
 8007640:	609a      	str	r2, [r3, #8]
 8007642:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007644:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007648:	f383 8810 	msr	PRIMASK, r3
}
 800764c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2288      	movs	r2, #136	; 0x88
 8007652:	2120      	movs	r1, #32
 8007654:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	228c      	movs	r2, #140	; 0x8c
 800765a:	2120      	movs	r1, #32
 800765c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2290      	movs	r2, #144	; 0x90
 8007662:	2120      	movs	r1, #32
 8007664:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2284      	movs	r2, #132	; 0x84
 800766a:	2100      	movs	r1, #0
 800766c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e010      	b.n	8007694 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	69db      	ldr	r3, [r3, #28]
 8007678:	68ba      	ldr	r2, [r7, #8]
 800767a:	4013      	ands	r3, r2
 800767c:	68ba      	ldr	r2, [r7, #8]
 800767e:	1ad3      	subs	r3, r2, r3
 8007680:	425a      	negs	r2, r3
 8007682:	4153      	adcs	r3, r2
 8007684:	b2db      	uxtb	r3, r3
 8007686:	001a      	movs	r2, r3
 8007688:	1dfb      	adds	r3, r7, #7
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	429a      	cmp	r2, r3
 800768e:	d100      	bne.n	8007692 <UART_WaitOnFlagUntilTimeout+0x182>
 8007690:	e747      	b.n	8007522 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007692:	2300      	movs	r3, #0
}
 8007694:	0018      	movs	r0, r3
 8007696:	46bd      	mov	sp, r7
 8007698:	b014      	add	sp, #80	; 0x50
 800769a:	bd80      	pop	{r7, pc}
 800769c:	fffffe5f 	.word	0xfffffe5f

080076a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b098      	sub	sp, #96	; 0x60
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	1dbb      	adds	r3, r7, #6
 80076ac:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	68ba      	ldr	r2, [r7, #8]
 80076b2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	1dba      	adds	r2, r7, #6
 80076b8:	215c      	movs	r1, #92	; 0x5c
 80076ba:	8812      	ldrh	r2, [r2, #0]
 80076bc:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	1dba      	adds	r2, r7, #6
 80076c2:	215e      	movs	r1, #94	; 0x5e
 80076c4:	8812      	ldrh	r2, [r2, #0]
 80076c6:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2200      	movs	r2, #0
 80076cc:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	689a      	ldr	r2, [r3, #8]
 80076d2:	2380      	movs	r3, #128	; 0x80
 80076d4:	015b      	lsls	r3, r3, #5
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d10d      	bne.n	80076f6 <UART_Start_Receive_IT+0x56>
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	691b      	ldr	r3, [r3, #16]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d104      	bne.n	80076ec <UART_Start_Receive_IT+0x4c>
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2260      	movs	r2, #96	; 0x60
 80076e6:	497b      	ldr	r1, [pc, #492]	; (80078d4 <UART_Start_Receive_IT+0x234>)
 80076e8:	5299      	strh	r1, [r3, r2]
 80076ea:	e02e      	b.n	800774a <UART_Start_Receive_IT+0xaa>
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2260      	movs	r2, #96	; 0x60
 80076f0:	21ff      	movs	r1, #255	; 0xff
 80076f2:	5299      	strh	r1, [r3, r2]
 80076f4:	e029      	b.n	800774a <UART_Start_Receive_IT+0xaa>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d10d      	bne.n	800771a <UART_Start_Receive_IT+0x7a>
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d104      	bne.n	8007710 <UART_Start_Receive_IT+0x70>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2260      	movs	r2, #96	; 0x60
 800770a:	21ff      	movs	r1, #255	; 0xff
 800770c:	5299      	strh	r1, [r3, r2]
 800770e:	e01c      	b.n	800774a <UART_Start_Receive_IT+0xaa>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2260      	movs	r2, #96	; 0x60
 8007714:	217f      	movs	r1, #127	; 0x7f
 8007716:	5299      	strh	r1, [r3, r2]
 8007718:	e017      	b.n	800774a <UART_Start_Receive_IT+0xaa>
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	689a      	ldr	r2, [r3, #8]
 800771e:	2380      	movs	r3, #128	; 0x80
 8007720:	055b      	lsls	r3, r3, #21
 8007722:	429a      	cmp	r2, r3
 8007724:	d10d      	bne.n	8007742 <UART_Start_Receive_IT+0xa2>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d104      	bne.n	8007738 <UART_Start_Receive_IT+0x98>
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2260      	movs	r2, #96	; 0x60
 8007732:	217f      	movs	r1, #127	; 0x7f
 8007734:	5299      	strh	r1, [r3, r2]
 8007736:	e008      	b.n	800774a <UART_Start_Receive_IT+0xaa>
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2260      	movs	r2, #96	; 0x60
 800773c:	213f      	movs	r1, #63	; 0x3f
 800773e:	5299      	strh	r1, [r3, r2]
 8007740:	e003      	b.n	800774a <UART_Start_Receive_IT+0xaa>
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2260      	movs	r2, #96	; 0x60
 8007746:	2100      	movs	r1, #0
 8007748:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2290      	movs	r2, #144	; 0x90
 800774e:	2100      	movs	r1, #0
 8007750:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	228c      	movs	r2, #140	; 0x8c
 8007756:	2122      	movs	r1, #34	; 0x22
 8007758:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800775a:	f3ef 8310 	mrs	r3, PRIMASK
 800775e:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8007760:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007762:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007764:	2301      	movs	r3, #1
 8007766:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007768:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800776a:	f383 8810 	msr	PRIMASK, r3
}
 800776e:	46c0      	nop			; (mov r8, r8)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	689a      	ldr	r2, [r3, #8]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2101      	movs	r1, #1
 800777c:	430a      	orrs	r2, r1
 800777e:	609a      	str	r2, [r3, #8]
 8007780:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007782:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007784:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007786:	f383 8810 	msr	PRIMASK, r3
}
 800778a:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007790:	2380      	movs	r3, #128	; 0x80
 8007792:	059b      	lsls	r3, r3, #22
 8007794:	429a      	cmp	r2, r3
 8007796:	d150      	bne.n	800783a <UART_Start_Receive_IT+0x19a>
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2268      	movs	r2, #104	; 0x68
 800779c:	5a9b      	ldrh	r3, [r3, r2]
 800779e:	1dba      	adds	r2, r7, #6
 80077a0:	8812      	ldrh	r2, [r2, #0]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d349      	bcc.n	800783a <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	689a      	ldr	r2, [r3, #8]
 80077aa:	2380      	movs	r3, #128	; 0x80
 80077ac:	015b      	lsls	r3, r3, #5
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d107      	bne.n	80077c2 <UART_Start_Receive_IT+0x122>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d103      	bne.n	80077c2 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	4a46      	ldr	r2, [pc, #280]	; (80078d8 <UART_Start_Receive_IT+0x238>)
 80077be:	675a      	str	r2, [r3, #116]	; 0x74
 80077c0:	e002      	b.n	80077c8 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	4a45      	ldr	r2, [pc, #276]	; (80078dc <UART_Start_Receive_IT+0x23c>)
 80077c6:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d019      	beq.n	8007804 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077d0:	f3ef 8310 	mrs	r3, PRIMASK
 80077d4:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80077d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80077da:	2301      	movs	r3, #1
 80077dc:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e0:	f383 8810 	msr	PRIMASK, r3
}
 80077e4:	46c0      	nop			; (mov r8, r8)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2180      	movs	r1, #128	; 0x80
 80077f2:	0049      	lsls	r1, r1, #1
 80077f4:	430a      	orrs	r2, r1
 80077f6:	601a      	str	r2, [r3, #0]
 80077f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80077fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077fe:	f383 8810 	msr	PRIMASK, r3
}
 8007802:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007804:	f3ef 8310 	mrs	r3, PRIMASK
 8007808:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800780a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800780c:	657b      	str	r3, [r7, #84]	; 0x54
 800780e:	2301      	movs	r3, #1
 8007810:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007814:	f383 8810 	msr	PRIMASK, r3
}
 8007818:	46c0      	nop			; (mov r8, r8)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	689a      	ldr	r2, [r3, #8]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2180      	movs	r1, #128	; 0x80
 8007826:	0549      	lsls	r1, r1, #21
 8007828:	430a      	orrs	r2, r1
 800782a:	609a      	str	r2, [r3, #8]
 800782c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800782e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007832:	f383 8810 	msr	PRIMASK, r3
}
 8007836:	46c0      	nop			; (mov r8, r8)
 8007838:	e047      	b.n	80078ca <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	689a      	ldr	r2, [r3, #8]
 800783e:	2380      	movs	r3, #128	; 0x80
 8007840:	015b      	lsls	r3, r3, #5
 8007842:	429a      	cmp	r2, r3
 8007844:	d107      	bne.n	8007856 <UART_Start_Receive_IT+0x1b6>
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d103      	bne.n	8007856 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	4a23      	ldr	r2, [pc, #140]	; (80078e0 <UART_Start_Receive_IT+0x240>)
 8007852:	675a      	str	r2, [r3, #116]	; 0x74
 8007854:	e002      	b.n	800785c <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	4a22      	ldr	r2, [pc, #136]	; (80078e4 <UART_Start_Receive_IT+0x244>)
 800785a:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d019      	beq.n	8007898 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007864:	f3ef 8310 	mrs	r3, PRIMASK
 8007868:	61fb      	str	r3, [r7, #28]
  return(result);
 800786a:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800786c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800786e:	2301      	movs	r3, #1
 8007870:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007872:	6a3b      	ldr	r3, [r7, #32]
 8007874:	f383 8810 	msr	PRIMASK, r3
}
 8007878:	46c0      	nop			; (mov r8, r8)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2190      	movs	r1, #144	; 0x90
 8007886:	0049      	lsls	r1, r1, #1
 8007888:	430a      	orrs	r2, r1
 800788a:	601a      	str	r2, [r3, #0]
 800788c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800788e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007892:	f383 8810 	msr	PRIMASK, r3
}
 8007896:	e018      	b.n	80078ca <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007898:	f3ef 8310 	mrs	r3, PRIMASK
 800789c:	613b      	str	r3, [r7, #16]
  return(result);
 800789e:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80078a0:	653b      	str	r3, [r7, #80]	; 0x50
 80078a2:	2301      	movs	r3, #1
 80078a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	f383 8810 	msr	PRIMASK, r3
}
 80078ac:	46c0      	nop			; (mov r8, r8)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	2120      	movs	r1, #32
 80078ba:	430a      	orrs	r2, r1
 80078bc:	601a      	str	r2, [r3, #0]
 80078be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	f383 8810 	msr	PRIMASK, r3
}
 80078c8:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 80078ca:	2300      	movs	r3, #0
}
 80078cc:	0018      	movs	r0, r3
 80078ce:	46bd      	mov	sp, r7
 80078d0:	b018      	add	sp, #96	; 0x60
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	000001ff 	.word	0x000001ff
 80078d8:	08008011 	.word	0x08008011
 80078dc:	08007d25 	.word	0x08007d25
 80078e0:	08007bb1 	.word	0x08007bb1
 80078e4:	08007a3d 	.word	0x08007a3d

080078e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b08e      	sub	sp, #56	; 0x38
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078f0:	f3ef 8310 	mrs	r3, PRIMASK
 80078f4:	617b      	str	r3, [r7, #20]
  return(result);
 80078f6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078f8:	637b      	str	r3, [r7, #52]	; 0x34
 80078fa:	2301      	movs	r3, #1
 80078fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	f383 8810 	msr	PRIMASK, r3
}
 8007904:	46c0      	nop			; (mov r8, r8)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4926      	ldr	r1, [pc, #152]	; (80079ac <UART_EndRxTransfer+0xc4>)
 8007912:	400a      	ands	r2, r1
 8007914:	601a      	str	r2, [r3, #0]
 8007916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007918:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	f383 8810 	msr	PRIMASK, r3
}
 8007920:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007922:	f3ef 8310 	mrs	r3, PRIMASK
 8007926:	623b      	str	r3, [r7, #32]
  return(result);
 8007928:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800792a:	633b      	str	r3, [r7, #48]	; 0x30
 800792c:	2301      	movs	r3, #1
 800792e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007932:	f383 8810 	msr	PRIMASK, r3
}
 8007936:	46c0      	nop			; (mov r8, r8)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	689a      	ldr	r2, [r3, #8]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	491b      	ldr	r1, [pc, #108]	; (80079b0 <UART_EndRxTransfer+0xc8>)
 8007944:	400a      	ands	r2, r1
 8007946:	609a      	str	r2, [r3, #8]
 8007948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800794a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800794c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800794e:	f383 8810 	msr	PRIMASK, r3
}
 8007952:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007958:	2b01      	cmp	r3, #1
 800795a:	d118      	bne.n	800798e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800795c:	f3ef 8310 	mrs	r3, PRIMASK
 8007960:	60bb      	str	r3, [r7, #8]
  return(result);
 8007962:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007964:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007966:	2301      	movs	r3, #1
 8007968:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f383 8810 	msr	PRIMASK, r3
}
 8007970:	46c0      	nop			; (mov r8, r8)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	2110      	movs	r1, #16
 800797e:	438a      	bics	r2, r1
 8007980:	601a      	str	r2, [r3, #0]
 8007982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007984:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	f383 8810 	msr	PRIMASK, r3
}
 800798c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	228c      	movs	r2, #140	; 0x8c
 8007992:	2120      	movs	r1, #32
 8007994:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	675a      	str	r2, [r3, #116]	; 0x74
}
 80079a2:	46c0      	nop			; (mov r8, r8)
 80079a4:	46bd      	mov	sp, r7
 80079a6:	b00e      	add	sp, #56	; 0x38
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	46c0      	nop			; (mov r8, r8)
 80079ac:	fffffedf 	.word	0xfffffedf
 80079b0:	effffffe 	.word	0xeffffffe

080079b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	225e      	movs	r2, #94	; 0x5e
 80079c6:	2100      	movs	r1, #0
 80079c8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2256      	movs	r2, #86	; 0x56
 80079ce:	2100      	movs	r1, #0
 80079d0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	0018      	movs	r0, r3
 80079d6:	f7ff fa0d 	bl	8006df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079da:	46c0      	nop			; (mov r8, r8)
 80079dc:	46bd      	mov	sp, r7
 80079de:	b004      	add	sp, #16
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079e2:	b580      	push	{r7, lr}
 80079e4:	b086      	sub	sp, #24
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079ea:	f3ef 8310 	mrs	r3, PRIMASK
 80079ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80079f0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80079f2:	617b      	str	r3, [r7, #20]
 80079f4:	2301      	movs	r3, #1
 80079f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f383 8810 	msr	PRIMASK, r3
}
 80079fe:	46c0      	nop			; (mov r8, r8)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2140      	movs	r1, #64	; 0x40
 8007a0c:	438a      	bics	r2, r1
 8007a0e:	601a      	str	r2, [r3, #0]
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	f383 8810 	msr	PRIMASK, r3
}
 8007a1a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2288      	movs	r2, #136	; 0x88
 8007a20:	2120      	movs	r1, #32
 8007a22:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	0018      	movs	r0, r3
 8007a2e:	f7fa fb1d 	bl	800206c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a32:	46c0      	nop			; (mov r8, r8)
 8007a34:	46bd      	mov	sp, r7
 8007a36:	b006      	add	sp, #24
 8007a38:	bd80      	pop	{r7, pc}
	...

08007a3c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b090      	sub	sp, #64	; 0x40
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007a44:	203e      	movs	r0, #62	; 0x3e
 8007a46:	183b      	adds	r3, r7, r0
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	2160      	movs	r1, #96	; 0x60
 8007a4c:	5a52      	ldrh	r2, [r2, r1]
 8007a4e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	228c      	movs	r2, #140	; 0x8c
 8007a54:	589b      	ldr	r3, [r3, r2]
 8007a56:	2b22      	cmp	r3, #34	; 0x22
 8007a58:	d000      	beq.n	8007a5c <UART_RxISR_8BIT+0x20>
 8007a5a:	e09a      	b.n	8007b92 <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a62:	213c      	movs	r1, #60	; 0x3c
 8007a64:	187b      	adds	r3, r7, r1
 8007a66:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007a68:	187b      	adds	r3, r7, r1
 8007a6a:	881b      	ldrh	r3, [r3, #0]
 8007a6c:	b2da      	uxtb	r2, r3
 8007a6e:	183b      	adds	r3, r7, r0
 8007a70:	881b      	ldrh	r3, [r3, #0]
 8007a72:	b2d9      	uxtb	r1, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a78:	400a      	ands	r2, r1
 8007a7a:	b2d2      	uxtb	r2, r2
 8007a7c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a82:	1c5a      	adds	r2, r3, #1
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	225e      	movs	r2, #94	; 0x5e
 8007a8c:	5a9b      	ldrh	r3, [r3, r2]
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	3b01      	subs	r3, #1
 8007a92:	b299      	uxth	r1, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	225e      	movs	r2, #94	; 0x5e
 8007a98:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	225e      	movs	r2, #94	; 0x5e
 8007a9e:	5a9b      	ldrh	r3, [r3, r2]
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d000      	beq.n	8007aa8 <UART_RxISR_8BIT+0x6c>
 8007aa6:	e07c      	b.n	8007ba2 <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aa8:	f3ef 8310 	mrs	r3, PRIMASK
 8007aac:	61bb      	str	r3, [r7, #24]
  return(result);
 8007aae:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ab0:	63bb      	str	r3, [r7, #56]	; 0x38
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	f383 8810 	msr	PRIMASK, r3
}
 8007abc:	46c0      	nop			; (mov r8, r8)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4938      	ldr	r1, [pc, #224]	; (8007bac <UART_RxISR_8BIT+0x170>)
 8007aca:	400a      	ands	r2, r1
 8007acc:	601a      	str	r2, [r3, #0]
 8007ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ad2:	6a3b      	ldr	r3, [r7, #32]
 8007ad4:	f383 8810 	msr	PRIMASK, r3
}
 8007ad8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ada:	f3ef 8310 	mrs	r3, PRIMASK
 8007ade:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ae2:	637b      	str	r3, [r7, #52]	; 0x34
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aea:	f383 8810 	msr	PRIMASK, r3
}
 8007aee:	46c0      	nop			; (mov r8, r8)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	689a      	ldr	r2, [r3, #8]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	2101      	movs	r1, #1
 8007afc:	438a      	bics	r2, r1
 8007afe:	609a      	str	r2, [r3, #8]
 8007b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b06:	f383 8810 	msr	PRIMASK, r3
}
 8007b0a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	228c      	movs	r2, #140	; 0x8c
 8007b10:	2120      	movs	r1, #32
 8007b12:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d12f      	bne.n	8007b88 <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b2e:	f3ef 8310 	mrs	r3, PRIMASK
 8007b32:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b34:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b36:	633b      	str	r3, [r7, #48]	; 0x30
 8007b38:	2301      	movs	r3, #1
 8007b3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	f383 8810 	msr	PRIMASK, r3
}
 8007b42:	46c0      	nop			; (mov r8, r8)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2110      	movs	r1, #16
 8007b50:	438a      	bics	r2, r1
 8007b52:	601a      	str	r2, [r3, #0]
 8007b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b56:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	f383 8810 	msr	PRIMASK, r3
}
 8007b5e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	2210      	movs	r2, #16
 8007b68:	4013      	ands	r3, r2
 8007b6a:	2b10      	cmp	r3, #16
 8007b6c:	d103      	bne.n	8007b76 <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	2210      	movs	r2, #16
 8007b74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	225c      	movs	r2, #92	; 0x5c
 8007b7a:	5a9a      	ldrh	r2, [r3, r2]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	0011      	movs	r1, r2
 8007b80:	0018      	movs	r0, r3
 8007b82:	f7ff f93f 	bl	8006e04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b86:	e00c      	b.n	8007ba2 <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	0018      	movs	r0, r3
 8007b8c:	f7fa fa76 	bl	800207c <HAL_UART_RxCpltCallback>
}
 8007b90:	e007      	b.n	8007ba2 <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	699a      	ldr	r2, [r3, #24]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2108      	movs	r1, #8
 8007b9e:	430a      	orrs	r2, r1
 8007ba0:	619a      	str	r2, [r3, #24]
}
 8007ba2:	46c0      	nop			; (mov r8, r8)
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	b010      	add	sp, #64	; 0x40
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	46c0      	nop			; (mov r8, r8)
 8007bac:	fffffedf 	.word	0xfffffedf

08007bb0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b090      	sub	sp, #64	; 0x40
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007bb8:	203e      	movs	r0, #62	; 0x3e
 8007bba:	183b      	adds	r3, r7, r0
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	2160      	movs	r1, #96	; 0x60
 8007bc0:	5a52      	ldrh	r2, [r2, r1]
 8007bc2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	228c      	movs	r2, #140	; 0x8c
 8007bc8:	589b      	ldr	r3, [r3, r2]
 8007bca:	2b22      	cmp	r3, #34	; 0x22
 8007bcc:	d000      	beq.n	8007bd0 <UART_RxISR_16BIT+0x20>
 8007bce:	e09a      	b.n	8007d06 <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bd6:	213c      	movs	r1, #60	; 0x3c
 8007bd8:	187b      	adds	r3, r7, r1
 8007bda:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007be0:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8007be2:	187b      	adds	r3, r7, r1
 8007be4:	183a      	adds	r2, r7, r0
 8007be6:	881b      	ldrh	r3, [r3, #0]
 8007be8:	8812      	ldrh	r2, [r2, #0]
 8007bea:	4013      	ands	r3, r2
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bf0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bf6:	1c9a      	adds	r2, r3, #2
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	225e      	movs	r2, #94	; 0x5e
 8007c00:	5a9b      	ldrh	r3, [r3, r2]
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	3b01      	subs	r3, #1
 8007c06:	b299      	uxth	r1, r3
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	225e      	movs	r2, #94	; 0x5e
 8007c0c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	225e      	movs	r2, #94	; 0x5e
 8007c12:	5a9b      	ldrh	r3, [r3, r2]
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d000      	beq.n	8007c1c <UART_RxISR_16BIT+0x6c>
 8007c1a:	e07c      	b.n	8007d16 <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c1c:	f3ef 8310 	mrs	r3, PRIMASK
 8007c20:	617b      	str	r3, [r7, #20]
  return(result);
 8007c22:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c24:	637b      	str	r3, [r7, #52]	; 0x34
 8007c26:	2301      	movs	r3, #1
 8007c28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	f383 8810 	msr	PRIMASK, r3
}
 8007c30:	46c0      	nop			; (mov r8, r8)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4938      	ldr	r1, [pc, #224]	; (8007d20 <UART_RxISR_16BIT+0x170>)
 8007c3e:	400a      	ands	r2, r1
 8007c40:	601a      	str	r2, [r3, #0]
 8007c42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c46:	69fb      	ldr	r3, [r7, #28]
 8007c48:	f383 8810 	msr	PRIMASK, r3
}
 8007c4c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c4e:	f3ef 8310 	mrs	r3, PRIMASK
 8007c52:	623b      	str	r3, [r7, #32]
  return(result);
 8007c54:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c56:	633b      	str	r3, [r7, #48]	; 0x30
 8007c58:	2301      	movs	r3, #1
 8007c5a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c5e:	f383 8810 	msr	PRIMASK, r3
}
 8007c62:	46c0      	nop			; (mov r8, r8)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	689a      	ldr	r2, [r3, #8]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2101      	movs	r1, #1
 8007c70:	438a      	bics	r2, r1
 8007c72:	609a      	str	r2, [r3, #8]
 8007c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c76:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c7a:	f383 8810 	msr	PRIMASK, r3
}
 8007c7e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	228c      	movs	r2, #140	; 0x8c
 8007c84:	2120      	movs	r1, #32
 8007c86:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d12f      	bne.n	8007cfc <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ca2:	f3ef 8310 	mrs	r3, PRIMASK
 8007ca6:	60bb      	str	r3, [r7, #8]
  return(result);
 8007ca8:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007caa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007cac:	2301      	movs	r3, #1
 8007cae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f383 8810 	msr	PRIMASK, r3
}
 8007cb6:	46c0      	nop			; (mov r8, r8)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2110      	movs	r1, #16
 8007cc4:	438a      	bics	r2, r1
 8007cc6:	601a      	str	r2, [r3, #0]
 8007cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ccc:	693b      	ldr	r3, [r7, #16]
 8007cce:	f383 8810 	msr	PRIMASK, r3
}
 8007cd2:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	69db      	ldr	r3, [r3, #28]
 8007cda:	2210      	movs	r2, #16
 8007cdc:	4013      	ands	r3, r2
 8007cde:	2b10      	cmp	r3, #16
 8007ce0:	d103      	bne.n	8007cea <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2210      	movs	r2, #16
 8007ce8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	225c      	movs	r2, #92	; 0x5c
 8007cee:	5a9a      	ldrh	r2, [r3, r2]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	0011      	movs	r1, r2
 8007cf4:	0018      	movs	r0, r3
 8007cf6:	f7ff f885 	bl	8006e04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007cfa:	e00c      	b.n	8007d16 <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	0018      	movs	r0, r3
 8007d00:	f7fa f9bc 	bl	800207c <HAL_UART_RxCpltCallback>
}
 8007d04:	e007      	b.n	8007d16 <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	699a      	ldr	r2, [r3, #24]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	2108      	movs	r1, #8
 8007d12:	430a      	orrs	r2, r1
 8007d14:	619a      	str	r2, [r3, #24]
}
 8007d16:	46c0      	nop			; (mov r8, r8)
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	b010      	add	sp, #64	; 0x40
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	46c0      	nop			; (mov r8, r8)
 8007d20:	fffffedf 	.word	0xfffffedf

08007d24 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b09c      	sub	sp, #112	; 0x70
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007d2c:	236a      	movs	r3, #106	; 0x6a
 8007d2e:	18fb      	adds	r3, r7, r3
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	2160      	movs	r1, #96	; 0x60
 8007d34:	5a52      	ldrh	r2, [r2, r1]
 8007d36:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	69db      	ldr	r3, [r3, #28]
 8007d3e:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	228c      	movs	r2, #140	; 0x8c
 8007d54:	589b      	ldr	r3, [r3, r2]
 8007d56:	2b22      	cmp	r3, #34	; 0x22
 8007d58:	d000      	beq.n	8007d5c <UART_RxISR_8BIT_FIFOEN+0x38>
 8007d5a:	e144      	b.n	8007fe6 <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007d5c:	235e      	movs	r3, #94	; 0x5e
 8007d5e:	18fb      	adds	r3, r7, r3
 8007d60:	687a      	ldr	r2, [r7, #4]
 8007d62:	2168      	movs	r1, #104	; 0x68
 8007d64:	5a52      	ldrh	r2, [r2, r1]
 8007d66:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d68:	e0eb      	b.n	8007f42 <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d70:	215c      	movs	r1, #92	; 0x5c
 8007d72:	187b      	adds	r3, r7, r1
 8007d74:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007d76:	187b      	adds	r3, r7, r1
 8007d78:	881b      	ldrh	r3, [r3, #0]
 8007d7a:	b2da      	uxtb	r2, r3
 8007d7c:	236a      	movs	r3, #106	; 0x6a
 8007d7e:	18fb      	adds	r3, r7, r3
 8007d80:	881b      	ldrh	r3, [r3, #0]
 8007d82:	b2d9      	uxtb	r1, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d88:	400a      	ands	r2, r1
 8007d8a:	b2d2      	uxtb	r2, r2
 8007d8c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d92:	1c5a      	adds	r2, r3, #1
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	225e      	movs	r2, #94	; 0x5e
 8007d9c:	5a9b      	ldrh	r3, [r3, r2]
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	3b01      	subs	r3, #1
 8007da2:	b299      	uxth	r1, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	225e      	movs	r2, #94	; 0x5e
 8007da8:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	69db      	ldr	r3, [r3, #28]
 8007db0:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007db2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007db4:	2207      	movs	r2, #7
 8007db6:	4013      	ands	r3, r2
 8007db8:	d049      	beq.n	8007e4e <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007dba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	d010      	beq.n	8007de4 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8007dc2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007dc4:	2380      	movs	r3, #128	; 0x80
 8007dc6:	005b      	lsls	r3, r3, #1
 8007dc8:	4013      	ands	r3, r2
 8007dca:	d00b      	beq.n	8007de4 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2290      	movs	r2, #144	; 0x90
 8007dd8:	589b      	ldr	r3, [r3, r2]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	431a      	orrs	r2, r3
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2190      	movs	r1, #144	; 0x90
 8007de2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007de4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007de6:	2202      	movs	r2, #2
 8007de8:	4013      	ands	r3, r2
 8007dea:	d00f      	beq.n	8007e0c <UART_RxISR_8BIT_FIFOEN+0xe8>
 8007dec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007dee:	2201      	movs	r2, #1
 8007df0:	4013      	ands	r3, r2
 8007df2:	d00b      	beq.n	8007e0c <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2202      	movs	r2, #2
 8007dfa:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2290      	movs	r2, #144	; 0x90
 8007e00:	589b      	ldr	r3, [r3, r2]
 8007e02:	2204      	movs	r2, #4
 8007e04:	431a      	orrs	r2, r3
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2190      	movs	r1, #144	; 0x90
 8007e0a:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e0e:	2204      	movs	r2, #4
 8007e10:	4013      	ands	r3, r2
 8007e12:	d00f      	beq.n	8007e34 <UART_RxISR_8BIT_FIFOEN+0x110>
 8007e14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007e16:	2201      	movs	r2, #1
 8007e18:	4013      	ands	r3, r2
 8007e1a:	d00b      	beq.n	8007e34 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2204      	movs	r2, #4
 8007e22:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2290      	movs	r2, #144	; 0x90
 8007e28:	589b      	ldr	r3, [r3, r2]
 8007e2a:	2202      	movs	r2, #2
 8007e2c:	431a      	orrs	r2, r3
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2190      	movs	r1, #144	; 0x90
 8007e32:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2290      	movs	r2, #144	; 0x90
 8007e38:	589b      	ldr	r3, [r3, r2]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d007      	beq.n	8007e4e <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	0018      	movs	r0, r3
 8007e42:	f7fe ffd7 	bl	8006df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2290      	movs	r2, #144	; 0x90
 8007e4a:	2100      	movs	r1, #0
 8007e4c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	225e      	movs	r2, #94	; 0x5e
 8007e52:	5a9b      	ldrh	r3, [r3, r2]
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d173      	bne.n	8007f42 <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e5a:	f3ef 8310 	mrs	r3, PRIMASK
 8007e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8007e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e62:	65bb      	str	r3, [r7, #88]	; 0x58
 8007e64:	2301      	movs	r3, #1
 8007e66:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e6a:	f383 8810 	msr	PRIMASK, r3
}
 8007e6e:	46c0      	nop			; (mov r8, r8)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4961      	ldr	r1, [pc, #388]	; (8008000 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 8007e7c:	400a      	ands	r2, r1
 8007e7e:	601a      	str	r2, [r3, #0]
 8007e80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007e82:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e86:	f383 8810 	msr	PRIMASK, r3
}
 8007e8a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e8c:	f3ef 8310 	mrs	r3, PRIMASK
 8007e90:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8007e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e94:	657b      	str	r3, [r7, #84]	; 0x54
 8007e96:	2301      	movs	r3, #1
 8007e98:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e9c:	f383 8810 	msr	PRIMASK, r3
}
 8007ea0:	46c0      	nop			; (mov r8, r8)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	689a      	ldr	r2, [r3, #8]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4955      	ldr	r1, [pc, #340]	; (8008004 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 8007eae:	400a      	ands	r2, r1
 8007eb0:	609a      	str	r2, [r3, #8]
 8007eb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007eb4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007eb8:	f383 8810 	msr	PRIMASK, r3
}
 8007ebc:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	228c      	movs	r2, #140	; 0x8c
 8007ec2:	2120      	movs	r1, #32
 8007ec4:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d12f      	bne.n	8007f3a <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ee0:	f3ef 8310 	mrs	r3, PRIMASK
 8007ee4:	623b      	str	r3, [r7, #32]
  return(result);
 8007ee6:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ee8:	653b      	str	r3, [r7, #80]	; 0x50
 8007eea:	2301      	movs	r3, #1
 8007eec:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef0:	f383 8810 	msr	PRIMASK, r3
}
 8007ef4:	46c0      	nop			; (mov r8, r8)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	2110      	movs	r1, #16
 8007f02:	438a      	bics	r2, r1
 8007f04:	601a      	str	r2, [r3, #0]
 8007f06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f08:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f0c:	f383 8810 	msr	PRIMASK, r3
}
 8007f10:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	69db      	ldr	r3, [r3, #28]
 8007f18:	2210      	movs	r2, #16
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	2b10      	cmp	r3, #16
 8007f1e:	d103      	bne.n	8007f28 <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2210      	movs	r2, #16
 8007f26:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	225c      	movs	r2, #92	; 0x5c
 8007f2c:	5a9a      	ldrh	r2, [r3, r2]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	0011      	movs	r1, r2
 8007f32:	0018      	movs	r0, r3
 8007f34:	f7fe ff66 	bl	8006e04 <HAL_UARTEx_RxEventCallback>
 8007f38:	e003      	b.n	8007f42 <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	0018      	movs	r0, r3
 8007f3e:	f7fa f89d 	bl	800207c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007f42:	235e      	movs	r3, #94	; 0x5e
 8007f44:	18fb      	adds	r3, r7, r3
 8007f46:	881b      	ldrh	r3, [r3, #0]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d004      	beq.n	8007f56 <UART_RxISR_8BIT_FIFOEN+0x232>
 8007f4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f4e:	2220      	movs	r2, #32
 8007f50:	4013      	ands	r3, r2
 8007f52:	d000      	beq.n	8007f56 <UART_RxISR_8BIT_FIFOEN+0x232>
 8007f54:	e709      	b.n	8007d6a <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007f56:	204e      	movs	r0, #78	; 0x4e
 8007f58:	183b      	adds	r3, r7, r0
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	215e      	movs	r1, #94	; 0x5e
 8007f5e:	5a52      	ldrh	r2, [r2, r1]
 8007f60:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007f62:	0001      	movs	r1, r0
 8007f64:	187b      	adds	r3, r7, r1
 8007f66:	881b      	ldrh	r3, [r3, #0]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d044      	beq.n	8007ff6 <UART_RxISR_8BIT_FIFOEN+0x2d2>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2268      	movs	r2, #104	; 0x68
 8007f70:	5a9b      	ldrh	r3, [r3, r2]
 8007f72:	187a      	adds	r2, r7, r1
 8007f74:	8812      	ldrh	r2, [r2, #0]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d23d      	bcs.n	8007ff6 <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f7a:	f3ef 8310 	mrs	r3, PRIMASK
 8007f7e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007f80:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007f82:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f84:	2301      	movs	r3, #1
 8007f86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f383 8810 	msr	PRIMASK, r3
}
 8007f8e:	46c0      	nop			; (mov r8, r8)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	689a      	ldr	r2, [r3, #8]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	491b      	ldr	r1, [pc, #108]	; (8008008 <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 8007f9c:	400a      	ands	r2, r1
 8007f9e:	609a      	str	r2, [r3, #8]
 8007fa0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fa2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	f383 8810 	msr	PRIMASK, r3
}
 8007faa:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	4a17      	ldr	r2, [pc, #92]	; (800800c <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 8007fb0:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fb2:	f3ef 8310 	mrs	r3, PRIMASK
 8007fb6:	617b      	str	r3, [r7, #20]
  return(result);
 8007fb8:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007fba:	647b      	str	r3, [r7, #68]	; 0x44
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	f383 8810 	msr	PRIMASK, r3
}
 8007fc6:	46c0      	nop			; (mov r8, r8)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2120      	movs	r1, #32
 8007fd4:	430a      	orrs	r2, r1
 8007fd6:	601a      	str	r2, [r3, #0]
 8007fd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fdc:	69fb      	ldr	r3, [r7, #28]
 8007fde:	f383 8810 	msr	PRIMASK, r3
}
 8007fe2:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007fe4:	e007      	b.n	8007ff6 <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	699a      	ldr	r2, [r3, #24]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2108      	movs	r1, #8
 8007ff2:	430a      	orrs	r2, r1
 8007ff4:	619a      	str	r2, [r3, #24]
}
 8007ff6:	46c0      	nop			; (mov r8, r8)
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	b01c      	add	sp, #112	; 0x70
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	46c0      	nop			; (mov r8, r8)
 8008000:	fffffeff 	.word	0xfffffeff
 8008004:	effffffe 	.word	0xeffffffe
 8008008:	efffffff 	.word	0xefffffff
 800800c:	08007a3d 	.word	0x08007a3d

08008010 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b09e      	sub	sp, #120	; 0x78
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008018:	2372      	movs	r3, #114	; 0x72
 800801a:	18fb      	adds	r3, r7, r3
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	2160      	movs	r1, #96	; 0x60
 8008020:	5a52      	ldrh	r2, [r2, r1]
 8008022:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	69db      	ldr	r3, [r3, #28]
 800802a:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	228c      	movs	r2, #140	; 0x8c
 8008040:	589b      	ldr	r3, [r3, r2]
 8008042:	2b22      	cmp	r3, #34	; 0x22
 8008044:	d000      	beq.n	8008048 <UART_RxISR_16BIT_FIFOEN+0x38>
 8008046:	e144      	b.n	80082d2 <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008048:	2366      	movs	r3, #102	; 0x66
 800804a:	18fb      	adds	r3, r7, r3
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	2168      	movs	r1, #104	; 0x68
 8008050:	5a52      	ldrh	r2, [r2, r1]
 8008052:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008054:	e0eb      	b.n	800822e <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800805c:	2164      	movs	r1, #100	; 0x64
 800805e:	187b      	adds	r3, r7, r1
 8008060:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008066:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 8008068:	187b      	adds	r3, r7, r1
 800806a:	2272      	movs	r2, #114	; 0x72
 800806c:	18ba      	adds	r2, r7, r2
 800806e:	881b      	ldrh	r3, [r3, #0]
 8008070:	8812      	ldrh	r2, [r2, #0]
 8008072:	4013      	ands	r3, r2
 8008074:	b29a      	uxth	r2, r3
 8008076:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008078:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800807e:	1c9a      	adds	r2, r3, #2
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	225e      	movs	r2, #94	; 0x5e
 8008088:	5a9b      	ldrh	r3, [r3, r2]
 800808a:	b29b      	uxth	r3, r3
 800808c:	3b01      	subs	r3, #1
 800808e:	b299      	uxth	r1, r3
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	225e      	movs	r2, #94	; 0x5e
 8008094:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	69db      	ldr	r3, [r3, #28]
 800809c:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800809e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080a0:	2207      	movs	r2, #7
 80080a2:	4013      	ands	r3, r2
 80080a4:	d049      	beq.n	800813a <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80080a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080a8:	2201      	movs	r2, #1
 80080aa:	4013      	ands	r3, r2
 80080ac:	d010      	beq.n	80080d0 <UART_RxISR_16BIT_FIFOEN+0xc0>
 80080ae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80080b0:	2380      	movs	r3, #128	; 0x80
 80080b2:	005b      	lsls	r3, r3, #1
 80080b4:	4013      	ands	r3, r2
 80080b6:	d00b      	beq.n	80080d0 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2201      	movs	r2, #1
 80080be:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2290      	movs	r2, #144	; 0x90
 80080c4:	589b      	ldr	r3, [r3, r2]
 80080c6:	2201      	movs	r2, #1
 80080c8:	431a      	orrs	r2, r3
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2190      	movs	r1, #144	; 0x90
 80080ce:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080d2:	2202      	movs	r2, #2
 80080d4:	4013      	ands	r3, r2
 80080d6:	d00f      	beq.n	80080f8 <UART_RxISR_16BIT_FIFOEN+0xe8>
 80080d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80080da:	2201      	movs	r2, #1
 80080dc:	4013      	ands	r3, r2
 80080de:	d00b      	beq.n	80080f8 <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	2202      	movs	r2, #2
 80080e6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2290      	movs	r2, #144	; 0x90
 80080ec:	589b      	ldr	r3, [r3, r2]
 80080ee:	2204      	movs	r2, #4
 80080f0:	431a      	orrs	r2, r3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2190      	movs	r1, #144	; 0x90
 80080f6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080fa:	2204      	movs	r2, #4
 80080fc:	4013      	ands	r3, r2
 80080fe:	d00f      	beq.n	8008120 <UART_RxISR_16BIT_FIFOEN+0x110>
 8008100:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008102:	2201      	movs	r2, #1
 8008104:	4013      	ands	r3, r2
 8008106:	d00b      	beq.n	8008120 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2204      	movs	r2, #4
 800810e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2290      	movs	r2, #144	; 0x90
 8008114:	589b      	ldr	r3, [r3, r2]
 8008116:	2202      	movs	r2, #2
 8008118:	431a      	orrs	r2, r3
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2190      	movs	r1, #144	; 0x90
 800811e:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2290      	movs	r2, #144	; 0x90
 8008124:	589b      	ldr	r3, [r3, r2]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d007      	beq.n	800813a <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	0018      	movs	r0, r3
 800812e:	f7fe fe61 	bl	8006df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2290      	movs	r2, #144	; 0x90
 8008136:	2100      	movs	r1, #0
 8008138:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	225e      	movs	r2, #94	; 0x5e
 800813e:	5a9b      	ldrh	r3, [r3, r2]
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b00      	cmp	r3, #0
 8008144:	d173      	bne.n	800822e <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008146:	f3ef 8310 	mrs	r3, PRIMASK
 800814a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800814c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800814e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008150:	2301      	movs	r3, #1
 8008152:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008156:	f383 8810 	msr	PRIMASK, r3
}
 800815a:	46c0      	nop			; (mov r8, r8)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4961      	ldr	r1, [pc, #388]	; (80082ec <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8008168:	400a      	ands	r2, r1
 800816a:	601a      	str	r2, [r3, #0]
 800816c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800816e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008172:	f383 8810 	msr	PRIMASK, r3
}
 8008176:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008178:	f3ef 8310 	mrs	r3, PRIMASK
 800817c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800817e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008180:	65bb      	str	r3, [r7, #88]	; 0x58
 8008182:	2301      	movs	r3, #1
 8008184:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008186:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008188:	f383 8810 	msr	PRIMASK, r3
}
 800818c:	46c0      	nop			; (mov r8, r8)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	689a      	ldr	r2, [r3, #8]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4955      	ldr	r1, [pc, #340]	; (80082f0 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 800819a:	400a      	ands	r2, r1
 800819c:	609a      	str	r2, [r3, #8]
 800819e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081a0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081a4:	f383 8810 	msr	PRIMASK, r3
}
 80081a8:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	228c      	movs	r2, #140	; 0x8c
 80081ae:	2120      	movs	r1, #32
 80081b0:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d12f      	bne.n	8008226 <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081cc:	f3ef 8310 	mrs	r3, PRIMASK
 80081d0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80081d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081d4:	657b      	str	r3, [r7, #84]	; 0x54
 80081d6:	2301      	movs	r3, #1
 80081d8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081dc:	f383 8810 	msr	PRIMASK, r3
}
 80081e0:	46c0      	nop			; (mov r8, r8)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	2110      	movs	r1, #16
 80081ee:	438a      	bics	r2, r1
 80081f0:	601a      	str	r2, [r3, #0]
 80081f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081f8:	f383 8810 	msr	PRIMASK, r3
}
 80081fc:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	69db      	ldr	r3, [r3, #28]
 8008204:	2210      	movs	r2, #16
 8008206:	4013      	ands	r3, r2
 8008208:	2b10      	cmp	r3, #16
 800820a:	d103      	bne.n	8008214 <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	2210      	movs	r2, #16
 8008212:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	225c      	movs	r2, #92	; 0x5c
 8008218:	5a9a      	ldrh	r2, [r3, r2]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	0011      	movs	r1, r2
 800821e:	0018      	movs	r0, r3
 8008220:	f7fe fdf0 	bl	8006e04 <HAL_UARTEx_RxEventCallback>
 8008224:	e003      	b.n	800822e <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	0018      	movs	r0, r3
 800822a:	f7f9 ff27 	bl	800207c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800822e:	2366      	movs	r3, #102	; 0x66
 8008230:	18fb      	adds	r3, r7, r3
 8008232:	881b      	ldrh	r3, [r3, #0]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d004      	beq.n	8008242 <UART_RxISR_16BIT_FIFOEN+0x232>
 8008238:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800823a:	2220      	movs	r2, #32
 800823c:	4013      	ands	r3, r2
 800823e:	d000      	beq.n	8008242 <UART_RxISR_16BIT_FIFOEN+0x232>
 8008240:	e709      	b.n	8008056 <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008242:	2052      	movs	r0, #82	; 0x52
 8008244:	183b      	adds	r3, r7, r0
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	215e      	movs	r1, #94	; 0x5e
 800824a:	5a52      	ldrh	r2, [r2, r1]
 800824c:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800824e:	0001      	movs	r1, r0
 8008250:	187b      	adds	r3, r7, r1
 8008252:	881b      	ldrh	r3, [r3, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d044      	beq.n	80082e2 <UART_RxISR_16BIT_FIFOEN+0x2d2>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2268      	movs	r2, #104	; 0x68
 800825c:	5a9b      	ldrh	r3, [r3, r2]
 800825e:	187a      	adds	r2, r7, r1
 8008260:	8812      	ldrh	r2, [r2, #0]
 8008262:	429a      	cmp	r2, r3
 8008264:	d23d      	bcs.n	80082e2 <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008266:	f3ef 8310 	mrs	r3, PRIMASK
 800826a:	60fb      	str	r3, [r7, #12]
  return(result);
 800826c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800826e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008270:	2301      	movs	r3, #1
 8008272:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	f383 8810 	msr	PRIMASK, r3
}
 800827a:	46c0      	nop			; (mov r8, r8)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	689a      	ldr	r2, [r3, #8]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	491b      	ldr	r1, [pc, #108]	; (80082f4 <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 8008288:	400a      	ands	r2, r1
 800828a:	609a      	str	r2, [r3, #8]
 800828c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800828e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f383 8810 	msr	PRIMASK, r3
}
 8008296:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	4a17      	ldr	r2, [pc, #92]	; (80082f8 <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 800829c:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800829e:	f3ef 8310 	mrs	r3, PRIMASK
 80082a2:	61bb      	str	r3, [r7, #24]
  return(result);
 80082a4:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80082a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80082a8:	2301      	movs	r3, #1
 80082aa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082ac:	69fb      	ldr	r3, [r7, #28]
 80082ae:	f383 8810 	msr	PRIMASK, r3
}
 80082b2:	46c0      	nop			; (mov r8, r8)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	2120      	movs	r1, #32
 80082c0:	430a      	orrs	r2, r1
 80082c2:	601a      	str	r2, [r3, #0]
 80082c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082c6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082c8:	6a3b      	ldr	r3, [r7, #32]
 80082ca:	f383 8810 	msr	PRIMASK, r3
}
 80082ce:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082d0:	e007      	b.n	80082e2 <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	699a      	ldr	r2, [r3, #24]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2108      	movs	r1, #8
 80082de:	430a      	orrs	r2, r1
 80082e0:	619a      	str	r2, [r3, #24]
}
 80082e2:	46c0      	nop			; (mov r8, r8)
 80082e4:	46bd      	mov	sp, r7
 80082e6:	b01e      	add	sp, #120	; 0x78
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	46c0      	nop			; (mov r8, r8)
 80082ec:	fffffeff 	.word	0xfffffeff
 80082f0:	effffffe 	.word	0xeffffffe
 80082f4:	efffffff 	.word	0xefffffff
 80082f8:	08007bb1 	.word	0x08007bb1

080082fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008304:	46c0      	nop			; (mov r8, r8)
 8008306:	46bd      	mov	sp, r7
 8008308:	b002      	add	sp, #8
 800830a:	bd80      	pop	{r7, pc}

0800830c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008314:	46c0      	nop			; (mov r8, r8)
 8008316:	46bd      	mov	sp, r7
 8008318:	b002      	add	sp, #8
 800831a:	bd80      	pop	{r7, pc}

0800831c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b082      	sub	sp, #8
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008324:	46c0      	nop			; (mov r8, r8)
 8008326:	46bd      	mov	sp, r7
 8008328:	b002      	add	sp, #8
 800832a:	bd80      	pop	{r7, pc}

0800832c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2284      	movs	r2, #132	; 0x84
 8008338:	5c9b      	ldrb	r3, [r3, r2]
 800833a:	2b01      	cmp	r3, #1
 800833c:	d101      	bne.n	8008342 <HAL_UARTEx_DisableFifoMode+0x16>
 800833e:	2302      	movs	r3, #2
 8008340:	e027      	b.n	8008392 <HAL_UARTEx_DisableFifoMode+0x66>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2284      	movs	r2, #132	; 0x84
 8008346:	2101      	movs	r1, #1
 8008348:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2288      	movs	r2, #136	; 0x88
 800834e:	2124      	movs	r1, #36	; 0x24
 8008350:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	2101      	movs	r1, #1
 8008366:	438a      	bics	r2, r1
 8008368:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	4a0b      	ldr	r2, [pc, #44]	; (800839c <HAL_UARTEx_DisableFifoMode+0x70>)
 800836e:	4013      	ands	r3, r2
 8008370:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2200      	movs	r2, #0
 8008376:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68fa      	ldr	r2, [r7, #12]
 800837e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2288      	movs	r2, #136	; 0x88
 8008384:	2120      	movs	r1, #32
 8008386:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2284      	movs	r2, #132	; 0x84
 800838c:	2100      	movs	r1, #0
 800838e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008390:	2300      	movs	r3, #0
}
 8008392:	0018      	movs	r0, r3
 8008394:	46bd      	mov	sp, r7
 8008396:	b004      	add	sp, #16
 8008398:	bd80      	pop	{r7, pc}
 800839a:	46c0      	nop			; (mov r8, r8)
 800839c:	dfffffff 	.word	0xdfffffff

080083a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2284      	movs	r2, #132	; 0x84
 80083ae:	5c9b      	ldrb	r3, [r3, r2]
 80083b0:	2b01      	cmp	r3, #1
 80083b2:	d101      	bne.n	80083b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80083b4:	2302      	movs	r3, #2
 80083b6:	e02e      	b.n	8008416 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2284      	movs	r2, #132	; 0x84
 80083bc:	2101      	movs	r1, #1
 80083be:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2288      	movs	r2, #136	; 0x88
 80083c4:	2124      	movs	r1, #36	; 0x24
 80083c6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2101      	movs	r1, #1
 80083dc:	438a      	bics	r2, r1
 80083de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	00db      	lsls	r3, r3, #3
 80083e8:	08d9      	lsrs	r1, r3, #3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	683a      	ldr	r2, [r7, #0]
 80083f0:	430a      	orrs	r2, r1
 80083f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	0018      	movs	r0, r3
 80083f8:	f000 f854 	bl	80084a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2288      	movs	r2, #136	; 0x88
 8008408:	2120      	movs	r1, #32
 800840a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2284      	movs	r2, #132	; 0x84
 8008410:	2100      	movs	r1, #0
 8008412:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008414:	2300      	movs	r3, #0
}
 8008416:	0018      	movs	r0, r3
 8008418:	46bd      	mov	sp, r7
 800841a:	b004      	add	sp, #16
 800841c:	bd80      	pop	{r7, pc}
	...

08008420 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2284      	movs	r2, #132	; 0x84
 800842e:	5c9b      	ldrb	r3, [r3, r2]
 8008430:	2b01      	cmp	r3, #1
 8008432:	d101      	bne.n	8008438 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008434:	2302      	movs	r3, #2
 8008436:	e02f      	b.n	8008498 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2284      	movs	r2, #132	; 0x84
 800843c:	2101      	movs	r1, #1
 800843e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2288      	movs	r2, #136	; 0x88
 8008444:	2124      	movs	r1, #36	; 0x24
 8008446:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	2101      	movs	r1, #1
 800845c:	438a      	bics	r2, r1
 800845e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	4a0e      	ldr	r2, [pc, #56]	; (80084a0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008468:	4013      	ands	r3, r2
 800846a:	0019      	movs	r1, r3
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	683a      	ldr	r2, [r7, #0]
 8008472:	430a      	orrs	r2, r1
 8008474:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	0018      	movs	r0, r3
 800847a:	f000 f813 	bl	80084a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	68fa      	ldr	r2, [r7, #12]
 8008484:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2288      	movs	r2, #136	; 0x88
 800848a:	2120      	movs	r1, #32
 800848c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2284      	movs	r2, #132	; 0x84
 8008492:	2100      	movs	r1, #0
 8008494:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008496:	2300      	movs	r3, #0
}
 8008498:	0018      	movs	r0, r3
 800849a:	46bd      	mov	sp, r7
 800849c:	b004      	add	sp, #16
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	f1ffffff 	.word	0xf1ffffff

080084a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80084a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084a6:	b085      	sub	sp, #20
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d108      	bne.n	80084c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	226a      	movs	r2, #106	; 0x6a
 80084b8:	2101      	movs	r1, #1
 80084ba:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2268      	movs	r2, #104	; 0x68
 80084c0:	2101      	movs	r1, #1
 80084c2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80084c4:	e043      	b.n	800854e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80084c6:	260f      	movs	r6, #15
 80084c8:	19bb      	adds	r3, r7, r6
 80084ca:	2208      	movs	r2, #8
 80084cc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80084ce:	200e      	movs	r0, #14
 80084d0:	183b      	adds	r3, r7, r0
 80084d2:	2208      	movs	r2, #8
 80084d4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	0e5b      	lsrs	r3, r3, #25
 80084de:	b2da      	uxtb	r2, r3
 80084e0:	240d      	movs	r4, #13
 80084e2:	193b      	adds	r3, r7, r4
 80084e4:	2107      	movs	r1, #7
 80084e6:	400a      	ands	r2, r1
 80084e8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	0f5b      	lsrs	r3, r3, #29
 80084f2:	b2da      	uxtb	r2, r3
 80084f4:	250c      	movs	r5, #12
 80084f6:	197b      	adds	r3, r7, r5
 80084f8:	2107      	movs	r1, #7
 80084fa:	400a      	ands	r2, r1
 80084fc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80084fe:	183b      	adds	r3, r7, r0
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	197a      	adds	r2, r7, r5
 8008504:	7812      	ldrb	r2, [r2, #0]
 8008506:	4914      	ldr	r1, [pc, #80]	; (8008558 <UARTEx_SetNbDataToProcess+0xb4>)
 8008508:	5c8a      	ldrb	r2, [r1, r2]
 800850a:	435a      	muls	r2, r3
 800850c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800850e:	197b      	adds	r3, r7, r5
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	4a12      	ldr	r2, [pc, #72]	; (800855c <UARTEx_SetNbDataToProcess+0xb8>)
 8008514:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008516:	0019      	movs	r1, r3
 8008518:	f7f7 fe7e 	bl	8000218 <__divsi3>
 800851c:	0003      	movs	r3, r0
 800851e:	b299      	uxth	r1, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	226a      	movs	r2, #106	; 0x6a
 8008524:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008526:	19bb      	adds	r3, r7, r6
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	193a      	adds	r2, r7, r4
 800852c:	7812      	ldrb	r2, [r2, #0]
 800852e:	490a      	ldr	r1, [pc, #40]	; (8008558 <UARTEx_SetNbDataToProcess+0xb4>)
 8008530:	5c8a      	ldrb	r2, [r1, r2]
 8008532:	435a      	muls	r2, r3
 8008534:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008536:	193b      	adds	r3, r7, r4
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	4a08      	ldr	r2, [pc, #32]	; (800855c <UARTEx_SetNbDataToProcess+0xb8>)
 800853c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800853e:	0019      	movs	r1, r3
 8008540:	f7f7 fe6a 	bl	8000218 <__divsi3>
 8008544:	0003      	movs	r3, r0
 8008546:	b299      	uxth	r1, r3
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2268      	movs	r2, #104	; 0x68
 800854c:	5299      	strh	r1, [r3, r2]
}
 800854e:	46c0      	nop			; (mov r8, r8)
 8008550:	46bd      	mov	sp, r7
 8008552:	b005      	add	sp, #20
 8008554:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008556:	46c0      	nop			; (mov r8, r8)
 8008558:	0800871c 	.word	0x0800871c
 800855c:	08008724 	.word	0x08008724

08008560 <__libc_init_array>:
 8008560:	b570      	push	{r4, r5, r6, lr}
 8008562:	2600      	movs	r6, #0
 8008564:	4d0c      	ldr	r5, [pc, #48]	; (8008598 <__libc_init_array+0x38>)
 8008566:	4c0d      	ldr	r4, [pc, #52]	; (800859c <__libc_init_array+0x3c>)
 8008568:	1b64      	subs	r4, r4, r5
 800856a:	10a4      	asrs	r4, r4, #2
 800856c:	42a6      	cmp	r6, r4
 800856e:	d109      	bne.n	8008584 <__libc_init_array+0x24>
 8008570:	2600      	movs	r6, #0
 8008572:	f000 f821 	bl	80085b8 <_init>
 8008576:	4d0a      	ldr	r5, [pc, #40]	; (80085a0 <__libc_init_array+0x40>)
 8008578:	4c0a      	ldr	r4, [pc, #40]	; (80085a4 <__libc_init_array+0x44>)
 800857a:	1b64      	subs	r4, r4, r5
 800857c:	10a4      	asrs	r4, r4, #2
 800857e:	42a6      	cmp	r6, r4
 8008580:	d105      	bne.n	800858e <__libc_init_array+0x2e>
 8008582:	bd70      	pop	{r4, r5, r6, pc}
 8008584:	00b3      	lsls	r3, r6, #2
 8008586:	58eb      	ldr	r3, [r5, r3]
 8008588:	4798      	blx	r3
 800858a:	3601      	adds	r6, #1
 800858c:	e7ee      	b.n	800856c <__libc_init_array+0xc>
 800858e:	00b3      	lsls	r3, r6, #2
 8008590:	58eb      	ldr	r3, [r5, r3]
 8008592:	4798      	blx	r3
 8008594:	3601      	adds	r6, #1
 8008596:	e7f2      	b.n	800857e <__libc_init_array+0x1e>
 8008598:	08008734 	.word	0x08008734
 800859c:	08008734 	.word	0x08008734
 80085a0:	08008734 	.word	0x08008734
 80085a4:	08008738 	.word	0x08008738

080085a8 <memset>:
 80085a8:	0003      	movs	r3, r0
 80085aa:	1882      	adds	r2, r0, r2
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d100      	bne.n	80085b2 <memset+0xa>
 80085b0:	4770      	bx	lr
 80085b2:	7019      	strb	r1, [r3, #0]
 80085b4:	3301      	adds	r3, #1
 80085b6:	e7f9      	b.n	80085ac <memset+0x4>

080085b8 <_init>:
 80085b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ba:	46c0      	nop			; (mov r8, r8)
 80085bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085be:	bc08      	pop	{r3}
 80085c0:	469e      	mov	lr, r3
 80085c2:	4770      	bx	lr

080085c4 <_fini>:
 80085c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085c6:	46c0      	nop			; (mov r8, r8)
 80085c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ca:	bc08      	pop	{r3}
 80085cc:	469e      	mov	lr, r3
 80085ce:	4770      	bx	lr
