

================================================================
== Vivado HLS Report for 'mty2keep'
================================================================
* Date:           Thu Jul 25 00:22:01 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lbus_fifo_read
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     0.778|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      157|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        0|      157|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |ret_V_10_fu_198_p2    |    and   |      0|  0|   2|           1|           1|
    |ret_V_11_fu_220_p2    |    and   |      0|  0|   2|           1|           1|
    |ret_V_12_fu_232_p2    |    and   |      0|  0|   2|           1|           1|
    |ret_V_13_fu_254_p2    |    and   |      0|  0|   2|           1|           1|
    |ret_V_14_fu_266_p2    |    and   |      0|  0|   2|           1|           1|
    |ret_V_1_fu_82_p2      |    and   |      0|  0|   2|           1|           1|
    |ret_V_2_fu_94_p2      |    and   |      0|  0|   2|           1|           1|
    |ret_V_3_fu_106_p2     |    and   |      0|  0|   2|           1|           1|
    |ret_V_4_fu_118_p2     |    and   |      0|  0|   2|           1|           1|
    |ret_V_5_fu_130_p2     |    and   |      0|  0|   2|           1|           1|
    |ret_V_6_fu_142_p2     |    and   |      0|  0|   2|           1|           1|
    |ret_V_7_fu_162_p2     |    and   |      0|  0|   2|           1|           1|
    |ret_V_8_fu_174_p2     |    and   |      0|  0|   2|           1|           1|
    |ret_V_9_fu_186_p2     |    and   |      0|  0|   2|           1|           1|
    |ret_V_fu_70_p2        |    and   |      0|  0|   2|           1|           1|
    |rhs_V_10_fu_214_p2    |   icmp   |      0|  0|   8|           2|           1|
    |rhs_V_11_fu_226_p2    |   icmp   |      0|  0|   9|           4|           2|
    |rhs_V_12_fu_248_p2    |   icmp   |      0|  0|   9|           3|           1|
    |rhs_V_13_fu_260_p2    |   icmp   |      0|  0|   9|           4|           1|
    |rhs_V_1_fu_76_p2      |   icmp   |      0|  0|   9|           4|           3|
    |rhs_V_2_fu_88_p2      |   icmp   |      0|  0|   9|           4|           3|
    |rhs_V_3_fu_100_p2     |   icmp   |      0|  0|   9|           4|           4|
    |rhs_V_4_fu_112_p2     |   icmp   |      0|  0|   9|           4|           4|
    |rhs_V_5_fu_124_p2     |   icmp   |      0|  0|   9|           4|           4|
    |rhs_V_6_fu_136_p2     |   icmp   |      0|  0|   9|           4|           4|
    |rhs_V_7_fu_168_p2     |   icmp   |      0|  0|   9|           4|           3|
    |rhs_V_8_fu_180_p2     |   icmp   |      0|  0|   9|           4|           3|
    |rhs_V_9_fu_192_p2     |   icmp   |      0|  0|   9|           4|           3|
    |rhs_V_fu_64_p2        |   icmp   |      0|  0|   9|           4|           2|
    |xor_ln1355_fu_156_p2  |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 157|          69|          55|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |   mty2keep   | return value |
|ap_return  | out |   16| ap_ctrl_hs |   mty2keep   | return value |
|mty_V      |  in |    4|   ap_none  |     mty_V    |    scalar    |
|ena_V      |  in |    1|   ap_none  |     ena_V    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

