
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.727436                       # Number of seconds simulated
sim_ticks                                1727435862500                       # Number of ticks simulated
final_tick                               1727435862500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 531858                       # Simulator instruction rate (inst/s)
host_op_rate                                   875828                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1837500831                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666332                       # Number of bytes of host memory used
host_seconds                                   940.10                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          128128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       535958208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536086336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       128128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534096192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534096192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8374347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8376349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8345253                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8345253                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              74172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          310262291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310336463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         74172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            74172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       309184383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            309184383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       309184383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             74172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         310262291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            619520847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8376349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8345253                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8376349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8345253                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536084864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534094848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536086336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534096192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            523747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            523626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            523635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           523857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           523790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           523696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521663                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1727422955500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8376349                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8345253                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8376325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 520954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1424417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    751.310685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   564.440725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.961719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       178454     12.53%     12.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        62580      4.39%     16.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54555      3.83%     20.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        80197      5.63%     26.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        94525      6.64%     33.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        42616      2.99%     36.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38628      2.71%     38.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47022      3.30%     42.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       825840     57.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1424417                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.078869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.041718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.854898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        520948    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520952                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.194965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515936     99.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      0.01%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4958      0.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520952                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 164350019750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            321406132250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41881630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19620.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38370.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       310.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       309.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    310.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    309.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7606792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7690349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     103304.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5088149640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2704415670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29900949120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21779024940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         83959209360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          96675148680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5808041280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    200089735110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     86156922240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     214121831085                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           746309283165                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            432.032990                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1500188977250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   7572798000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35663718000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 837086356500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 224364415250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  183995325000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 438753249750                       # Time in different power states
system.mem_ctrls_1.actEnergy               5082187740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2701246845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29906018520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21783086100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         83682621360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96416702130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5796573600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    199617828690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     85861314240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     214614644625                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           745486943280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            431.556944                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1500796967000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   7544127250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35545890000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 839490205000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 223594371500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  183543715750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 437717553000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3454871725                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3454871725                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8681684                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2045.063205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           262990811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8683732                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.285459                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7994438500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2045.063205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          712                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         280358275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        280358275                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    156891875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156891875                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106098936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106098936                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     262990811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        262990811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    262990811                       # number of overall hits
system.cpu.dcache.overall_hits::total       262990811                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       322508                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        322508                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8361224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8361224                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8683732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8683732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8683732                       # number of overall misses
system.cpu.dcache.overall_misses::total       8683732                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  29572546000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29572546000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 741749814000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 741749814000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 771322360000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 771322360000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 771322360000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 771322360000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002051                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073049                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031964                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031964                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031964                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031964                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 91695.542436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91695.542436                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88713.065695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88713.065695                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 88823.832887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88823.832887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 88823.832887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88823.832887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8524940                       # number of writebacks
system.cpu.dcache.writebacks::total           8524940                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       322508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       322508                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8361224                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8361224                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8683732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8683732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8683732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8683732                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  29250038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29250038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 733388590000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 733388590000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 762638628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 762638628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 762638628000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 762638628000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031964                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031964                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 90695.542436                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90695.542436                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87713.065695                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87713.065695                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87823.832887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87823.832887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87823.832887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87823.832887                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1460054                       # number of replacements
system.cpu.icache.tags.tagsinuse           677.175005                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673892693                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1460964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            461.265776                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   677.175005                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.661304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.661304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          813                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         676814621                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        676814621                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673892693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673892693                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673892693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673892693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673892693                       # number of overall hits
system.cpu.icache.overall_hits::total       673892693                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1460964                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1460964                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1460964                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1460964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1460964                       # number of overall misses
system.cpu.icache.overall_misses::total       1460964                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  19230404000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19230404000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  19230404000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19230404000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  19230404000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19230404000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002163                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002163                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002163                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002163                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002163                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13162.818523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13162.818523                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13162.818523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13162.818523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13162.818523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13162.818523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1460054                       # number of writebacks
system.cpu.icache.writebacks::total           1460054                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1460964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1460964                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1460964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1460964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1460964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1460964                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  17769440000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17769440000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  17769440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17769440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  17769440000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17769440000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12162.818523                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12162.818523                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12162.818523                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12162.818523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12162.818523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12162.818523                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8360794                       # number of replacements
system.l2.tags.tagsinuse                 16313.821295                       # Cycle average of tags in use
system.l2.tags.total_refs                    11909255                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8377178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.421631                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9424183000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       88.227345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        188.105570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16037.488380                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.011481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.978851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995717                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15420                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89522910                       # Number of tag accesses
system.l2.tags.data_accesses                 89522910                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8524940                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8524940                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1460054                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1460054                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              66513                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66513                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1458962                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1458962                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         242872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            242872                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1458962                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                309385                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1768347                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1458962                       # number of overall hits
system.l2.overall_hits::cpu.data               309385                       # number of overall hits
system.l2.overall_hits::total                 1768347                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8294711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8294711                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2002                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        79636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           79636                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2002                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8374347                       # number of demand (read+write) misses
system.l2.demand_misses::total                8376349                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2002                       # number of overall misses
system.l2.overall_misses::cpu.data            8374347                       # number of overall misses
system.l2.overall_misses::total               8376349                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720148339500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720148339500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    247011500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    247011500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26214974500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26214974500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     247011500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  746363314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     746610325500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    247011500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 746363314000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    746610325500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8524940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8524940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1460054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1460054                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8361224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8361224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1460964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1460964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       322508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        322508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1460964                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8683732                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10144696                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1460964                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8683732                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10144696                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.992045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992045                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001370                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.246927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.246927                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001370                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.964372                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825688                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001370                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.964372                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825688                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86820.184513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86820.184513                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 123382.367632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 123382.367632                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 329184.972877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 329184.972877                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 123382.367632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89124.956728                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89133.144464                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 123382.367632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89124.956728                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89133.144464                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8345253                       # number of writebacks
system.l2.writebacks::total                   8345253                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data      8294711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8294711                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2002                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        79636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        79636                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8374347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8376349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8374347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8376349                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637201229500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637201229500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    226991500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    226991500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25418614500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25418614500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    226991500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 662619844000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 662846835500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    226991500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 662619844000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 662846835500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.992045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.246927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.246927                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.964372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825688                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.964372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825688                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76820.184513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76820.184513                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 113382.367632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 113382.367632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 319184.972877                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 319184.972877                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 113382.367632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79124.956728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79133.144464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 113382.367632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79124.956728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79133.144464                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16735601                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8359252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81638                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8345253                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13999                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8294711                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8294711                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81638                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25111950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25111950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25111950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070182528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070182528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070182528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8376349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8376349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8376349                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50125884500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44071073250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20286434                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10141738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1542                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1542                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1727435862500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1783472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16870193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1460054                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          172285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8361224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8361224                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1460964                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       322508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4381982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26049148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30431130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    186945152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1101355008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1288300160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8360794                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534096192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18505490                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000083                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009131                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18503947     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1543      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18505490                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20128211000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2191446000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13025598000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
