# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Regfiles.srcs/sources_1/new/Regfiles.v" \
"../../../../Regfiles.srcs/sources_1/new/decoder.v" \
"../../../../Regfiles.srcs/sources_1/new/pcreg.v" \
"../../../../Regfiles.srcs/sources_1/new/selector321.v" \
"../../../../Regfiles.srcs/sources_1/new/Regfiles_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
