
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.127341                       # Number of seconds simulated
sim_ticks                                127341179812                       # Number of ticks simulated
final_tick                               1268976515443                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48298                       # Simulator instruction rate (inst/s)
host_op_rate                                    61816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1313730                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929824                       # Number of bytes of host memory used
host_seconds                                 96930.99                       # Real time elapsed on the host
sim_insts                                  4681546597                       # Number of instructions simulated
sim_ops                                    5991894309                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2166272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3475328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1108992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       817664                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7576064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1992192                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1992192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16924                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27151                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8664                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6388                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 59188                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15564                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15564                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17011559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27291470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8708825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        20103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6421049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                59494219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        20103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              61316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15644523                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15644523                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15644523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17011559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27291470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8708825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        20103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6421049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               75138742                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               152870565                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22327791                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19568146                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1742328                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11045318                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10777954                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1554146                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54146                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117734848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124102050                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22327791                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12332100                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25252925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5713547                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2246133                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13418592                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096672                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149194943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.315733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123942018     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270771      0.85%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328141      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1948748      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3568432      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3862454      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845610      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663520      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10765249      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149194943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146057                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.811811                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116766655                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3406341                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25040643                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25439                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3955857                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400505                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140105289                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1294                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3955857                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117238736                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1735822                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       801247                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24582475                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880799                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139119226                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90157                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       544470                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184757622                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    631236553                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    631236553                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35861450                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2741204                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23171324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4494780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81724                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000362                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137506974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129123861                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104450                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22954108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49273938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149194943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.865471                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477331                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95439851     63.97%     63.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21910691     14.69%     78.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10988049      7.36%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7202525      4.83%     90.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7505087      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3884328      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1745609      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436569      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82234      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149194943                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324851     59.56%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139903     25.65%     85.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80625     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101940664     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082042      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21629834     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461400      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129123861                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.844661                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             545379                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004224                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    408092494                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160481252                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126200795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129669240                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241098                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4241253                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141425                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3955857                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1198181                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53197                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137526836                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49710                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23171324                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4494780                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1040616                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1879088                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127737723                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21295796                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386138                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25757038                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19674816                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4461242                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.835594                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126314213                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126200795                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72890897                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173103584                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.825540                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421083                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23916188                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1747095                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145239086                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.782238                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.658716                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    103035327     70.94%     70.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388164     11.28%     82.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11834362      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2644430      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014101      2.08%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067753      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4456024      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901305      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1897620      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145239086                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1897620                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280869240                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279011507                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3675622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.528706                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.528706                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.654148                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.654148                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590895755                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165807263                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146891867                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               152870565                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24767909                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20069524                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2145348                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10004656                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9507448                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2648308                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95124                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107964397                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136324726                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24767909                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12155756                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29784935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6980584                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3884610                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12599194                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1730847                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146421472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.137054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.551589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116636537     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2790430      1.91%     81.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2134689      1.46%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5248585      3.58%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1191332      0.81%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1692422      1.16%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1278703      0.87%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          806239      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14642535     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146421472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162019                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.891766                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106686560                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5548309                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29324164                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       119082                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4743352                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4276742                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44185                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164487808                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82776                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4743352                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107593705                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1506163                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2482434                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28525614                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1570199                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162784634                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28294                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        287816                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       638913                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       185239                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    228667519                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    758211427                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    758211427                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180429622                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48237897                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39545                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22068                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5299785                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15734217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7664811                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129123                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1705814                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         159932351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148514961                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200609                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29250602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63477109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4569                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146421472                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.014298                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84220122     57.52%     57.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26130033     17.85%     75.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12222261      8.35%     83.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8956112      6.12%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7961428      5.44%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3162079      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3126916      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       485701      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       156820      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146421472                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         594766     68.57%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122691     14.14%     82.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       149937     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124653757     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2232212      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17474      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14021490      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7590028      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148514961                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.971508                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             867394                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005840                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    444519397                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    189222916                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144780451                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149382355                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366949                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3861070                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1015                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          447                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239739                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4743352                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         900949                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97319                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    159971868                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53672                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15734217                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7664811                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22043                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          447                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1162810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1227363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2390173                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145844768                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13474602                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2670193                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21062835                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20717334                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7588233                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.954041                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144969883                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144780451                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86856204                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240635327                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.947079                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360945                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105698797                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129806368                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30167673                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34948                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2148593                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141678120                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.916206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.690846                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88442195     62.42%     62.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24910309     17.58%     80.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10971192      7.74%     87.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5752106      4.06%     91.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4584113      3.24%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1646189      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1400218      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1045732      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2926066      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141678120                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105698797                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129806368                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19298219                       # Number of memory references committed
system.switch_cpus1.commit.loads             11873147                       # Number of loads committed
system.switch_cpus1.commit.membars              17474                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18650328                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116960177                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2642381                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2926066                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           298726095                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          324691671                       # The number of ROB writes
system.switch_cpus1.timesIdled                  77659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6449093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105698797                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129806368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105698797                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.446285                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.446285                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.691427                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.691427                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657612838                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201661962                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153843531                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34948                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               152870565                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25442276                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20630908                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2173274                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10050183                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9751664                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2730847                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99536                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110925415                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139179202                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25442276                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12482511                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30610151                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7109638                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3334180                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12960925                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1706491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149778457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.137455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.542236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       119168306     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2146948      1.43%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3932136      2.63%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3580659      2.39%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2292614      1.53%     87.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1841789      1.23%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1079867      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1134619      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14601519      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149778457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166430                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.910438                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109799941                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4810976                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30212582                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        52363                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4902594                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4400203                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6102                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168383074                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        48322                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4902594                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110691545                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1170922                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2377888                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29353553                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1281953                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166491256                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        246131                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       552387                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235470996                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    775294650                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    775294650                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186050454                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49420496                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36636                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18318                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4595321                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15803774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7823342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88850                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1751283                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163328890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151604326                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       170353                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28897405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63725436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    149778457                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.012190                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.559460                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86310106     57.63%     57.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26098379     17.42%     75.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13716824      9.16%     84.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7964331      5.32%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8794678      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3268135      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2897678      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       552757      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       175569      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149778457                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         605731     68.52%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        128931     14.58%     83.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149407     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127673159     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2143849      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18318      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13983444      9.22%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7785556      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151604326                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.991717                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             884069                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005831                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    454041529                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    192263156                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148287522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152488395                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       292164                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3675269                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       140217                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4902594                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         754793                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       116995                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163365527                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64949                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15803774                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7823342                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18318                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        101617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1203539                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1222301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2425840                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149116436                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13429354                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2487888                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21214530                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21213705                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7785176                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.975442                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148422308                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148287522                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86511094                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243098923                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.970020                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355868                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108355718                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133417666                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29948246                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2194654                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144875863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920910                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692403                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89997456     62.12%     62.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25428966     17.55%     79.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12625337      8.71%     88.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4286286      2.96%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5294967      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1847843      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1310024      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1079931      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3005053      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144875863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108355718                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133417666                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19811630                       # Number of memory references committed
system.switch_cpus2.commit.loads             12128505                       # Number of loads committed
system.switch_cpus2.commit.membars              18318                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19257629                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120198868                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2751793                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3005053                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305236722                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331634617                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3092108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108355718                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133417666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108355718                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410821                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410821                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.708807                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.708807                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671395579                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207545785                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      156901605                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36636                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               152870565                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25527691                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20913424                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2167586                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10481064                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        10105376                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2614195                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        99845                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113426339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             137077297                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25527691                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12719571                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29698050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6467030                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4914520                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13267251                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1692762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    152319601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.100857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.525953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       122621551     80.50%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2394437      1.57%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4080108      2.68%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2363875      1.55%     86.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1855656      1.22%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1633504      1.07%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1001681      0.66%     89.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2514761      1.65%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13854028      9.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    152319601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.166989                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.896689                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112711144                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6181349                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         29068827                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        77999                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4280270                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4182052                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     165172038                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2379                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4280270                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113280955                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         652063                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4555189                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28558474                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       992639                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     164048209                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        101742                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       574120                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    231591970                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    763204236                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    763204236                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    185636353                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        45955593                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36896                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18476                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2887681                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15221933                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7800441                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        81726                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1822763                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         158670516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149050607                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        93751                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23445295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51868457                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    152319601                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.978539                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.543187                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     91475296     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23343418     15.33%     75.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12625891      8.29%     83.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9327633      6.12%     89.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9086238      5.97%     95.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3368736      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2555728      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       343780      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       192881      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    152319601                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         133002     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        177116     37.37%     65.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163779     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125788797     84.39%     84.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2021724      1.36%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18420      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13450168      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7771498      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149050607                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.975012                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             473906                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    450988469                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    182153100                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145882578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149524513                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       307486                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3143835                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          395                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       125722                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4280270                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         435309                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        58677                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    158707412                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       828518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15221933                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7800441                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18476                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         47514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          395                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1250629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1146107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2396736                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146733980                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13116600                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2316624                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20887813                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20761384                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7771213                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.959858                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145882703                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145882578                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86252804                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        238811227                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.954288                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361176                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    107960608                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    133073190                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25634489                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36840                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2185641                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    148039330                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.898904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.709893                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     94237891     63.66%     63.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25916415     17.51%     81.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10140906      6.85%     88.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5343391      3.61%     91.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4538119      3.07%     94.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2190225      1.48%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1023513      0.69%     96.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1590849      1.07%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3058021      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    148039330                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    107960608                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     133073190                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19752817                       # Number of memory references committed
system.switch_cpus3.commit.loads             12078098                       # Number of loads committed
system.switch_cpus3.commit.membars              18420                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19301338                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        119800707                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2749917                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3058021                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           303688988                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          321697419                       # The number of ROB writes
system.switch_cpus3.timesIdled                  25475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 550964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          107960608                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            133073190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    107960608                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.415985                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.415985                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.706222                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.706222                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       659943024                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203637208                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      154290352                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36840                       # number of misc regfile writes
system.l20.replacements                         16939                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172613                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21035                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.205990                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.024329                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.287345                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3134.246058                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           893.442268                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016119                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000558                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.765197                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.218126                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32593                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32593                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8176                       # number of Writeback hits
system.l20.Writeback_hits::total                 8176                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32593                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32593                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32593                       # number of overall hits
system.l20.overall_hits::total                  32593                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16924                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16938                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16924                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16938                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16924                       # number of overall misses
system.l20.overall_misses::total                16938                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4582327                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5073862138                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5078444465                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4582327                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5073862138                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5078444465                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4582327                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5073862138                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5078444465                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49517                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49531                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8176                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8176                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49517                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49531                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49517                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49531                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.341782                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.341968                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.341782                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.341968                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.341782                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.341968                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 327309.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 299802.773458                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 299825.508620                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 327309.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 299802.773458                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 299825.508620                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 327309.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 299802.773458                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 299825.508620                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2648                       # number of writebacks
system.l20.writebacks::total                     2648                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16924                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16938                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16924                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16938                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16924                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16938                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3687810                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3992608051                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3996295861                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3687810                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3992608051                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3996295861                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3687810                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3992608051                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3996295861                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.341782                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.341968                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.341782                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.341968                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.341782                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.341968                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       263415                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 235913.971342                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 235936.702149                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       263415                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 235913.971342                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 235936.702149                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       263415                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 235913.971342                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 235936.702149                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         27164                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          355449                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31260                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.370729                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.128427                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.288345                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2689.564121                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1367.019107                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009065                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000559                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656632                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.333745                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        49991                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  49991                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13631                       # number of Writeback hits
system.l21.Writeback_hits::total                13631                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        49991                       # number of demand (read+write) hits
system.l21.demand_hits::total                   49991                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        49991                       # number of overall hits
system.l21.overall_hits::total                  49991                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        27151                       # number of ReadReq misses
system.l21.ReadReq_misses::total                27164                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        27151                       # number of demand (read+write) misses
system.l21.demand_misses::total                 27164                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        27151                       # number of overall misses
system.l21.overall_misses::total                27164                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4688203                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9297659099                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9302347302                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4688203                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9297659099                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9302347302                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4688203                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9297659099                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9302347302                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77142                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77155                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13631                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13631                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77142                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77155                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77142                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77155                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.351961                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.352071                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.351961                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.352071                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.351961                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.352071                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       360631                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 342442.602446                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 342451.306950                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       360631                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 342442.602446                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 342451.306950                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       360631                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 342442.602446                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 342451.306950                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4409                       # number of writebacks
system.l21.writebacks::total                     4409                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        27151                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           27164                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        27151                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            27164                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        27151                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           27164                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3855973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7561550537                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7565406510                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3855973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7561550537                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7565406510                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3855973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7561550537                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7565406510                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.351961                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.352071                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.351961                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.352071                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.351961                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.352071                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 296613.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 278499.890870                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 278508.559491                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 296613.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 278499.890870                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 278508.559491                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 296613.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 278499.890870                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 278508.559491                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8680                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          316734                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12776                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.791327                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           83.789865                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.375325                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2501.804294                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1506.030515                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020457                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001068                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.610792                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.367683                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33450                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33450                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10572                       # number of Writeback hits
system.l22.Writeback_hits::total                10572                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33450                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33450                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33450                       # number of overall hits
system.l22.overall_hits::total                  33450                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8664                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8678                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8664                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8678                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8664                       # number of overall misses
system.l22.overall_misses::total                 8678                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4114317                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2643138187                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2647252504                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4114317                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2643138187                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2647252504                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4114317                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2643138187                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2647252504                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42114                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42128                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10572                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10572                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42114                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42128                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42114                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42128                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.205727                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.205991                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.205727                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.205991                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.205727                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.205991                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 293879.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 305071.351223                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 305053.296151                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 293879.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 305071.351223                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 305053.296151                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 293879.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 305071.351223                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 305053.296151                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4652                       # number of writebacks
system.l22.writebacks::total                     4652                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8664                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8678                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8664                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8678                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8664                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8678                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3219655                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2089501655                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2092721310                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3219655                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2089501655                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2092721310                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3219655                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2089501655                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2092721310                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.205727                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.205991                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.205727                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.205991                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.205727                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.205991                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 229975.357143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 241170.551131                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 241152.490205                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 229975.357143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 241170.551131                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 241152.490205                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 229975.357143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 241170.551131                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 241152.490205                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6408                       # number of replacements
system.l23.tagsinuse                      4095.904433                       # Cycle average of tags in use
system.l23.total_refs                          295698                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10504                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.150990                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          117.642332                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.740062                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2227.183438                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1742.338601                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.028721                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002134                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.543746                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.425376                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        29401                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29402                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9609                       # number of Writeback hits
system.l23.Writeback_hits::total                 9609                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        29401                       # number of demand (read+write) hits
system.l23.demand_hits::total                   29402                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        29401                       # number of overall hits
system.l23.overall_hits::total                  29402                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6368                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6388                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           20                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6388                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6408                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6388                       # number of overall misses
system.l23.overall_misses::total                 6408                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      7232036                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2194143595                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2201375631                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      6864395                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      6864395                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      7232036                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2201007990                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2208240026                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      7232036                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2201007990                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2208240026                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           21                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        35769                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              35790                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9609                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9609                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           20                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           21                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        35789                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               35810                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           21                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        35789                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              35810                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.178031                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.178486                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.178491                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.178944                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.178491                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.178944                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 361601.800000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 344557.725345                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 344611.088134                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 343219.750000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 343219.750000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 361601.800000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 344553.536318                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 344606.745630                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 361601.800000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 344553.536318                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 344606.745630                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3855                       # number of writebacks
system.l23.writebacks::total                     3855                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6368                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6388                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           20                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6388                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6408                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6388                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6408                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5954548                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1787173429                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1793127977                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      5585593                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      5585593                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5954548                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1792759022                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1798713570                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5954548                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1792759022                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1798713570                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.178031                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.178486                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.178491                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.178944                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.178491                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.178944                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 297727.400000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 280649.093750                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 280702.563713                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 279279.650000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 279279.650000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 297727.400000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 280644.806199                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 280698.122659                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 297727.400000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 280644.806199                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 280698.122659                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.821499                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013450689                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873291.476895                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.821499                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022150                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866701                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13418575                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13418575                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13418575                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13418575                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13418575                       # number of overall hits
system.cpu0.icache.overall_hits::total       13418575                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5754631                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5754631                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5754631                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5754631                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5754631                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5754631                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13418592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13418592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13418592                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13418592                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13418592                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13418592                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 338507.705882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 338507.705882                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 338507.705882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 338507.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 338507.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 338507.705882                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4698527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4698527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4698527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4698527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4698527                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4698527                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 335609.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 335609.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 335609.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 335609.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 335609.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 335609.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49517                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245043558                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49773                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4923.222591                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.616249                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.383751                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826626                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173374                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19260786                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19260786                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23594278                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23594278                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23594278                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23594278                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       190677                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       190677                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       190677                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        190677                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       190677                       # number of overall misses
system.cpu0.dcache.overall_misses::total       190677                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33774670129                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33774670129                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33774670129                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33774670129                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33774670129                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33774670129                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19451463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19451463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23784955                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23784955                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23784955                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23784955                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009803                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009803                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008017                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008017                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008017                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008017                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 177130.278581                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 177130.278581                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 177130.278581                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 177130.278581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 177130.278581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 177130.278581                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8176                       # number of writebacks
system.cpu0.dcache.writebacks::total             8176                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       141160                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       141160                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       141160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       141160                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141160                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49517                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49517                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49517                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49517                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49517                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49517                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7338585778                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7338585778                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7338585778                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7338585778                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7338585778                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7338585778                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148203.360018                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 148203.360018                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 148203.360018                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 148203.360018                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 148203.360018                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 148203.360018                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996968                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099572589                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2216880.219758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996968                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12599175                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12599175                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12599175                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12599175                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12599175                       # number of overall hits
system.cpu1.icache.overall_hits::total       12599175                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6268569                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6268569                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6268569                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6268569                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6268569                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6268569                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12599194                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12599194                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12599194                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12599194                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12599194                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12599194                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 329924.684211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 329924.684211                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 329924.684211                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 329924.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 329924.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 329924.684211                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4796103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4796103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4796103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4796103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4796103                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4796103                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       368931                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       368931                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       368931                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       368931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       368931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       368931                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77142                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193770871                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77398                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2503.564317                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.244108                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.755892                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899391                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100609                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10140820                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10140820                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7390124                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7390124                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21769                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21769                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17474                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17474                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17530944                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17530944                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17530944                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17530944                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189110                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189110                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189110                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189110                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189110                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189110                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  32097560274                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  32097560274                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32097560274                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32097560274                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32097560274                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32097560274                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10329930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10329930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7390124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7390124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17474                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17474                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17720054                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17720054                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17720054                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17720054                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018307                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010672                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010672                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010672                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010672                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 169729.576828                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 169729.576828                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 169729.576828                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 169729.576828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 169729.576828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 169729.576828                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13631                       # number of writebacks
system.cpu1.dcache.writebacks::total            13631                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111968                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111968                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111968                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77142                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77142                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77142                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77142                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12786027484                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12786027484                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12786027484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12786027484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12786027484                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12786027484                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007468                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007468                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004353                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004353                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004353                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004353                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165746.642348                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 165746.642348                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 165746.642348                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 165746.642348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 165746.642348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 165746.642348                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997226                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097600594                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370627.632829                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997226                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12960910                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12960910                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12960910                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12960910                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12960910                       # number of overall hits
system.cpu2.icache.overall_hits::total       12960910                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4673542                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4673542                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4673542                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4673542                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4673542                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4673542                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12960925                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12960925                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12960925                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12960925                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12960925                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12960925                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 311569.466667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 311569.466667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 311569.466667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 311569.466667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 311569.466667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 311569.466667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4230517                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4230517                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4230517                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4230517                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4230517                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4230517                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 302179.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 302179.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 302179.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 302179.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 302179.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 302179.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42114                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182342330                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42370                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4303.571631                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.654769                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.345231                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908808                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091192                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10102183                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10102183                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7647069                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7647069                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18318                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18318                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18318                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17749252                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17749252                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17749252                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17749252                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127668                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127668                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127668                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127668                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127668                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127668                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17990298725                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17990298725                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17990298725                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17990298725                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17990298725                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17990298725                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10229851                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10229851                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7647069                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7647069                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18318                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18318                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17876920                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17876920                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17876920                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17876920                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012480                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012480                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 140914.706309                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 140914.706309                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 140914.706309                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 140914.706309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 140914.706309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 140914.706309                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10572                       # number of writebacks
system.cpu2.dcache.writebacks::total            10572                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85554                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85554                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85554                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85554                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42114                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42114                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42114                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42114                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42114                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4891231718                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4891231718                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4891231718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4891231718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4891231718                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4891231718                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116142.653702                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116142.653702                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 116142.653702                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116142.653702                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 116142.653702                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116142.653702                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.898528                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1101208516                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2358048.214133                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.898528                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028684                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.743427                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13267229                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13267229                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13267229                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13267229                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13267229                       # number of overall hits
system.cpu3.icache.overall_hits::total       13267229                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           22                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.cpu3.icache.overall_misses::total           22                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7932878                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7932878                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7932878                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7932878                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7932878                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7932878                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13267251                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13267251                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13267251                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13267251                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13267251                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13267251                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 360585.363636                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 360585.363636                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 360585.363636                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 360585.363636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 360585.363636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 360585.363636                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7462136                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7462136                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7462136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7462136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7462136                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7462136                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 355339.809524                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 355339.809524                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 355339.809524                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 355339.809524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 355339.809524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 355339.809524                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35789                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               177043413                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 36045                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4911.732917                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.179709                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.820291                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.903046                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.096954                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9783432                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9783432                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7637442                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7637442                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18450                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18450                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18420                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18420                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17420874                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17420874                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17420874                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17420874                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        91623                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        91623                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          167                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        91790                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         91790                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        91790                       # number of overall misses
system.cpu3.dcache.overall_misses::total        91790                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10757145713                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10757145713                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     57824648                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     57824648                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10814970361                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10814970361                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10814970361                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10814970361                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9875055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9875055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7637609                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7637609                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18420                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18420                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17512664                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17512664                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17512664                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17512664                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009278                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009278                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005241                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005241                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005241                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005241                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 117406.608745                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 117406.608745                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 346255.377246                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 346255.377246                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 117822.969398                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 117822.969398                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 117822.969398                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 117822.969398                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       566624                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       283312                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9609                       # number of writebacks
system.cpu3.dcache.writebacks::total             9609                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        55854                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        55854                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          147                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        56001                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        56001                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        56001                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        56001                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35769                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35769                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35789                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35789                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35789                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35789                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4164330931                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4164330931                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      7033605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      7033605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4171364536                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4171364536                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4171364536                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4171364536                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002044                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002044                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 116422.906176                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 116422.906176                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 351680.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 351680.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 116554.375255                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116554.375255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 116554.375255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116554.375255                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
