{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715353387777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715353387792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 11:03:07 2024 " "Processing started: Fri May 10 11:03:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715353387792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353387792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353387792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715353393143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper_001 " "Found entity 1: Computer_System_irq_mapper_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400172 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400244 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400244 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400244 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400244 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400330 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400346 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400354 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400363 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715353400368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400372 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_init_ship.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_init_ship.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_init_ship " "Found entity 1: Computer_System_init_ship" {  } { { "Computer_System/synthesis/submodules/Computer_System_init_ship.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_init_ship.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_collide_finish.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_collide_finish.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_collide_finish " "Found entity 1: Computer_System_collide_finish" {  } { { "Computer_System/synthesis/submodules/Computer_System_collide_finish.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_collide_finish.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_bus_master_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_bus_master_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Bus_master_audio " "Found entity 1: Computer_System_Bus_master_audio" {  } { { "Computer_System/synthesis/submodules/Computer_System_Bus_master_audio.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem " "Found entity 1: Computer_System_Audio_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "Computer_System/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio " "Found entity 1: Computer_System_Audio_Subsystem_Audio" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400557 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353400563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353400929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353400929 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE1_SoC_Computer.v(897) " "Verilog HDL information at DE1_SoC_Computer.v(897): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 897 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715353400936 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "DE1_SoC_Computer.v(1546) " "Verilog HDL Event Control warning at DE1_SoC_Computer.v(1546): event expression contains \"\|\" or \"\|\|\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1546 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1715353400937 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE1_SoC_Computer.v(1568) " "Verilog HDL information at DE1_SoC_Computer.v(1568): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1568 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715353400938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 16 16 " "Found 16 design units, including 16 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_driver " "Found entity 2: vga_driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "3 Clock_divider " "Found entity 3: Clock_divider" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "4 Clock_divider4 " "Found entity 4: Clock_divider4" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "5 Clock_divider8 " "Found entity 5: Clock_divider8" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1082 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "6 Clock_divider16 " "Found entity 6: Clock_divider16" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "7 collide_stream_fsm " "Found entity 7: collide_stream_fsm" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "8 collide " "Found entity 8: collide" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 2826 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "9 signed_mult " "Found entity 9: signed_mult" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "10 m3 " "Found entity 10: m3" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "11 m4_5 " "Found entity 11: m4_5" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "12 m1_5 " "Found entity 12: m1_5" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "13 m10k_n " "Found entity 13: m10k_n" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "14 m10k_color " "Found entity 14: m10k_color" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "15 speed_calc " "Found entity 15: speed_calc" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""} { "Info" "ISGN_ENTITY_NAME" "16 abs " "Found entity 16: abs" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353401051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353401064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353401064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state_clock DE1_SoC_Computer.v(657) " "Verilog HDL Implicit Net warning at DE1_SoC_Computer.v(657): created implicit net for \"state_clock\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 657 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_addr DE1_SoC_Computer.v(674) " "Verilog HDL Implicit Net warning at DE1_SoC_Computer.v(674): created implicit net for \"bus_addr\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 674 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_byte_enable DE1_SoC_Computer.v(675) " "Verilog HDL Implicit Net warning at DE1_SoC_Computer.v(675): created implicit net for \"bus_byte_enable\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 675 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_read DE1_SoC_Computer.v(676) " "Verilog HDL Implicit Net warning at DE1_SoC_Computer.v(676): created implicit net for \"bus_read\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_write DE1_SoC_Computer.v(677) " "Verilog HDL Implicit Net warning at DE1_SoC_Computer.v(677): created implicit net for \"bus_write\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 677 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_write_data DE1_SoC_Computer.v(678) " "Verilog HDL Implicit Net warning at DE1_SoC_Computer.v(678): created implicit net for \"bus_write_data\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 678 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_ack DE1_SoC_Computer.v(679) " "Verilog HDL Implicit Net warning at DE1_SoC_Computer.v(679): created implicit net for \"bus_ack\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 679 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_read_data DE1_SoC_Computer.v(680) " "Verilog HDL Implicit Net warning at DE1_SoC_Computer.v(680): created implicit net for \"bus_read_data\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 680 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715353401379 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DE1_SoC_Computer.v(402) " "Verilog HDL Case Statement warning at DE1_SoC_Computer.v(402): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 402 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1715353401382 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE1_SoC_Computer.v(402) " "Verilog HDL Case Statement warning at DE1_SoC_Computer.v(402): incomplete case statement has no default case item" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 402 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715353401382 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segs DE1_SoC_Computer.v(401) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(401): inferring latch(es) for variable \"segs\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 401 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715353401382 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 DE1_SoC_Computer.v(563) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(563): truncated value with size 33 to match size of target (32)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353401382 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(209) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(209) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401387 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(210) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(210) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(245) " "Output port \"LEDR\" at DE1_SoC_Computer.v(245) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(196) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(196) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(198) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(198) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(211) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(211) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(212) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(212) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(213) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(213) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(214) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(214) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(216) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(216) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(217) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(217) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(218) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(218) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(219) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(219) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(239) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(239) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(261) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(261) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353401388 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[0\] DE1_SoC_Computer.v(401) " "Inferred latch for \"segs\[0\]\" at DE1_SoC_Computer.v(401)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353401389 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[1\] DE1_SoC_Computer.v(401) " "Inferred latch for \"segs\[1\]\" at DE1_SoC_Computer.v(401)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353401389 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[2\] DE1_SoC_Computer.v(401) " "Inferred latch for \"segs\[2\]\" at DE1_SoC_Computer.v(401)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353401389 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[3\] DE1_SoC_Computer.v(401) " "Inferred latch for \"segs\[3\]\" at DE1_SoC_Computer.v(401)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353401389 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[4\] DE1_SoC_Computer.v(401) " "Inferred latch for \"segs\[4\]\" at DE1_SoC_Computer.v(401)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353401389 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[5\] DE1_SoC_Computer.v(401) " "Inferred latch for \"segs\[5\]\" at DE1_SoC_Computer.v(401)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353401389 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[6\] DE1_SoC_Computer.v(401) " "Inferred latch for \"segs\[6\]\" at DE1_SoC_Computer.v(401)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353401389 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:c1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:c1\"" {  } { { "DE1_SoC_Computer.v" "c1" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider4 Clock_divider4:c4 " "Elaborating entity \"Clock_divider4\" for hierarchy \"Clock_divider4:c4\"" {  } { { "DE1_SoC_Computer.v" "c4" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider8 Clock_divider8:c8 " "Elaborating entity \"Clock_divider8\" for hierarchy \"Clock_divider8:c8\"" {  } { { "DE1_SoC_Computer.v" "c8" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider16 Clock_divider16:c16 " "Elaborating entity \"Clock_divider16\" for hierarchy \"Clock_divider16:c16\"" {  } { { "DE1_SoC_Computer.v" "c16" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collide_stream_fsm collide_stream_fsm:k00 " "Elaborating entity \"collide_stream_fsm\" for hierarchy \"collide_stream_fsm:k00\"" {  } { { "DE1_SoC_Computer.v" "k00" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color_read_address DE1_SoC_Computer.v(1254) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1254): object \"color_read_address\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715353401534 "|DE1_SoC_Computer|collide_stream_fsm:k00"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ux_temp DE1_SoC_Computer.v(1371) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1371): object \"ux_temp\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715353401534 "|DE1_SoC_Computer|collide_stream_fsm:k00"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uy_temp DE1_SoC_Computer.v(1372) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1372): object \"uy_temp\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715353401534 "|DE1_SoC_Computer|collide_stream_fsm:k00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 14 DE1_SoC_Computer.v(1632) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1632): truncated value with size 27 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353401538 "|DE1_SoC_Computer|collide_stream_fsm:k00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 14 DE1_SoC_Computer.v(1633) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1633): truncated value with size 27 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353401539 "|DE1_SoC_Computer|collide_stream_fsm:k00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 8 DE1_SoC_Computer.v(2735) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2735): truncated value with size 27 to match size of target (8)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 2735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353401554 "|DE1_SoC_Computer|collide_stream_fsm:k00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m10k_n collide_stream_fsm:k00\|m10k_n:n0 " "Elaborating entity \"m10k_n\" for hierarchy \"collide_stream_fsm:k00\|m10k_n:n0\"" {  } { { "DE1_SoC_Computer.v" "n0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353401883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m10k_color collide_stream_fsm:k00\|m10k_color:p68 " "Elaborating entity \"m10k_color\" for hierarchy \"collide_stream_fsm:k00\|m10k_color:p68\"" {  } { { "DE1_SoC_Computer.v" "p68" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collide collide_stream_fsm:k00\|collide:b0 " "Elaborating entity \"collide\" for hierarchy \"collide_stream_fsm:k00\|collide:b0\"" {  } { { "DE1_SoC_Computer.v" "b0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_mult collide_stream_fsm:k00\|collide:b0\|signed_mult:s1 " "Elaborating entity \"signed_mult\" for hierarchy \"collide_stream_fsm:k00\|collide:b0\|signed_mult:s1\"" {  } { { "DE1_SoC_Computer.v" "s1" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3 collide_stream_fsm:k00\|collide:b0\|m3:k0 " "Elaborating entity \"m3\" for hierarchy \"collide_stream_fsm:k00\|collide:b0\|m3:k0\"" {  } { { "DE1_SoC_Computer.v" "k0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m1_5 collide_stream_fsm:k00\|collide:b0\|m1_5:p0 " "Elaborating entity \"m1_5\" for hierarchy \"collide_stream_fsm:k00\|collide:b0\|m1_5:p0\"" {  } { { "DE1_SoC_Computer.v" "p0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m4_5 collide_stream_fsm:k00\|collide:b0\|m4_5:r0 " "Elaborating entity \"m4_5\" for hierarchy \"collide_stream_fsm:k00\|collide:b0\|m4_5:r0\"" {  } { { "DE1_SoC_Computer.v" "r0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 2919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_calc collide_stream_fsm:k00\|speed_calc:cv08 " "Elaborating entity \"speed_calc\" for hierarchy \"collide_stream_fsm:k00\|speed_calc:cv08\"" {  } { { "DE1_SoC_Computer.v" "cv08" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs collide_stream_fsm:k00\|speed_calc:cv08\|abs:a1 " "Elaborating entity \"abs\" for hierarchy \"collide_stream_fsm:k00\|speed_calc:cv08\|abs:a1\"" {  } { { "DE1_SoC_Computer.v" "a1" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 3131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:DUT " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:DUT\"" {  } { { "DE1_SoC_Computer.v" "DUT" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353402961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715353403117 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353403117 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403133 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353403133 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403196 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715353403196 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353403196 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715353403196 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353403196 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715353403289 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715353403289 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403305 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353403321 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353403321 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353403321 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715353403321 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353403886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353403886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353403886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353403886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353403886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353403886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353403886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353403886 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715353403886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353403953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353403953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353403969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404314 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1715353404315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353404368 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353404369 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353404369 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353404369 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353404369 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353404369 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_AV_Config Computer_System:The_System\|Computer_System_AV_Config:av_config " "Elaborating entity \"Computer_System_AV_Config\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\"" {  } { { "Computer_System/synthesis/Computer_System.v" "av_config" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353404770 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Serial_Bus_Controller" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353404838 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715353404869 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem " "Elaborating entity \"Computer_System_Audio_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "audio_subsystem" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Bit_Clock_Edges" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_In_Deserializer" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353404978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353405278 ""}  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715353405278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353405372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353405372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353405426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353405426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353405504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353405504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353405622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353405622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353405734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353405734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353405828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353405828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353405922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353405922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353405922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_Out_Serializer" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353406283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio_pll" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353406914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "audio_pll" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353406931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "altera_pll_i" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407037 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715353407039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407062 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715353407062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "reset_from_locked" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "rst_controller" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Bus_master_audio Computer_System:The_System\|Computer_System_Bus_master_audio:bus_master_audio " "Elaborating entity \"Computer_System_Bus_master_audio\" for hierarchy \"Computer_System:The_System\|Computer_System_Bus_master_audio:bus_master_audio\"" {  } { { "Computer_System/synthesis/Computer_System.v" "bus_master_audio" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715353407198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353407198 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715353407198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_collide_finish Computer_System:The_System\|Computer_System_collide_finish:collide_finish " "Elaborating entity \"Computer_System_collide_finish\" for hierarchy \"Computer_System:The_System\|Computer_System_collide_finish:collide_finish\"" {  } { { "Computer_System/synthesis/Computer_System.v" "collide_finish" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_init_ship Computer_System:The_System\|Computer_System_init_ship:init_ship " "Elaborating entity \"Computer_System_init_ship\" for hierarchy \"Computer_System:The_System\|Computer_System_init_ship:init_ship\"" {  } { { "Computer_System/synthesis/Computer_System.v" "init_ship" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353407491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bus_master_audio_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bus_master_audio_avalon_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "bus_master_audio_avalon_master_translator" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_translator" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:n0_from_hps_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:n0_from_hps_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "n0_from_hps_s1_translator" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bus_master_audio_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bus_master_audio_avalon_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "bus_master_audio_avalon_master_agent" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_agent" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_agent_rsp_fifo" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_agent_rdata_fifo" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353409861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353410825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353410904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353410932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353410958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353410975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_004" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_burst_adapter" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_subsystem_audio_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353411670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353415932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper_001 Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"Computer_System_irq_mapper_001\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper_001" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353416796 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[31\] " "Net \"stream_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[30\] " "Net \"stream_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[29\] " "Net \"stream_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[28\] " "Net \"stream_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[27\] " "Net \"stream_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[26\] " "Net \"stream_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[25\] " "Net \"stream_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[24\] " "Net \"stream_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[23\] " "Net \"stream_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[22\] " "Net \"stream_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[21\] " "Net \"stream_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[20\] " "Net \"stream_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[19\] " "Net \"stream_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[18\] " "Net \"stream_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[17\] " "Net \"stream_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[16\] " "Net \"stream_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[15\] " "Net \"stream_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[14\] " "Net \"stream_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[13\] " "Net \"stream_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[12\] " "Net \"stream_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[11\] " "Net \"stream_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[10\] " "Net \"stream_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[9\] " "Net \"stream_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[8\] " "Net \"stream_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[7\] " "Net \"stream_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[6\] " "Net \"stream_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[5\] " "Net \"stream_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[4\] " "Net \"stream_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[3\] " "Net \"stream_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[2\] " "Net \"stream_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[1\] " "Net \"stream_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[31\] " "Net \"collide_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[30\] " "Net \"collide_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[29\] " "Net \"collide_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[28\] " "Net \"collide_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[27\] " "Net \"collide_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[26\] " "Net \"collide_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[25\] " "Net \"collide_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[24\] " "Net \"collide_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[23\] " "Net \"collide_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[22\] " "Net \"collide_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[21\] " "Net \"collide_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[20\] " "Net \"collide_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[19\] " "Net \"collide_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[18\] " "Net \"collide_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[17\] " "Net \"collide_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[16\] " "Net \"collide_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[15\] " "Net \"collide_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[14\] " "Net \"collide_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[13\] " "Net \"collide_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[12\] " "Net \"collide_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[11\] " "Net \"collide_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[10\] " "Net \"collide_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[9\] " "Net \"collide_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[8\] " "Net \"collide_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[7\] " "Net \"collide_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[6\] " "Net \"collide_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[5\] " "Net \"collide_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[4\] " "Net \"collide_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[3\] " "Net \"collide_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[2\] " "Net \"collide_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[1\] " "Net \"collide_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[31\] " "Net \"move_trace_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[30\] " "Net \"move_trace_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[29\] " "Net \"move_trace_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[28\] " "Net \"move_trace_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[27\] " "Net \"move_trace_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[26\] " "Net \"move_trace_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[25\] " "Net \"move_trace_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[24\] " "Net \"move_trace_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[23\] " "Net \"move_trace_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[22\] " "Net \"move_trace_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[21\] " "Net \"move_trace_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[20\] " "Net \"move_trace_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[19\] " "Net \"move_trace_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[18\] " "Net \"move_trace_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[17\] " "Net \"move_trace_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[16\] " "Net \"move_trace_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[15\] " "Net \"move_trace_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[14\] " "Net \"move_trace_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[13\] " "Net \"move_trace_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[12\] " "Net \"move_trace_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[11\] " "Net \"move_trace_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[10\] " "Net \"move_trace_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[9\] " "Net \"move_trace_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[8\] " "Net \"move_trace_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[7\] " "Net \"move_trace_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[6\] " "Net \"move_trace_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[5\] " "Net \"move_trace_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[4\] " "Net \"move_trace_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[3\] " "Net \"move_trace_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[2\] " "Net \"move_trace_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[1\] " "Net \"move_trace_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[31\] " "Net \"speed_color_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[30\] " "Net \"speed_color_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[29\] " "Net \"speed_color_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[28\] " "Net \"speed_color_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[27\] " "Net \"speed_color_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[26\] " "Net \"speed_color_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[25\] " "Net \"speed_color_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[24\] " "Net \"speed_color_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[23\] " "Net \"speed_color_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[22\] " "Net \"speed_color_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[21\] " "Net \"speed_color_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[20\] " "Net \"speed_color_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[19\] " "Net \"speed_color_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[18\] " "Net \"speed_color_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[17\] " "Net \"speed_color_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[16\] " "Net \"speed_color_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[15\] " "Net \"speed_color_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[14\] " "Net \"speed_color_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[13\] " "Net \"speed_color_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[12\] " "Net \"speed_color_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[11\] " "Net \"speed_color_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[10\] " "Net \"speed_color_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[9\] " "Net \"speed_color_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[8\] " "Net \"speed_color_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[7\] " "Net \"speed_color_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[6\] " "Net \"speed_color_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[5\] " "Net \"speed_color_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[4\] " "Net \"speed_color_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[3\] " "Net \"speed_color_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[2\] " "Net \"speed_color_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[1\] " "Net \"speed_color_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[31\] " "Net \"init_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[30\] " "Net \"init_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[29\] " "Net \"init_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[28\] " "Net \"init_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[27\] " "Net \"init_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[26\] " "Net \"init_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[25\] " "Net \"init_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[24\] " "Net \"init_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[23\] " "Net \"init_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[22\] " "Net \"init_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[21\] " "Net \"init_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[20\] " "Net \"init_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[19\] " "Net \"init_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[18\] " "Net \"init_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[17\] " "Net \"init_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[16\] " "Net \"init_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[15\] " "Net \"init_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[14\] " "Net \"init_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[13\] " "Net \"init_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[12\] " "Net \"init_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[11\] " "Net \"init_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[10\] " "Net \"init_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[9\] " "Net \"init_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[8\] " "Net \"init_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[7\] " "Net \"init_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[6\] " "Net \"init_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[5\] " "Net \"init_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[4\] " "Net \"init_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[3\] " "Net \"init_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[2\] " "Net \"init_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[1\] " "Net \"init_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423541 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715353423541 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[31\] " "Net \"stream_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[30\] " "Net \"stream_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[29\] " "Net \"stream_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[28\] " "Net \"stream_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[27\] " "Net \"stream_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[26\] " "Net \"stream_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[25\] " "Net \"stream_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[24\] " "Net \"stream_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[23\] " "Net \"stream_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[22\] " "Net \"stream_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[21\] " "Net \"stream_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[20\] " "Net \"stream_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[19\] " "Net \"stream_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[18\] " "Net \"stream_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[17\] " "Net \"stream_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[16\] " "Net \"stream_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[15\] " "Net \"stream_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[14\] " "Net \"stream_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[13\] " "Net \"stream_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[12\] " "Net \"stream_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[11\] " "Net \"stream_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[10\] " "Net \"stream_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[9\] " "Net \"stream_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[8\] " "Net \"stream_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[7\] " "Net \"stream_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[6\] " "Net \"stream_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[5\] " "Net \"stream_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[4\] " "Net \"stream_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[3\] " "Net \"stream_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[2\] " "Net \"stream_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[1\] " "Net \"stream_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[31\] " "Net \"collide_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[30\] " "Net \"collide_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[29\] " "Net \"collide_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[28\] " "Net \"collide_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[27\] " "Net \"collide_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[26\] " "Net \"collide_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[25\] " "Net \"collide_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[24\] " "Net \"collide_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[23\] " "Net \"collide_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[22\] " "Net \"collide_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[21\] " "Net \"collide_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[20\] " "Net \"collide_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[19\] " "Net \"collide_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[18\] " "Net \"collide_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[17\] " "Net \"collide_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[16\] " "Net \"collide_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[15\] " "Net \"collide_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[14\] " "Net \"collide_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[13\] " "Net \"collide_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[12\] " "Net \"collide_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[11\] " "Net \"collide_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[10\] " "Net \"collide_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[9\] " "Net \"collide_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[8\] " "Net \"collide_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[7\] " "Net \"collide_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[6\] " "Net \"collide_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[5\] " "Net \"collide_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[4\] " "Net \"collide_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[3\] " "Net \"collide_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[2\] " "Net \"collide_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[1\] " "Net \"collide_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[31\] " "Net \"move_trace_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[30\] " "Net \"move_trace_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[29\] " "Net \"move_trace_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[28\] " "Net \"move_trace_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[27\] " "Net \"move_trace_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[26\] " "Net \"move_trace_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[25\] " "Net \"move_trace_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[24\] " "Net \"move_trace_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[23\] " "Net \"move_trace_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[22\] " "Net \"move_trace_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[21\] " "Net \"move_trace_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[20\] " "Net \"move_trace_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[19\] " "Net \"move_trace_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[18\] " "Net \"move_trace_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[17\] " "Net \"move_trace_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[16\] " "Net \"move_trace_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[15\] " "Net \"move_trace_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[14\] " "Net \"move_trace_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[13\] " "Net \"move_trace_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[12\] " "Net \"move_trace_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[11\] " "Net \"move_trace_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[10\] " "Net \"move_trace_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[9\] " "Net \"move_trace_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[8\] " "Net \"move_trace_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[7\] " "Net \"move_trace_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[6\] " "Net \"move_trace_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[5\] " "Net \"move_trace_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[4\] " "Net \"move_trace_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[3\] " "Net \"move_trace_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[2\] " "Net \"move_trace_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[1\] " "Net \"move_trace_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[31\] " "Net \"speed_color_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[30\] " "Net \"speed_color_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[29\] " "Net \"speed_color_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[28\] " "Net \"speed_color_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[27\] " "Net \"speed_color_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[26\] " "Net \"speed_color_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[25\] " "Net \"speed_color_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[24\] " "Net \"speed_color_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[23\] " "Net \"speed_color_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[22\] " "Net \"speed_color_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[21\] " "Net \"speed_color_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[20\] " "Net \"speed_color_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[19\] " "Net \"speed_color_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[18\] " "Net \"speed_color_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[17\] " "Net \"speed_color_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[16\] " "Net \"speed_color_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[15\] " "Net \"speed_color_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[14\] " "Net \"speed_color_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[13\] " "Net \"speed_color_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[12\] " "Net \"speed_color_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[11\] " "Net \"speed_color_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[10\] " "Net \"speed_color_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[9\] " "Net \"speed_color_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[8\] " "Net \"speed_color_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[7\] " "Net \"speed_color_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[6\] " "Net \"speed_color_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[5\] " "Net \"speed_color_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[4\] " "Net \"speed_color_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[3\] " "Net \"speed_color_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[2\] " "Net \"speed_color_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[1\] " "Net \"speed_color_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[31\] " "Net \"init_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[30\] " "Net \"init_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[29\] " "Net \"init_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[28\] " "Net \"init_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[27\] " "Net \"init_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[26\] " "Net \"init_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[25\] " "Net \"init_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[24\] " "Net \"init_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[23\] " "Net \"init_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[22\] " "Net \"init_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[21\] " "Net \"init_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[20\] " "Net \"init_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[19\] " "Net \"init_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[18\] " "Net \"init_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[17\] " "Net \"init_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[16\] " "Net \"init_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[15\] " "Net \"init_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[14\] " "Net \"init_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[13\] " "Net \"init_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[12\] " "Net \"init_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[11\] " "Net \"init_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[10\] " "Net \"init_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[9\] " "Net \"init_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[8\] " "Net \"init_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[7\] " "Net \"init_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[6\] " "Net \"init_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[5\] " "Net \"init_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[4\] " "Net \"init_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[3\] " "Net \"init_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[2\] " "Net \"init_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[1\] " "Net \"init_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423554 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715353423554 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[31\] " "Net \"stream_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[30\] " "Net \"stream_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[29\] " "Net \"stream_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[28\] " "Net \"stream_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[27\] " "Net \"stream_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[26\] " "Net \"stream_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[25\] " "Net \"stream_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[24\] " "Net \"stream_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[23\] " "Net \"stream_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[22\] " "Net \"stream_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[21\] " "Net \"stream_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[20\] " "Net \"stream_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[19\] " "Net \"stream_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[18\] " "Net \"stream_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[17\] " "Net \"stream_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[16\] " "Net \"stream_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[15\] " "Net \"stream_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[14\] " "Net \"stream_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[13\] " "Net \"stream_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[12\] " "Net \"stream_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[11\] " "Net \"stream_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[10\] " "Net \"stream_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[9\] " "Net \"stream_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[8\] " "Net \"stream_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[7\] " "Net \"stream_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[6\] " "Net \"stream_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[5\] " "Net \"stream_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[4\] " "Net \"stream_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[3\] " "Net \"stream_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[2\] " "Net \"stream_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[1\] " "Net \"stream_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[31\] " "Net \"collide_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[30\] " "Net \"collide_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[29\] " "Net \"collide_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[28\] " "Net \"collide_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[27\] " "Net \"collide_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[26\] " "Net \"collide_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[25\] " "Net \"collide_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[24\] " "Net \"collide_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[23\] " "Net \"collide_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[22\] " "Net \"collide_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[21\] " "Net \"collide_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[20\] " "Net \"collide_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[19\] " "Net \"collide_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[18\] " "Net \"collide_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[17\] " "Net \"collide_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[16\] " "Net \"collide_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[15\] " "Net \"collide_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[14\] " "Net \"collide_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[13\] " "Net \"collide_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[12\] " "Net \"collide_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[11\] " "Net \"collide_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[10\] " "Net \"collide_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[9\] " "Net \"collide_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[8\] " "Net \"collide_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[7\] " "Net \"collide_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[6\] " "Net \"collide_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[5\] " "Net \"collide_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[4\] " "Net \"collide_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[3\] " "Net \"collide_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[2\] " "Net \"collide_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[1\] " "Net \"collide_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[31\] " "Net \"move_trace_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[30\] " "Net \"move_trace_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[29\] " "Net \"move_trace_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[28\] " "Net \"move_trace_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[27\] " "Net \"move_trace_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[26\] " "Net \"move_trace_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[25\] " "Net \"move_trace_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[24\] " "Net \"move_trace_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[23\] " "Net \"move_trace_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[22\] " "Net \"move_trace_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[21\] " "Net \"move_trace_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[20\] " "Net \"move_trace_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[19\] " "Net \"move_trace_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[18\] " "Net \"move_trace_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[17\] " "Net \"move_trace_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[16\] " "Net \"move_trace_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[15\] " "Net \"move_trace_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[14\] " "Net \"move_trace_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[13\] " "Net \"move_trace_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[12\] " "Net \"move_trace_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[11\] " "Net \"move_trace_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[10\] " "Net \"move_trace_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[9\] " "Net \"move_trace_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[8\] " "Net \"move_trace_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[7\] " "Net \"move_trace_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[6\] " "Net \"move_trace_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[5\] " "Net \"move_trace_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[4\] " "Net \"move_trace_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[3\] " "Net \"move_trace_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[2\] " "Net \"move_trace_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[1\] " "Net \"move_trace_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[31\] " "Net \"speed_color_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[30\] " "Net \"speed_color_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[29\] " "Net \"speed_color_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[28\] " "Net \"speed_color_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[27\] " "Net \"speed_color_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[26\] " "Net \"speed_color_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[25\] " "Net \"speed_color_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[24\] " "Net \"speed_color_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[23\] " "Net \"speed_color_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[22\] " "Net \"speed_color_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[21\] " "Net \"speed_color_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[20\] " "Net \"speed_color_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[19\] " "Net \"speed_color_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[18\] " "Net \"speed_color_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[17\] " "Net \"speed_color_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[16\] " "Net \"speed_color_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[15\] " "Net \"speed_color_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[14\] " "Net \"speed_color_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[13\] " "Net \"speed_color_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[12\] " "Net \"speed_color_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[11\] " "Net \"speed_color_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[10\] " "Net \"speed_color_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[9\] " "Net \"speed_color_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[8\] " "Net \"speed_color_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[7\] " "Net \"speed_color_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[6\] " "Net \"speed_color_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[5\] " "Net \"speed_color_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[4\] " "Net \"speed_color_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[3\] " "Net \"speed_color_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[2\] " "Net \"speed_color_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[1\] " "Net \"speed_color_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[31\] " "Net \"init_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[30\] " "Net \"init_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[29\] " "Net \"init_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[28\] " "Net \"init_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[27\] " "Net \"init_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[26\] " "Net \"init_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[25\] " "Net \"init_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[24\] " "Net \"init_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[23\] " "Net \"init_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[22\] " "Net \"init_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[21\] " "Net \"init_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[20\] " "Net \"init_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[19\] " "Net \"init_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[18\] " "Net \"init_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[17\] " "Net \"init_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[16\] " "Net \"init_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[15\] " "Net \"init_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[14\] " "Net \"init_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[13\] " "Net \"init_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[12\] " "Net \"init_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[11\] " "Net \"init_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[10\] " "Net \"init_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[9\] " "Net \"init_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[8\] " "Net \"init_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[7\] " "Net \"init_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[6\] " "Net \"init_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[5\] " "Net \"init_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[4\] " "Net \"init_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[3\] " "Net \"init_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[2\] " "Net \"init_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[1\] " "Net \"init_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423567 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715353423567 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[31\] " "Net \"stream_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[30\] " "Net \"stream_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[29\] " "Net \"stream_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[28\] " "Net \"stream_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[27\] " "Net \"stream_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[26\] " "Net \"stream_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[25\] " "Net \"stream_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[24\] " "Net \"stream_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[23\] " "Net \"stream_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[22\] " "Net \"stream_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[21\] " "Net \"stream_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[20\] " "Net \"stream_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[19\] " "Net \"stream_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[18\] " "Net \"stream_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[17\] " "Net \"stream_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[16\] " "Net \"stream_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[15\] " "Net \"stream_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[14\] " "Net \"stream_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[13\] " "Net \"stream_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[12\] " "Net \"stream_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[11\] " "Net \"stream_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[10\] " "Net \"stream_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[9\] " "Net \"stream_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[8\] " "Net \"stream_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[7\] " "Net \"stream_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[6\] " "Net \"stream_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[5\] " "Net \"stream_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[4\] " "Net \"stream_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[3\] " "Net \"stream_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[2\] " "Net \"stream_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[1\] " "Net \"stream_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[31\] " "Net \"collide_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[30\] " "Net \"collide_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[29\] " "Net \"collide_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[28\] " "Net \"collide_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[27\] " "Net \"collide_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[26\] " "Net \"collide_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[25\] " "Net \"collide_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[24\] " "Net \"collide_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[23\] " "Net \"collide_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[22\] " "Net \"collide_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[21\] " "Net \"collide_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[20\] " "Net \"collide_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[19\] " "Net \"collide_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[18\] " "Net \"collide_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[17\] " "Net \"collide_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[16\] " "Net \"collide_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[15\] " "Net \"collide_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[14\] " "Net \"collide_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[13\] " "Net \"collide_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[12\] " "Net \"collide_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[11\] " "Net \"collide_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[10\] " "Net \"collide_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[9\] " "Net \"collide_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[8\] " "Net \"collide_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[7\] " "Net \"collide_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[6\] " "Net \"collide_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[5\] " "Net \"collide_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[4\] " "Net \"collide_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[3\] " "Net \"collide_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[2\] " "Net \"collide_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[1\] " "Net \"collide_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[31\] " "Net \"move_trace_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[30\] " "Net \"move_trace_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[29\] " "Net \"move_trace_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[28\] " "Net \"move_trace_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[27\] " "Net \"move_trace_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[26\] " "Net \"move_trace_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[25\] " "Net \"move_trace_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[24\] " "Net \"move_trace_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[23\] " "Net \"move_trace_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[22\] " "Net \"move_trace_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[21\] " "Net \"move_trace_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[20\] " "Net \"move_trace_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[19\] " "Net \"move_trace_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[18\] " "Net \"move_trace_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[17\] " "Net \"move_trace_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[16\] " "Net \"move_trace_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[15\] " "Net \"move_trace_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[14\] " "Net \"move_trace_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[13\] " "Net \"move_trace_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[12\] " "Net \"move_trace_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[11\] " "Net \"move_trace_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[10\] " "Net \"move_trace_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[9\] " "Net \"move_trace_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[8\] " "Net \"move_trace_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[7\] " "Net \"move_trace_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[6\] " "Net \"move_trace_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[5\] " "Net \"move_trace_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[4\] " "Net \"move_trace_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[3\] " "Net \"move_trace_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[2\] " "Net \"move_trace_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[1\] " "Net \"move_trace_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[31\] " "Net \"speed_color_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[30\] " "Net \"speed_color_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[29\] " "Net \"speed_color_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[28\] " "Net \"speed_color_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[27\] " "Net \"speed_color_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[26\] " "Net \"speed_color_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[25\] " "Net \"speed_color_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[24\] " "Net \"speed_color_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[23\] " "Net \"speed_color_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[22\] " "Net \"speed_color_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[21\] " "Net \"speed_color_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[20\] " "Net \"speed_color_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[19\] " "Net \"speed_color_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[18\] " "Net \"speed_color_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[17\] " "Net \"speed_color_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[16\] " "Net \"speed_color_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[15\] " "Net \"speed_color_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[14\] " "Net \"speed_color_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[13\] " "Net \"speed_color_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[12\] " "Net \"speed_color_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[11\] " "Net \"speed_color_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[10\] " "Net \"speed_color_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[9\] " "Net \"speed_color_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[8\] " "Net \"speed_color_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[7\] " "Net \"speed_color_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[6\] " "Net \"speed_color_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[5\] " "Net \"speed_color_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[4\] " "Net \"speed_color_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[3\] " "Net \"speed_color_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[2\] " "Net \"speed_color_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[1\] " "Net \"speed_color_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[31\] " "Net \"init_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[30\] " "Net \"init_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[29\] " "Net \"init_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[28\] " "Net \"init_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[27\] " "Net \"init_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[26\] " "Net \"init_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[25\] " "Net \"init_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[24\] " "Net \"init_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[23\] " "Net \"init_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[22\] " "Net \"init_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[21\] " "Net \"init_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[20\] " "Net \"init_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[19\] " "Net \"init_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[18\] " "Net \"init_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[17\] " "Net \"init_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[16\] " "Net \"init_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[15\] " "Net \"init_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[14\] " "Net \"init_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[13\] " "Net \"init_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[12\] " "Net \"init_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[11\] " "Net \"init_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[10\] " "Net \"init_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[9\] " "Net \"init_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[8\] " "Net \"init_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[7\] " "Net \"init_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[6\] " "Net \"init_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[5\] " "Net \"init_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[4\] " "Net \"init_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[3\] " "Net \"init_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[2\] " "Net \"init_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[1\] " "Net \"init_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423580 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715353423580 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[31\] " "Net \"stream_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[30\] " "Net \"stream_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[29\] " "Net \"stream_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[28\] " "Net \"stream_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[27\] " "Net \"stream_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[26\] " "Net \"stream_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[25\] " "Net \"stream_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[24\] " "Net \"stream_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[23\] " "Net \"stream_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[22\] " "Net \"stream_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[21\] " "Net \"stream_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[20\] " "Net \"stream_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[19\] " "Net \"stream_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[18\] " "Net \"stream_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[17\] " "Net \"stream_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[16\] " "Net \"stream_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[15\] " "Net \"stream_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[14\] " "Net \"stream_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[13\] " "Net \"stream_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[12\] " "Net \"stream_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[11\] " "Net \"stream_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[10\] " "Net \"stream_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[9\] " "Net \"stream_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[8\] " "Net \"stream_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[7\] " "Net \"stream_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[6\] " "Net \"stream_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[5\] " "Net \"stream_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[4\] " "Net \"stream_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[3\] " "Net \"stream_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[2\] " "Net \"stream_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stream_finish\[1\] " "Net \"stream_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "stream_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 539 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[31\] " "Net \"collide_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[30\] " "Net \"collide_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[29\] " "Net \"collide_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[28\] " "Net \"collide_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[27\] " "Net \"collide_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[26\] " "Net \"collide_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[25\] " "Net \"collide_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[24\] " "Net \"collide_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[23\] " "Net \"collide_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[22\] " "Net \"collide_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[21\] " "Net \"collide_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[20\] " "Net \"collide_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[19\] " "Net \"collide_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[18\] " "Net \"collide_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[17\] " "Net \"collide_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[16\] " "Net \"collide_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[15\] " "Net \"collide_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[14\] " "Net \"collide_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[13\] " "Net \"collide_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[12\] " "Net \"collide_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[11\] " "Net \"collide_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[10\] " "Net \"collide_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[9\] " "Net \"collide_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[8\] " "Net \"collide_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[7\] " "Net \"collide_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[6\] " "Net \"collide_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[5\] " "Net \"collide_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[4\] " "Net \"collide_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[3\] " "Net \"collide_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[2\] " "Net \"collide_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "collide_finish\[1\] " "Net \"collide_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "collide_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 540 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[31\] " "Net \"move_trace_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[30\] " "Net \"move_trace_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[29\] " "Net \"move_trace_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[28\] " "Net \"move_trace_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[27\] " "Net \"move_trace_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[26\] " "Net \"move_trace_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[25\] " "Net \"move_trace_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[24\] " "Net \"move_trace_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[23\] " "Net \"move_trace_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[22\] " "Net \"move_trace_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[21\] " "Net \"move_trace_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[20\] " "Net \"move_trace_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[19\] " "Net \"move_trace_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[18\] " "Net \"move_trace_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[17\] " "Net \"move_trace_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[16\] " "Net \"move_trace_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[15\] " "Net \"move_trace_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[14\] " "Net \"move_trace_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[13\] " "Net \"move_trace_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[12\] " "Net \"move_trace_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[11\] " "Net \"move_trace_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[10\] " "Net \"move_trace_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[9\] " "Net \"move_trace_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[8\] " "Net \"move_trace_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[7\] " "Net \"move_trace_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[6\] " "Net \"move_trace_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[5\] " "Net \"move_trace_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[4\] " "Net \"move_trace_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[3\] " "Net \"move_trace_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[2\] " "Net \"move_trace_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "move_trace_finish\[1\] " "Net \"move_trace_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "move_trace_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 541 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[31\] " "Net \"speed_color_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[30\] " "Net \"speed_color_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[29\] " "Net \"speed_color_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[28\] " "Net \"speed_color_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[27\] " "Net \"speed_color_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[26\] " "Net \"speed_color_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[25\] " "Net \"speed_color_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[24\] " "Net \"speed_color_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[23\] " "Net \"speed_color_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[22\] " "Net \"speed_color_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[21\] " "Net \"speed_color_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[20\] " "Net \"speed_color_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[19\] " "Net \"speed_color_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[18\] " "Net \"speed_color_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[17\] " "Net \"speed_color_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[16\] " "Net \"speed_color_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[15\] " "Net \"speed_color_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[14\] " "Net \"speed_color_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[13\] " "Net \"speed_color_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[12\] " "Net \"speed_color_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[11\] " "Net \"speed_color_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[10\] " "Net \"speed_color_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[9\] " "Net \"speed_color_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[8\] " "Net \"speed_color_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[7\] " "Net \"speed_color_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[6\] " "Net \"speed_color_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[5\] " "Net \"speed_color_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[4\] " "Net \"speed_color_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[3\] " "Net \"speed_color_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[2\] " "Net \"speed_color_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speed_color_finish\[1\] " "Net \"speed_color_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "speed_color_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 542 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[31\] " "Net \"init_finish\[31\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[31\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[30\] " "Net \"init_finish\[30\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[30\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[29\] " "Net \"init_finish\[29\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[29\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[28\] " "Net \"init_finish\[28\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[28\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[27\] " "Net \"init_finish\[27\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[27\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[26\] " "Net \"init_finish\[26\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[26\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[25\] " "Net \"init_finish\[25\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[25\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[24\] " "Net \"init_finish\[24\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[24\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[23\] " "Net \"init_finish\[23\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[23\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[22\] " "Net \"init_finish\[22\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[22\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[21\] " "Net \"init_finish\[21\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[21\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[20\] " "Net \"init_finish\[20\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[20\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[19\] " "Net \"init_finish\[19\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[19\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[18\] " "Net \"init_finish\[18\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[18\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[17\] " "Net \"init_finish\[17\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[17\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[16\] " "Net \"init_finish\[16\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[16\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[15\] " "Net \"init_finish\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[15\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[14\] " "Net \"init_finish\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[14\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[13\] " "Net \"init_finish\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[13\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[12\] " "Net \"init_finish\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[12\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[11\] " "Net \"init_finish\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[11\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[10\] " "Net \"init_finish\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[10\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[9\] " "Net \"init_finish\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[9\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[8\] " "Net \"init_finish\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[8\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[7\] " "Net \"init_finish\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[7\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[6\] " "Net \"init_finish\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[6\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[5\] " "Net \"init_finish\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[5\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[4\] " "Net \"init_finish\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[4\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[3\] " "Net \"init_finish\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[3\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[2\] " "Net \"init_finish\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[2\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init_finish\[1\] " "Net \"init_finish\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "init_finish\[1\]" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 543 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715353423595 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715353423595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ob84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ob84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ob84 " "Found entity 1: altsyncram_ob84" {  } { { "db/altsyncram_ob84.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/altsyncram_ob84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353428057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353428057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353428555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353428555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353428832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353428832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cntr_59i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353429229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353429229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353429322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353429322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353429535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353429535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353429816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353429816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353429924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353429924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353430115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353430115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353430225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353430225 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353431096 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715353431734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.10.11:03:54 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl " "2024.05.10.11:03:54 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353434302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353435538 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353435648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353436554 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353436648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353436726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353436836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353436839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353436840 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715353437516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8888fe3/alt_sld_fab.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/ip/sldc8888fe3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353437829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353437829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353437932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353437932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353437954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353437954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353438034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353438034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353438128 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353438128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353438128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353438206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353438206 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/Computer_System.v" 611 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 823 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353441138 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715353441138 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715353441138 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1715353447333 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715353447333 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_color:p68\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_color:p68\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:uy\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:uy\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:ux\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:ux\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:nSE\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:nSE\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:nSW\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:nSW\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:nNE\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:nNE\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:nNW\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:nNW\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:nE\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:nE\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:nW\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:nW\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:nS\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:nS\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:nN\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:nN\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "collide_stream_fsm:k00\|m10k_n:n0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"collide_stream_fsm:k00\|m10k_n:n0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9792 " "Parameter NUMWORDS_A set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9792 " "Parameter NUMWORDS_B set to 9792" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715353456404 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715353456404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collide_stream_fsm:k00\|m10k_n:nSE\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"collide_stream_fsm:k00\|m10k_n:nSE\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353456457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collide_stream_fsm:k00\|m10k_n:nSE\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"collide_stream_fsm:k00\|m10k_n:nSE\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 27 " "Parameter \"WIDTH_A\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9792 " "Parameter \"NUMWORDS_A\" = \"9792\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 27 " "Parameter \"WIDTH_B\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9792 " "Parameter \"NUMWORDS_B\" = \"9792\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353456457 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715353456457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vqk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqk1 " "Found entity 1: altsyncram_vqk1" {  } { { "db/altsyncram_vqk1.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/altsyncram_vqk1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353456567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353456567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353456678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353456678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353456753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353456753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/mux_6hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353456871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353456871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collide_stream_fsm:k00\|m10k_color:p68\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"collide_stream_fsm:k00\|m10k_color:p68\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353458136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collide_stream_fsm:k00\|m10k_color:p68\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"collide_stream_fsm:k00\|m10k_color:p68\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9792 " "Parameter \"NUMWORDS_A\" = \"9792\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9792 " "Parameter \"NUMWORDS_B\" = \"9792\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715353458136 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715353458136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnk1 " "Found entity 1: altsyncram_tnk1" {  } { { "db/altsyncram_tnk1.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/altsyncram_tnk1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353458221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353458221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715353458362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353458362 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715353459420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segs\[3\] " "Latch segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Computer_System:The_System\|Computer_System_init_ship:test_data\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal Computer_System:The_System\|Computer_System_init_ship:test_data\|data_out\[0\]" {  } { { "Computer_System/synthesis/submodules/Computer_System_init_ship.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_init_ship.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 6 1715353465598 ""}  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 401 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 6 1715353465598 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 202 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 10 1715353465679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 203 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 10 1715353465679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 10 1715353465679 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 10 1715353465679 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 195 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 252 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 11 1715353465721 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 11 1715353465721 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 315 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 321 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 322 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 323 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 324 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 325 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 331 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 335 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 342 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 349 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353468430 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1715353468430 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715353468430 "|DE1_SoC_Computer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715353468430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353469403 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1579 " "1579 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715353479239 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353480174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353484838 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 141 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1715353688088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "26 0 2 0 0 " "Adding 26 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715353688481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715353688481 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715353689059 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715353689059 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715353689059 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715353689059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 190 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb3/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715353689778 "|DE1_SoC_Computer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715353689778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25053 " "Implemented 25053 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715353689809 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715353689809 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1715353689809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23211 " "Implemented 23211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715353689809 ""} { "Info" "ICUT_CUT_TM_RAMS" "792 " "Implemented 792 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715353689809 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1715353689809 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1715353689809 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715353689809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715353689809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5647 " "Peak virtual memory: 5647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715353690015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 11:08:10 2024 " "Processing ended: Fri May 10 11:08:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715353690015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:03 " "Elapsed time: 00:05:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715353690015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:22 " "Total CPU time (on all processors): 00:07:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715353690015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715353690015 ""}
