# reading C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project TestUla
# Compile of ULA_test.sv was successful.
# Compile of ULA.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.ULA_test
# vsim -gui work.ULA_test 
# Start time: 00:45:17 on May 26,2025
# Loading sv_std.std
# Loading work.ULA_test
# Loading work.ULA
add wave -position end sim:/ULA_test/u_ULA/*
run -all
# Time=0: ALUOp=xxxx X=         x Y=         x => ULARes=         x Zero=x
# Test 0: ADD
# Time=1: ALUOp=0000 X=        22 Y=       108 => ULARes=       130 Zero=0
# Test 1: SUB
# Time=11: ALUOp=0001 X=        22 Y=       108 => ULARes=4294967210 Zero=0
# Test 2: MULT
# Time=21: ALUOp=0010 X=        22 Y=       108 => ULARes=      2376 Zero=0
# Test 3: DIV
# Time=31: ALUOp=0011 X=       108 Y=        22 => ULARes=         4 Zero=0
# Time=41: ALUOp=0011 X=        22 Y=       108 => ULARes=         0 Zero=0
# Test 4: AND
# Time=51: ALUOp=0100 X=        22 Y=       108 => ULARes=         4 Zero=0
# Test 5: OR
# Time=61: ALUOp=0101 X=        22 Y=       108 => ULARes=       126 Zero=0
# Test 6: NOT
# Time=71: ALUOp=0110 X=        22 Y=         0 => ULARes=4294967273 Zero=0
# Test 7: SL (Shift Left)
# Time=81: ALUOp=0111 X=        22 Y=         0 => ULARes=        44 Zero=0
# Test 8: SR (Shift Right)
# Time=91: ALUOp=1000 X=        22 Y=         0 => ULARes=        11 Zero=0
# Test 9: SLT (Set Less Than)
# Time=101: ALUOp=1001 X=        22 Y=       108 => ULARes=         1 Zero=0
# Time=111: ALUOp=1001 X=       108 Y=        22 => ULARes=         0 Zero=0
# Time=121: ALUOp=1001 X=        50 Y=        50 => ULARes=         0 Zero=0
# Test 10: BEQ (Branch if Equal)
# Time=131: ALUOp=1010 X=        22 Y=       108 => ULARes=         0 Zero=0
# Time=141: ALUOp=1010 X=        50 Y=        50 => ULARes=         0 Zero=1
# Test 11: BNE (Branch if Not Equal)
# Time=151: ALUOp=1011 X=        22 Y=       108 => ULARes=         0 Zero=1
# Time=161: ALUOp=1011 X=        50 Y=        50 => ULARes=         0 Zero=0
# Test 12: BGT (Branch if Greater Than)
# Time=171: ALUOp=1100 X=       108 Y=        22 => ULARes=         0 Zero=1
# Time=181: ALUOp=1100 X=        22 Y=       108 => ULARes=         0 Zero=0
# Time=191: ALUOp=1100 X=        50 Y=        50 => ULARes=         0 Zero=0
# Test 13: BLT (Branch if Less Than)
# Time=201: ALUOp=1101 X=        22 Y=       108 => ULARes=         0 Zero=1
# Time=211: ALUOp=1101 X=       108 Y=        22 => ULARes=         0 Zero=0
# Time=221: ALUOp=1101 X=        50 Y=        50 => ULARes=         0 Zero=0
# Test 14: BGE (Branch if Greater Than or Equal)
# Time=231: ALUOp=1110 X=       108 Y=        22 => ULARes=         0 Zero=1
# Time=241: ALUOp=1110 X=        50 Y=        50 => ULARes=         0 Zero=1
# Time=251: ALUOp=1110 X=        22 Y=       108 => ULARes=         0 Zero=0
# Test 15: BLE (Branch if Less Than or Equal)
# Time=261: ALUOp=1111 X=        22 Y=       108 => ULARes=         0 Zero=1
# Time=271: ALUOp=1111 X=        50 Y=        50 => ULARes=         0 Zero=1
# Time=281: ALUOp=1111 X=       108 Y=        22 => ULARes=         0 Zero=0
# Test Default: Invalid ALUOp
# Todos os testes concluÃ­dos.
# Time=291: ALUOp=xxxx X=       108 Y=        22 => ULARes=         0 Zero=0
# ** Note: $finish    : C:/LABAOC/ModelSim/simulation/ULA_test.sv(191)
#    Time: 311 ps  Iteration: 0  Instance: /ULA_test
# 1
# Break in Module ULA_test at C:/LABAOC/ModelSim/simulation/ULA_test.sv line 191
# Printing not supported.
# Unrecognized paper size (Letter), using Custom
# Unrecognized paper size (Letter), using Custom
# End time: 00:52:08 on May 26,2025, Elapsed time: 0:06:51
# Errors: 3, Warnings: 0
