Analysis & Synthesis report for LLC_hybrid_2023
Mon Jul  3 19:00:50 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+-----------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status       ; Failed - Mon Jul  3 19:00:50 2023               ;
; Quartus Prime Version             ; 21.1.0 Build 842 10/21/2021 SJ Standard Edition ;
; Revision Name                     ; LLC_hybrid_2023                                 ;
; Top-level Entity Name             ; LLC_hybrid_2023                                 ;
; Family                            ; Stratix IV                                      ;
; Logic utilization                 ; N/A until Partition Merge                       ;
;     Combinational ALUTs           ; N/A until Partition Merge                       ;
;     Memory ALUTs                  ; N/A until Partition Merge                       ;
;     Dedicated logic registers     ; N/A until Partition Merge                       ;
; Total registers                   ; N/A until Partition Merge                       ;
; Total pins                        ; N/A until Partition Merge                       ;
; Total virtual pins                ; N/A until Partition Merge                       ;
; Total block memory bits           ; N/A until Partition Merge                       ;
; DSP block 18-bit elements         ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PCS    ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PMA    ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PCS ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PMA ; N/A until Partition Merge                       ;
; Total PLLs                        ; N/A until Partition Merge                       ;
; Total DLLs                        ; N/A until Partition Merge                       ;
+-----------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP4SGX230KF40C2    ;                    ;
; Top-level entity name                                                           ; LLC_hybrid_2023    ; LLC_hybrid_2023    ;
; Family name                                                                     ; Stratix IV         ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition
    Info: Processing started: Mon Jul  3 19:00:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LLC_hybrid_2023 -c LLC_hybrid_2023
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (12021): Found 1 design units, including 1 entities, in source file top_llc_hybrid_2023.v
    Info (12023): Found entity 1: TOP_LLC_hybrid_2023 File: C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file hybrid_control_theta_phi.v
    Info (12023): Found entity 1: hybrid_control_theta_phi File: C:/FPGA/Projects/LLC_hybrid_2023_july/hybrid_control_theta_phi.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/trigonometry_deg.v
    Info (12023): Found entity 1: trigonometry_deg File: C:/FPGA/Projects/blocks/trigonometry_deg.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/trigonometry.v
    Info (12023): Found entity 1: trigonometry File: C:/FPGA/Projects/blocks/trigonometry.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/three_level_mos.v
    Info (12023): Found entity 1: three_level_MOS File: C:/FPGA/Projects/blocks/three_level_MOS.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/theta_control.v
    Info (12023): Found entity 1: theta_control File: C:/FPGA/Projects/blocks/theta_control.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/seven_segment.v
    Info (12023): Found entity 1: seven_segment File: C:/FPGA/Projects/blocks/seven_segment.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization_4bit.v
    Info (12023): Found entity 1: regularization_4bit File: C:/FPGA/Projects/blocks/regularization_4bit.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization.v
    Info (12023): Found entity 1: regularization File: C:/FPGA/Projects/blocks/regularization.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pll.v
    Info (12023): Found entity 1: PLL File: C:/FPGA/Projects/blocks/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pi.v
    Info (12023): Found entity 1: PI File: C:/FPGA/Projects/blocks/PI.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/phi_control.v
    Info (12023): Found entity 1: phi_control File: C:/FPGA/Projects/blocks/phi_control.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/peak_detector.v
    Info (12023): Found entity 1: peak_detector File: C:/FPGA/Projects/blocks/peak_detector.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/lpf_32.v
    Info (12023): Found entity 1: LPF_32 File: C:/FPGA/Projects/blocks/LPF_32.v Line: 16
Warning (10238): Verilog Module Declaration warning at LPF.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "LPF" File: C:/FPGA/Projects/blocks/LPF.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/lpf.v
    Info (12023): Found entity 1: LPF File: C:/FPGA/Projects/blocks/LPF.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dec2seg.v
    Info (12023): Found entity 1: deg2seg File: C:/FPGA/Projects/blocks/dec2seg.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_extended.v
    Info (12023): Found entity 1: debounce_extended File: C:/FPGA/Projects/blocks/debounce_extended.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_4bit.v
    Info (12023): Found entity 1: debounce_4bit File: C:/FPGA/Projects/blocks/debounce_4bit.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce.v
    Info (12023): Found entity 1: debounce File: C:/FPGA/Projects/blocks/debounce.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time_4bit.v
    Info (12023): Found entity 1: dead_time_4bit File: C:/FPGA/Projects/blocks/dead_time_4bit.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time.v
    Info (12023): Found entity 1: dead_time File: C:/FPGA/Projects/blocks/dead_time.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/current_theta.v
    Info (12023): Found entity 1: current_theta File: C:/FPGA/Projects/blocks/current_theta.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/angle_control_theta_phi.v
    Info (12023): Found entity 1: angle_control_theta_phi File: C:/FPGA/Projects/blocks/angle_control_theta_phi.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/abs.v
    Info (12023): Found entity 1: ABS File: C:/FPGA/Projects/blocks/ABS.v Line: 16
Error (10219): Verilog HDL Continuous Assignment error at PI.v(41): object "err" on left-hand side of assignment must have a net type File: C:/FPGA/Projects/blocks/PI.v Line: 41
Info (144001): Generated suppressed messages file C:/FPGA/Projects/LLC_hybrid_2023_july/output_files/LLC_hybrid_2023.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings
    Error: Peak virtual memory: 4802 megabytes
    Error: Processing ended: Mon Jul  3 19:00:50 2023
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/FPGA/Projects/LLC_hybrid_2023_july/output_files/LLC_hybrid_2023.map.smsg.


