Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Mar 12 20:20:51 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.961        0.000                      0                   18        0.224        0.000                      0                   18        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              6.961        0.000                      0                   18        0.224        0.000                      0                   18        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.766ns (30.885%)  route 1.714ns (69.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.849     6.505    SD/spi/spiCount_reg__0[0]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  SD/spi/SPI_InputCLK_i_3/O
                         net (fo=2, routed)           0.317     6.946    SD/spi/SPI_InputCLK_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  SD/spi/spiCount[7]_i_1/O
                         net (fo=8, routed)           0.549     7.619    SD/spi/clear
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    14.580    SD/spi/spiCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.766ns (30.885%)  route 1.714ns (69.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.849     6.505    SD/spi/spiCount_reg__0[0]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  SD/spi/SPI_InputCLK_i_3/O
                         net (fo=2, routed)           0.317     6.946    SD/spi/SPI_InputCLK_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  SD/spi/spiCount[7]_i_1/O
                         net (fo=8, routed)           0.549     7.619    SD/spi/clear
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[1]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    14.580    SD/spi/spiCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.766ns (30.885%)  route 1.714ns (69.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.849     6.505    SD/spi/spiCount_reg__0[0]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  SD/spi/SPI_InputCLK_i_3/O
                         net (fo=2, routed)           0.317     6.946    SD/spi/SPI_InputCLK_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  SD/spi/spiCount[7]_i_1/O
                         net (fo=8, routed)           0.549     7.619    SD/spi/clear
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[2]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    14.580    SD/spi/spiCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.766ns (30.885%)  route 1.714ns (69.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.849     6.505    SD/spi/spiCount_reg__0[0]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  SD/spi/SPI_InputCLK_i_3/O
                         net (fo=2, routed)           0.317     6.946    SD/spi/SPI_InputCLK_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  SD/spi/spiCount[7]_i_1/O
                         net (fo=8, routed)           0.549     7.619    SD/spi/clear
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[3]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    14.580    SD/spi/spiCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.766ns (30.885%)  route 1.714ns (69.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.849     6.505    SD/spi/spiCount_reg__0[0]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  SD/spi/SPI_InputCLK_i_3/O
                         net (fo=2, routed)           0.317     6.946    SD/spi/SPI_InputCLK_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  SD/spi/spiCount[7]_i_1/O
                         net (fo=8, routed)           0.549     7.619    SD/spi/clear
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[4]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    14.580    SD/spi/spiCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.766ns (30.885%)  route 1.714ns (69.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.849     6.505    SD/spi/spiCount_reg__0[0]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  SD/spi/SPI_InputCLK_i_3/O
                         net (fo=2, routed)           0.317     6.946    SD/spi/SPI_InputCLK_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  SD/spi/spiCount[7]_i_1/O
                         net (fo=8, routed)           0.549     7.619    SD/spi/clear
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[5]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    14.580    SD/spi/spiCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.766ns (30.885%)  route 1.714ns (69.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.849     6.505    SD/spi/spiCount_reg__0[0]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  SD/spi/SPI_InputCLK_i_3/O
                         net (fo=2, routed)           0.317     6.946    SD/spi/SPI_InputCLK_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  SD/spi/spiCount[7]_i_1/O
                         net (fo=8, routed)           0.549     7.619    SD/spi/clear
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[6]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    14.580    SD/spi/spiCount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.766ns (30.885%)  route 1.714ns (69.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.849     6.505    SD/spi/spiCount_reg__0[0]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  SD/spi/SPI_InputCLK_i_3/O
                         net (fo=2, routed)           0.317     6.946    SD/spi/SPI_InputCLK_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  SD/spi/spiCount[7]_i_1/O
                         net (fo=8, routed)           0.549     7.619    SD/spi/clear
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[7]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    14.580    SD/spi/spiCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/SPI_InputCLK_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.779ns (32.032%)  route 1.653ns (67.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  SD/spi/spiCount_reg[4]/Q
                         net (fo=6, routed)           0.875     6.492    SD/spi/spiCount_reg__0[4]
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.301     6.793 r  SD/spi/SPI_InputCLK_i_1/O
                         net (fo=1, routed)           0.778     7.571    SD/spi/p_0_in
    SLICE_X65Y83         FDRE                                         r  SD/spi/SPI_InputCLK_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X65Y83         FDRE                                         r  SD/spi/SPI_InputCLK_reg/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.429    14.653    SD/spi/SPI_InputCLK_reg
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.670ns (35.246%)  route 1.231ns (64.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.618     5.139    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.849     6.505    SD/spi/spiCount_reg__0[0]
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.152     6.657 r  SD/spi/spiCount[2]_i_1/O
                         net (fo=1, routed)           0.382     7.040    SD/spi/p_0_in__0[2]
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.502    14.843    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[2]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.215    14.889    SD/spi/spiCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  7.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.246ns (71.393%)  route 0.099ns (28.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  SD/spi/spiCount_reg[2]/Q
                         net (fo=7, routed)           0.099     1.718    SD/spi/spiCount_reg__0[2]
    SLICE_X64Y83         LUT6 (Prop_lut6_I3_O)        0.098     1.816 r  SD/spi/spiCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    SD/spi/p_0_in__0[5]
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.121     1.592    SD/spi/spiCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.197     1.833    SD/spi/spiCount_reg__0[0]
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.043     1.876 r  SD/spi/spiCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    SD/spi/p_0_in__0[1]
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.131     1.602    SD/spi/spiCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.197     1.833    SD/spi/spiCount_reg__0[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I1_O)        0.043     1.876 r  SD/spi/spiCount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    SD/spi/p_0_in__0[4]
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.131     1.602    SD/spi/spiCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.478%)  route 0.197ns (48.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  SD/spi/spiCount_reg[3]/Q
                         net (fo=7, routed)           0.197     1.832    SD/spi/spiCount_reg__0[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  SD/spi/spiCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.877    SD/spi/p_0_in__0[3]
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.121     1.592    SD/spi/spiCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  SD/spi/spiCount_reg[0]/Q
                         net (fo=8, routed)           0.197     1.833    SD/spi/spiCount_reg__0[0]
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  SD/spi/spiCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    SD/spi/p_0_in__0[0]
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.120     1.591    SD/spi/spiCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  SD/spi/spiCount_reg[6]/Q
                         net (fo=4, routed)           0.243     1.878    SD/spi/spiCount_reg__0[6]
    SLICE_X64Y83         LUT3 (Prop_lut3_I1_O)        0.045     1.923 r  SD/spi/spiCount[7]_i_2/O
                         net (fo=1, routed)           0.000     1.923    SD/spi/p_0_in__0[7]
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.131     1.602    SD/spi/spiCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  SD/spi/spiCount_reg[6]/Q
                         net (fo=4, routed)           0.243     1.878    SD/spi/spiCount_reg__0[6]
    SLICE_X64Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.923 r  SD/spi/spiCount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.923    SD/spi/p_0_in__0[6]
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.121     1.592    SD/spi/spiCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/SPI_InputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.186%)  route 0.264ns (55.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  SD/spi/spiCount_reg[3]/Q
                         net (fo=7, routed)           0.264     1.899    SD/spi/spiCount_reg__0[3]
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.944 r  SD/spi/SPI_InputCLK_i_2/O
                         net (fo=1, routed)           0.000     1.944    SD/spi/p_1_in
    SLICE_X65Y83         FDRE                                         r  SD/spi/SPI_InputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X65Y83         FDRE                                         r  SD/spi/SPI_InputCLK_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.092     1.576    SD/spi/SPI_InputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/SPI_InputCLK_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.885%)  route 0.390ns (65.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  SD/spi/spiCount_reg[5]/Q
                         net (fo=5, routed)           0.128     1.763    SD/spi/spiCount_reg__0[5]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  SD/spi/SPI_InputCLK_i_1/O
                         net (fo=1, routed)           0.263     2.070    SD/spi/p_0_in
    SLICE_X65Y83         FDRE                                         r  SD/spi/SPI_InputCLK_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X65Y83         FDRE                                         r  SD/spi/SPI_InputCLK_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X65Y83         FDRE (Hold_fdre_C_R)        -0.018     1.466    SD/spi/SPI_InputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 SD/spi/spiCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD/spi/spiCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.247ns (40.255%)  route 0.367ns (59.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.471    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  SD/spi/spiCount_reg[1]/Q
                         net (fo=7, routed)           0.247     1.866    SD/spi/spiCount_reg__0[1]
    SLICE_X65Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.965 r  SD/spi/spiCount[2]_i_1/O
                         net (fo=1, routed)           0.119     2.085    SD/spi/p_0_in__0[2]
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.856     1.984    SD/spi/clk100
    SLICE_X64Y83         FDRE                                         r  SD/spi/spiCount_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.002     1.473    SD/spi/spiCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.612    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y83   SD/spi/SPI_InputCLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83   SD/spi/spiCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83   SD/spi/spiCount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83   SD/spi/spiCount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83   SD/spi/spiCount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83   SD/spi/spiCount_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83   SD/spi/spiCount_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83   SD/spi/spiCount_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83   SD/spi/spiCount_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   SD/spi/SPI_InputCLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   SD/spi/SPI_InputCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   SD/spi/SPI_InputCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83   SD/spi/spiCount_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   SD/spi/SPI_InputCLK_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output     | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port       | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
clk100    | SD_SPI_CLK | FDRE   | -     |     10.791 (r) | SLOW    |      3.128 (r) | FAST    |          |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.039 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



