# Tiny Tapeout project information
project:
  title:        "Range Finder Packing Puzzle Solver"
  author:       "Hardcaml Developer"
  discord:      ""
  description:  "DFS backtracking solver for packing 6 different gift shapes onto a grid using streaming AXI interface"
  language:     "Verilog"
  clock_hz:     10000000

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "3x3"

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_range_finder"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "s_tvalid"
  ui[1]: "m_tready"
  ui[2]: "s_tdata[2]"
  ui[3]: "s_tdata[3]"
  ui[4]: "s_tdata[4]"
  ui[5]: "s_tdata[5]"
  ui[6]: "s_tdata[6]"
  ui[7]: "s_tdata[7]"

  # Outputs
  uo[0]: "m_tdata[0]"
  uo[1]: "m_tdata[1]"
  uo[2]: "m_tdata[2]"
  uo[3]: "m_tdata[3]"
  uo[4]: "m_tdata[4]"
  uo[5]: "m_tdata[5]"
  uo[6]: "m_tdata[6]"
  uo[7]: "m_tdata[7]"

  # Bidirectional pins
  uio[0]: "s_tready"
  uio[1]: "m_tvalid"
  uio[2]: "m_tlast"
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
