Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 15:44:04 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     4 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           26 |
| Yes          | No                    | No                     |            1988 |          626 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1243 |          533 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_phi_reg_pp0_iter0_result_35_reg_612                                                             | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_0                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state3                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[2]                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_phi_reg_pp0_iter0_result_30_reg_555[14]_i_2_n_0                                                                              | design_1_i/rv32i_npp_ip_0/inst/ap_phi_reg_pp0_iter0_result_30_reg_555_reg0                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state3                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/d_i_type_reg_490_reg[0]                                                                   |                8 |             13 |         1.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/ap_CS_fsm_reg[5][0]                                                                                             |                                                                                                                                                       |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/E[0]                                                                                                            |                                                                                                                                                       |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state4                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[3]_15                                                                       |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state4                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[3]                                                                          |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/aw_hs                                                                                                           |                                                                                                                                                       |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/d_i_imm_5_reg_535                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/d_i_imm_5_reg_535[16]_i_1_n_0                                                                                          |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state4                                                                                                                |                                                                                                                                                       |               15 |             22 |         1.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_phi_reg_pp0_iter0_result_35_reg_612                                                             |                                                                                                                                                       |               15 |             24 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                           |               14 |             29 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state4                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/result_30_reg_555[31]_i_1_n_0                                                                                          |               21 |             31 |         1.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_21[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_2[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                               |                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/p_189_in                                                                                                        | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                        | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_18[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_6640                                                                                                                        |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/nbi_fu_294092_out                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_0[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_7[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_1_0[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_4[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2_0[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_1_1[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_16[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_6[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_1_2[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_5[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_1_3[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_11[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_9[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_1_4[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_8[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_2[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_19[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_1[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_12[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_1[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_0[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_14[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_3[0]                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_10[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_20[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_17[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_13[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_15[0]                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2940                                                                                            |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |               10 |             39 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                9 |             39 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             39 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             39 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               15 |             45 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               50 |            124 |         2.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state3                                                                                                                |                                                                                                                                                       |              198 |            460 |         2.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2                                                                                                                |                                                                                                                                                       |              252 |           1004 |         3.98 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


