;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 7, <20
	SUB 8, 0
	CMP @-127, 100
	SUB 2, @0
	SUB 7, <20
	JMZ 38, 200
	JMZ 300, 90
	JMZ 38, 200
	ADD 8, 0
	SUB #0, -0
	SUB #0, -0
	CMP -207, <-120
	CMP 38, 200
	SPL 8, <0
	JMZ 859, 9
	SUB @-0, @9
	JMZ 38, 200
	JMZ 0, -0
	SUB @27, 0
	SUB 300, @90
	JMN 0, <5
	JMN 0, <5
	ADD @83, 0
	SPL 0
	SUB @27, 0
	SUB -207, <-120
	SUB #72, @200
	JMZ 0, -0
	ADD 304, <90
	ADD 304, <90
	ADD @-127, 100
	JMN 0, -0
	JMN 8, <0
	SUB @27, 0
	SUB 7, <20
	SUB 38, 209
	SUB 38, 209
	SUB @27, 0
	SUB 12, @10
	SUB 38, 209
	SUB #72, @200
	JMZ 38, 209
	MOV -1, <-20
	SPL 0, <405
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 100
