# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" \
"../../../../lmul_bf16.v" \
"../../../../top_lmul.v" \
"../../../../Lmul_speed_test.srcs/sources_1/new/systolic.v" \
"../../../../Lmul_speed_test.srcs/sources_1/new/mnist_top.v" \
"../../../../tb_lmul.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
