Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\serdes_datain\phyreset\phyreset.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\Z8\Z8_out_fiber20210207\src\serdes_datain\phyreset\phyreset --family="Arria 10" --part=10AX027H4F34E3SG
Info: phyreset: "Transforming system: phyreset"
Info: phyreset: "Naming system components in system: phyreset"
Info: phyreset: "Processing generation queue"
Info: phyreset: "Generating: phyreset"
Info: phyreset: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/altera_xcvr_functions.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_reset_control.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/altera_xcvr_reset_control.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_reset_counter.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/alt_xcvr_reset_counter.sv MENTOR_SPECIFIC
Info: phyreset: Done "phyreset" with 2 modules, 14 files
Info: Generating the following file(s) for MODELSIM simulator in E:/Z8/Z8_out_fiber20210207/src/serdes_datain/phyreset/phyreset/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/Z8/Z8_out_fiber20210207/src/serdes_datain/phyreset/phyreset/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Z8/Z8_out_fiber20210207/src/serdes_datain/phyreset/phyreset/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=E:\Z8\Z8_out_fiber20210207\src\serdes_datain\phyreset\phyreset.ip --output-directory=E:/Z8/Z8_out_fiber20210207/src/serdes_datain/phyreset/phyreset/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/Z8/Z8_out_fiber20210207/src/serdes_datain/phyreset/phyreset/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/Z8/Z8_out_fiber20210207/src/serdes_datain/phyreset/phyreset/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Z8/Z8_out_fiber20210207/src/serdes_datain/phyreset/phyreset/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\serdes_datain\phyreset\phyreset.ip --block-symbol-file --output-directory=E:\Z8\Z8_out_fiber20210207\src\serdes_datain\phyreset\phyreset --family="Arria 10" --part=10AX027H4F34E3SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\serdes_datain\phyreset\phyreset.ip --synthesis=VERILOG --output-directory=E:\Z8\Z8_out_fiber20210207\src\serdes_datain\phyreset\phyreset --family="Arria 10" --part=10AX027H4F34E3SG
Info: phyreset: "Transforming system: phyreset"
Info: phyreset: "Naming system components in system: phyreset"
Info: phyreset: "Processing generation queue"
Info: phyreset: "Generating: phyreset"
Info: phyreset: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: phyreset: Done "phyreset" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in phyreset. No files generated.
Info: Finished: Generate IP Core Documentation
