============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Mon Nov  6 13:59:20 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(96)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../shift_filter.v
HDL-1007 : analyze verilog file ../../ahb2hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : undeclared symbol 'S_sys_clk_40m', assumed default net type 'wire' in ../../TOP.v(26)
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (119 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_hall_sensor/hall_sendor_u1/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_hall_sensor/hall_sendor_u1/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk to drive 275 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 841 instances
RUN-0007 : 230 luts, 482 seqs, 67 mslices, 36 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1138 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 912 nets have 2 pins
RUN-1001 : 172 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     19      
RUN-1001 :   No   |  No   |  Yes  |     306     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     70      
RUN-1001 :   Yes  |  No   |  Yes  |     87      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 839 instances, 230 luts, 482 seqs, 103 slices, 11 macros(103 instances: 67 mslices 36 lslices)
PHY-0007 : Cell area utilization is 9%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 165709
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 102831, overlap = 5.25
PHY-3002 : Step(2): len = 83956.4, overlap = 4
PHY-3002 : Step(3): len = 61592.1, overlap = 4
PHY-3002 : Step(4): len = 52456.2, overlap = 2
PHY-3002 : Step(5): len = 45367, overlap = 4
PHY-3002 : Step(6): len = 42997.7, overlap = 4
PHY-3002 : Step(7): len = 40937.8, overlap = 2.875
PHY-3002 : Step(8): len = 37276.7, overlap = 5.875
PHY-3002 : Step(9): len = 35167.6, overlap = 5.875
PHY-3002 : Step(10): len = 32652.8, overlap = 3.375
PHY-3002 : Step(11): len = 30653, overlap = 7.34375
PHY-3002 : Step(12): len = 28503.6, overlap = 7.34375
PHY-3002 : Step(13): len = 26648.1, overlap = 13.0312
PHY-3002 : Step(14): len = 26537.2, overlap = 16.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000163729
PHY-3002 : Step(15): len = 26498.4, overlap = 14.4688
PHY-3002 : Step(16): len = 26057.3, overlap = 16.5938
PHY-3002 : Step(17): len = 25473.7, overlap = 16.5938
PHY-3002 : Step(18): len = 24235.6, overlap = 14.5938
PHY-3002 : Step(19): len = 23715.5, overlap = 16.5312
PHY-3002 : Step(20): len = 23624.5, overlap = 16.8438
PHY-3002 : Step(21): len = 23218.7, overlap = 22.75
PHY-3002 : Step(22): len = 23298, overlap = 23.0625
PHY-3002 : Step(23): len = 23305.4, overlap = 23
PHY-3002 : Step(24): len = 22933.1, overlap = 22.4375
PHY-3002 : Step(25): len = 22472.5, overlap = 23.125
PHY-3002 : Step(26): len = 22498.4, overlap = 24.1875
PHY-3002 : Step(27): len = 22185.5, overlap = 26.0938
PHY-3002 : Step(28): len = 22160.1, overlap = 25.5938
PHY-3002 : Step(29): len = 21981.3, overlap = 26.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000327458
PHY-3002 : Step(30): len = 21953.2, overlap = 26.1875
PHY-3002 : Step(31): len = 21954.5, overlap = 26.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000654916
PHY-3002 : Step(32): len = 21930.7, overlap = 26
PHY-3002 : Step(33): len = 21926, overlap = 26
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00105965
PHY-3002 : Step(34): len = 21937.8, overlap = 25.5625
PHY-3002 : Step(35): len = 22229.1, overlap = 22.2188
PHY-3002 : Step(36): len = 22249.6, overlap = 21.3125
PHY-3002 : Step(37): len = 22267.1, overlap = 13.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004822s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.64906e-06
PHY-3002 : Step(38): len = 21669, overlap = 21.5312
PHY-3002 : Step(39): len = 22327.4, overlap = 18
PHY-3002 : Step(40): len = 21574.2, overlap = 18.0938
PHY-3002 : Step(41): len = 19246.3, overlap = 17.8438
PHY-3002 : Step(42): len = 17276.5, overlap = 18.3438
PHY-3002 : Step(43): len = 15380.3, overlap = 25.2188
PHY-3002 : Step(44): len = 13641.6, overlap = 24.1562
PHY-3002 : Step(45): len = 12897.4, overlap = 24.0938
PHY-3002 : Step(46): len = 12584.9, overlap = 25.6562
PHY-3002 : Step(47): len = 12568.1, overlap = 24.4375
PHY-3002 : Step(48): len = 12461.8, overlap = 26.4062
PHY-3002 : Step(49): len = 12523.1, overlap = 25
PHY-3002 : Step(50): len = 12196.4, overlap = 24.125
PHY-3002 : Step(51): len = 12005.8, overlap = 25.5
PHY-3002 : Step(52): len = 12033.1, overlap = 26.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.29812e-06
PHY-3002 : Step(53): len = 11822.7, overlap = 26.7812
PHY-3002 : Step(54): len = 11875.2, overlap = 27
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85962e-05
PHY-3002 : Step(55): len = 11803.4, overlap = 24.9062
PHY-3002 : Step(56): len = 11960.5, overlap = 24.8438
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54609e-06
PHY-3002 : Step(57): len = 11977.6, overlap = 59.0938
PHY-3002 : Step(58): len = 12037.1, overlap = 60.25
PHY-3002 : Step(59): len = 12290.3, overlap = 61.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.50922e-05
PHY-3002 : Step(60): len = 12496.9, overlap = 58.3125
PHY-3002 : Step(61): len = 13043.7, overlap = 55.9375
PHY-3002 : Step(62): len = 13543.7, overlap = 49.0938
PHY-3002 : Step(63): len = 13739.9, overlap = 49.4375
PHY-3002 : Step(64): len = 13891.5, overlap = 48.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.01844e-05
PHY-3002 : Step(65): len = 14114.7, overlap = 44.5938
PHY-3002 : Step(66): len = 14411.7, overlap = 44.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.03687e-05
PHY-3002 : Step(67): len = 15163.5, overlap = 44.2188
PHY-3002 : Step(68): len = 15689.8, overlap = 42.2812
PHY-3002 : Step(69): len = 16048.7, overlap = 41.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000120737
PHY-3002 : Step(70): len = 16032.9, overlap = 41.4062
PHY-3002 : Step(71): len = 16137.8, overlap = 40.4062
PHY-3002 : Step(72): len = 16608.7, overlap = 39.0938
PHY-3002 : Step(73): len = 16557.7, overlap = 39.8125
PHY-3002 : Step(74): len = 16661.8, overlap = 38.4688
PHY-3002 : Step(75): len = 16808, overlap = 36.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000241475
PHY-3002 : Step(76): len = 17132, overlap = 36.4688
PHY-3002 : Step(77): len = 17396.3, overlap = 36.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000390706
PHY-3002 : Step(78): len = 17328.9, overlap = 36.875
PHY-3002 : Step(79): len = 17725.9, overlap = 35.0625
PHY-3002 : Step(80): len = 18160.8, overlap = 34.4375
PHY-3002 : Step(81): len = 18304.8, overlap = 33.125
PHY-3002 : Step(82): len = 18087.8, overlap = 33.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000781413
PHY-3002 : Step(83): len = 18273.3, overlap = 33.2812
PHY-3002 : Step(84): len = 18219.7, overlap = 33.2188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00126433
PHY-3002 : Step(85): len = 18455.6, overlap = 32.8438
PHY-3002 : Step(86): len = 18487.9, overlap = 32.0938
PHY-3002 : Step(87): len = 18692.4, overlap = 32
PHY-3002 : Step(88): len = 18825.3, overlap = 31.625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00252865
PHY-3002 : Step(89): len = 18843.5, overlap = 31
PHY-3002 : Step(90): len = 18859.7, overlap = 30.9688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00409136
PHY-3002 : Step(91): len = 18968, overlap = 30.8438
PHY-3002 : Step(92): len = 19002, overlap = 30.5938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00661982
PHY-3002 : Step(93): len = 19058.1, overlap = 30.1562
PHY-3002 : Step(94): len = 19167.8, overlap = 29.3438
PHY-3002 : Step(95): len = 19325.8, overlap = 29.75
PHY-3002 : Step(96): len = 19483.4, overlap = 29.7812
PHY-3002 : Step(97): len = 19433.3, overlap = 30.4375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0118146
PHY-3002 : Step(98): len = 19466.7, overlap = 30.375
PHY-3002 : Step(99): len = 19494.5, overlap = 30
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0191161
PHY-3002 : Step(100): len = 19500.2, overlap = 30.4375
PHY-3002 : Step(101): len = 19567.9, overlap = 30.0625
PHY-3002 : Step(102): len = 19638.6, overlap = 29.8438
PHY-3002 : Step(103): len = 19702.4, overlap = 30.1562
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0309298
PHY-3002 : Step(104): len = 19716.5, overlap = 30.1562
PHY-3002 : Step(105): len = 19766.3, overlap = 29.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.75 peak overflow 1.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1138.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 23744, over cnt = 98(0%), over = 373, worst = 15
PHY-1001 : End global iterations;  0.068486s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.8%)

PHY-1001 : Congestion index: top1 = 39.86, top5 = 27.15, top10 = 20.17, top15 = 16.10.
PHY-1001 : End incremental global routing;  0.093385s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4158, tnet num: 1136, tinst num: 839, tnode num: 5778, tedge num: 6962.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.204323s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.314804s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (24.8%)

OPT-1001 : Current memory(MB): used = 153, reserve = 123, peak = 153.
OPT-1001 : End physical optimization;  0.322821s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (33.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 230 LUT to BLE ...
SYN-4008 : Packed 230 LUT and 135 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4005 : Packed 73 SEQ with LUT/SLICE
SYN-4006 : 28 single LUT's are left
SYN-4006 : 274 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 504/703 primitive instances ...
PHY-3001 : End packing;  0.033844s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 400 instances
RUN-1001 : 187 mslices, 187 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1007 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 773 nets have 2 pins
RUN-1001 : 179 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 398 instances, 374 slices, 11 macros(103 instances: 67 mslices 36 lslices)
PHY-3001 : Cell area utilization is 16%
PHY-3001 : After packing: Len = 19945.6, Over = 37.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.5232e-05
PHY-3002 : Step(106): len = 17671.2, overlap = 38
PHY-3002 : Step(107): len = 16808.7, overlap = 41.25
PHY-3002 : Step(108): len = 16718, overlap = 40.25
PHY-3002 : Step(109): len = 16478.1, overlap = 41.75
PHY-3002 : Step(110): len = 16225.3, overlap = 42
PHY-3002 : Step(111): len = 16179.2, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.49258e-05
PHY-3002 : Step(112): len = 16683, overlap = 40.75
PHY-3002 : Step(113): len = 17129.5, overlap = 40.5
PHY-3002 : Step(114): len = 17356.8, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000129852
PHY-3002 : Step(115): len = 18108.2, overlap = 36.75
PHY-3002 : Step(116): len = 18244.8, overlap = 37
PHY-3002 : Step(117): len = 18375.6, overlap = 37
PHY-3002 : Step(118): len = 18393.4, overlap = 37
PHY-3002 : Step(119): len = 18361.1, overlap = 35.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000235534
PHY-3002 : Step(120): len = 18793.2, overlap = 35
PHY-3002 : Step(121): len = 19175.7, overlap = 35
PHY-3002 : Step(122): len = 19340.8, overlap = 34.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.133313s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (46.9%)

PHY-3001 : Trial Legalized: Len = 21054.6
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000173025
PHY-3002 : Step(123): len = 19370.7, overlap = 12.5
PHY-3002 : Step(124): len = 19090.2, overlap = 19.25
PHY-3002 : Step(125): len = 18932.6, overlap = 20
PHY-3002 : Step(126): len = 18954.1, overlap = 21
PHY-3002 : Step(127): len = 18943, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00034605
PHY-3002 : Step(128): len = 19080.2, overlap = 20.75
PHY-3002 : Step(129): len = 19177, overlap = 20
PHY-3002 : Step(130): len = 19198.3, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000692099
PHY-3002 : Step(131): len = 19316, overlap = 18.75
PHY-3002 : Step(132): len = 19364, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003453s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20490.4, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 930 tiles.
PHY-3001 : End spreading;  0.002688s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 20556.4, Over = 0
RUN-1003 : finish command "place" in  3.782273s wall, 0.734375s user + 0.421875s system = 1.156250s CPU (30.6%)

RUN-1004 : used memory is 139 MB, reserved memory is 108 MB, peak memory is 154 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 400 instances
RUN-1001 : 187 mslices, 187 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1007 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 773 nets have 2 pins
RUN-1001 : 179 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 3465, tnet num: 1005, tinst num: 398, tnode num: 4610, tedge num: 6070.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 187 mslices, 187 lslices, 17 pads, 0 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1005 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 576 clock pins, and constraint 1145 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 24384, over cnt = 61(0%), over = 87, worst = 4
PHY-1002 : len = 24976, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 25160, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 25176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.102649s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.2%)

PHY-1001 : Congestion index: top1 = 29.93, top5 = 23.23, top10 = 18.66, top15 = 15.54.
PHY-1001 : End global routing;  0.125641s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 175, reserve = 145, peak = 185.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk_syn_4 will be merged with clock u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk
PHY-1001 : net u_ahb_hall_sensor/hall_sendor_u1/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 270, reserve = 241, peak = 270.
PHY-1001 : End build detailed router design. 1.728972s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (49.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 9800, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.372708s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (41.9%)

PHY-1001 : Current memory(MB): used = 281, reserve = 252, peak = 281.
PHY-1001 : End phase 1; 0.374578s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (41.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 69456, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 281, reserve = 252, peak = 282.
PHY-1001 : End initial routed; 0.483515s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (12.9%)

PHY-1001 : Current memory(MB): used = 281, reserve = 252, peak = 282.
PHY-1001 : End phase 2; 0.483568s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (12.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 69440, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.015984s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 69432, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.010878s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.121061s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (25.8%)

PHY-1001 : Current memory(MB): used = 291, reserve = 262, peak = 291.
PHY-1001 : End phase 3; 0.188886s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.8%)

PHY-1003 : Routed, final wirelength = 69432
PHY-1001 : Current memory(MB): used = 291, reserve = 263, peak = 291.
PHY-1001 : End export database. 0.004366s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  2.890190s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (41.1%)

RUN-1003 : finish command "route" in  3.256289s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (38.4%)

RUN-1004 : used memory is 250 MB, reserved memory is 221 MB, peak memory is 291 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        11
  #input                    9
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      448   out of   5824    7.69%
#reg                      527   out of   5824    9.05%
#le                       722
  #lut only               195   out of    722   27.01%
  #reg only               274   out of    722   37.95%
  #lut&reg                253   out of    722   35.04%
#dsp                        2   out of     10   20.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       11   out of     55   20.00%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                              Type               DriverType         Driver                                             Fanout
#1        u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk    GCLK               mslice             u_ahb_hall_sensor/hall_sendor_u1/reg0_syn_34.q0    153
#2        u_ahb_hall_sensor/hall_sendor_u1/clk                  GCLK               pll                u_pll/pll_inst.clkc1                               71
#3        u_pll/clk0_buf                                        GCLK               pll                u_pll/pll_inst.clkc0                               68
#4        I_clk_25m_dup_1                                       GCLK               io                 I_clk_25m_syn_2.di                                 1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_u       INPUT        C10        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_v       INPUT        C11        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_w       INPUT        E11        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE       NONE    
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------+
|Instance            |Module          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------+
|top                 |fpga_top        |722    |345     |103     |527     |0       |2       |
|  u_ahb_hall_sensor |ahb2hall_sensor |710    |339     |97      |527     |0       |2       |
|    hall_sendor_u1  |hall_sensor     |566    |229     |97      |394     |0       |2       |
|      filter_inst   |shift_filter    |282    |32      |17      |280     |0       |0       |
|  u_mcu             |MCU             |0      |0       |0       |0       |0       |0       |
|  u_pll             |pll             |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       762   
    #2          2       132   
    #3          3        42   
    #4          4        4    
    #5        5-10       22   
    #6        11-50      22   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.18            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 398
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1007, pip num: 7119
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 536 valid insts, and 19239 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  1.315293s wall, 5.187500s user + 0.046875s system = 5.234375s CPU (398.0%)

RUN-1004 : used memory is 259 MB, reserved memory is 237 MB, peak memory is 436 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231106_135920.log"
