// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/04/2025 21:46:10"

// 
// Device: Altera EP4CGX110DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 100 ps/ 1 ps

module id_ex_registers (
	clk,
	rst,
	stall,
	flush,
	RegWriteD,
	ALUSrcD,
	MemWriteD,
	ResultSrcD,
	BranchD,
	ALUControlD,
	RD1_D,
	RD2_D,
	Imm_Ext_D,
	PCD,
	PCPlus4D,
	RD_D,
	RS1_D,
	RS2_D,
	RegWriteE,
	ALUSrcE,
	MemWriteE,
	ResultSrcE,
	BranchE,
	ALUControlE,
	RD1_E,
	RD2_E,
	Imm_Ext_E,
	PCE,
	PCPlus4E,
	RD_E,
	RS1_E,
	RS2_E);
input 	clk;
input 	rst;
input 	stall;
input 	flush;
input 	RegWriteD;
input 	ALUSrcD;
input 	MemWriteD;
input 	ResultSrcD;
input 	BranchD;
input 	[2:0] ALUControlD;
input 	[31:0] RD1_D;
input 	[31:0] RD2_D;
input 	[31:0] Imm_Ext_D;
input 	[31:0] PCD;
input 	[31:0] PCPlus4D;
input 	[4:0] RD_D;
input 	[4:0] RS1_D;
input 	[4:0] RS2_D;
output 	RegWriteE;
output 	ALUSrcE;
output 	MemWriteE;
output 	ResultSrcE;
output 	BranchE;
output 	[2:0] ALUControlE;
output 	[31:0] RD1_E;
output 	[31:0] RD2_E;
output 	[31:0] Imm_Ext_E;
output 	[31:0] PCE;
output 	[31:0] PCPlus4E;
output 	[4:0] RD_E;
output 	[4:0] RS1_E;
output 	[4:0] RS2_E;

// Design Ports Information
// RegWriteE	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrcE	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWriteE	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultSrcE	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchE	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUControlE[0]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUControlE[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUControlE[2]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[0]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[1]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[2]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[3]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[4]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[5]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[6]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[9]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[10]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[12]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[13]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[14]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[15]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[16]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[17]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[18]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[19]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[20]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[21]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[22]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[23]	=>  Location: PIN_AK5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[24]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[25]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[26]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[27]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[28]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[29]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[30]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_E[31]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[0]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[2]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[3]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[4]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[5]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[7]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[8]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[9]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[10]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[11]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[12]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[13]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[14]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[15]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[16]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[17]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[18]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[19]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[20]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[21]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[22]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[23]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[24]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[25]	=>  Location: PIN_B30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[26]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[27]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[28]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[29]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[30]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_E[31]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[0]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[1]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[2]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[3]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[4]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[6]	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[7]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[8]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[9]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[10]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[11]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[12]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[13]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[14]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[15]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[16]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[17]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[18]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[19]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[20]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[21]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[22]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[23]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[24]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[25]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[26]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[27]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[28]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[29]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[30]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_E[31]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[0]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[1]	=>  Location: PIN_AJ28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[3]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[4]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[5]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[6]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[7]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[8]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[10]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[11]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[12]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[13]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[14]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[15]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[16]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[17]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[18]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[19]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[20]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[21]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[22]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[23]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[24]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[25]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[26]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[27]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[28]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[29]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[30]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCE[31]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[2]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[3]	=>  Location: PIN_AA29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[4]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[5]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[6]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[7]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[8]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[9]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[10]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[12]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[13]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[14]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[15]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[16]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[17]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[18]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[19]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[20]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[21]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[22]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[23]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[24]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[25]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[26]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[27]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[28]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[29]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4E[31]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_E[0]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_E[1]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_E[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_E[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_E[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_E[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_E[1]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_E[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_E[3]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_E[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_E[0]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_E[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_E[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_E[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_E[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWriteD	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stall	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrcD	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWriteD	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultSrcD	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchD	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUControlD[0]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUControlD[1]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUControlD[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[0]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[1]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[2]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[3]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[4]	=>  Location: PIN_H30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[5]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[6]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[7]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[8]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[9]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[10]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[11]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[12]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[13]	=>  Location: PIN_V30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[14]	=>  Location: PIN_V29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[15]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[16]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[17]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[18]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[19]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[20]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[21]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[23]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[24]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[25]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[26]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[27]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[28]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[29]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[30]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1_D[31]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[2]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[3]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[5]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[6]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[7]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[8]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[10]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[11]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[13]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[14]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[15]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[16]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[17]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[18]	=>  Location: PIN_AJ13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[19]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[20]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[21]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[22]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[23]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[24]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[25]	=>  Location: PIN_A29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[26]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[27]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[28]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[29]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[30]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2_D[31]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[0]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[1]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[2]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[3]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[4]	=>  Location: PIN_B27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[5]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[6]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[7]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[8]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[9]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[10]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[11]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[12]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[13]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[14]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[15]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[16]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[17]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[18]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[19]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[20]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[21]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[22]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[23]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[24]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[25]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[26]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[27]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[28]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[29]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[30]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Imm_Ext_D[31]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[0]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[1]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[2]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[4]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[5]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[6]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[7]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[8]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[9]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[10]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[11]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[12]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[13]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[14]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[15]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[16]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[17]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[18]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[19]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[20]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[21]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[22]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[23]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[24]	=>  Location: PIN_F29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[25]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[26]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[27]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[28]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[29]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[30]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCD[31]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[0]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[2]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[3]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[4]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[5]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[7]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[8]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[10]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[11]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[12]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[13]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[14]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[15]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[16]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[17]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[18]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[19]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[20]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[21]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[22]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[23]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[24]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[25]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[26]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[27]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[28]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[29]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[30]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCPlus4D[31]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_D[0]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_D[1]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_D[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_D[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_D[4]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_D[0]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_D[1]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_D[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_D[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS1_D[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_D[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_D[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_D[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_D[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS2_D[4]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RV32I_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \RD1_D[0]~input_o ;
wire \RD1_D[2]~input_o ;
wire \RD1_D[4]~input_o ;
wire \RD1_D[9]~input_o ;
wire \RD1_D[19]~input_o ;
wire \RD1_D[24]~input_o ;
wire \RD1_D[26]~input_o ;
wire \RD1_D[31]~input_o ;
wire \RD2_D[0]~input_o ;
wire \RD2_D[17]~input_o ;
wire \RD2_D[19]~input_o ;
wire \RD2_D[28]~input_o ;
wire \RD2_D[31]~input_o ;
wire \Imm_Ext_D[27]~input_o ;
wire \Imm_Ext_D[29]~input_o ;
wire \PCD[9]~input_o ;
wire \PCD[12]~input_o ;
wire \PCD[14]~input_o ;
wire \PCD[22]~input_o ;
wire \PCD[27]~input_o ;
wire \PCD[28]~input_o ;
wire \PCPlus4D[9]~input_o ;
wire \PCPlus4D[11]~input_o ;
wire \PCPlus4D[15]~input_o ;
wire \PCPlus4D[23]~input_o ;
wire \PCPlus4D[24]~input_o ;
wire \PCPlus4D[28]~input_o ;
wire \PCPlus4D[30]~input_o ;
wire \RS1_D[4]~input_o ;
wire \RegWriteE~output_o ;
wire \ALUSrcE~output_o ;
wire \MemWriteE~output_o ;
wire \ResultSrcE~output_o ;
wire \BranchE~output_o ;
wire \ALUControlE[0]~output_o ;
wire \ALUControlE[1]~output_o ;
wire \ALUControlE[2]~output_o ;
wire \RD1_E[0]~output_o ;
wire \RD1_E[1]~output_o ;
wire \RD1_E[2]~output_o ;
wire \RD1_E[3]~output_o ;
wire \RD1_E[4]~output_o ;
wire \RD1_E[5]~output_o ;
wire \RD1_E[6]~output_o ;
wire \RD1_E[7]~output_o ;
wire \RD1_E[8]~output_o ;
wire \RD1_E[9]~output_o ;
wire \RD1_E[10]~output_o ;
wire \RD1_E[11]~output_o ;
wire \RD1_E[12]~output_o ;
wire \RD1_E[13]~output_o ;
wire \RD1_E[14]~output_o ;
wire \RD1_E[15]~output_o ;
wire \RD1_E[16]~output_o ;
wire \RD1_E[17]~output_o ;
wire \RD1_E[18]~output_o ;
wire \RD1_E[19]~output_o ;
wire \RD1_E[20]~output_o ;
wire \RD1_E[21]~output_o ;
wire \RD1_E[22]~output_o ;
wire \RD1_E[23]~output_o ;
wire \RD1_E[24]~output_o ;
wire \RD1_E[25]~output_o ;
wire \RD1_E[26]~output_o ;
wire \RD1_E[27]~output_o ;
wire \RD1_E[28]~output_o ;
wire \RD1_E[29]~output_o ;
wire \RD1_E[30]~output_o ;
wire \RD1_E[31]~output_o ;
wire \RD2_E[0]~output_o ;
wire \RD2_E[1]~output_o ;
wire \RD2_E[2]~output_o ;
wire \RD2_E[3]~output_o ;
wire \RD2_E[4]~output_o ;
wire \RD2_E[5]~output_o ;
wire \RD2_E[6]~output_o ;
wire \RD2_E[7]~output_o ;
wire \RD2_E[8]~output_o ;
wire \RD2_E[9]~output_o ;
wire \RD2_E[10]~output_o ;
wire \RD2_E[11]~output_o ;
wire \RD2_E[12]~output_o ;
wire \RD2_E[13]~output_o ;
wire \RD2_E[14]~output_o ;
wire \RD2_E[15]~output_o ;
wire \RD2_E[16]~output_o ;
wire \RD2_E[17]~output_o ;
wire \RD2_E[18]~output_o ;
wire \RD2_E[19]~output_o ;
wire \RD2_E[20]~output_o ;
wire \RD2_E[21]~output_o ;
wire \RD2_E[22]~output_o ;
wire \RD2_E[23]~output_o ;
wire \RD2_E[24]~output_o ;
wire \RD2_E[25]~output_o ;
wire \RD2_E[26]~output_o ;
wire \RD2_E[27]~output_o ;
wire \RD2_E[28]~output_o ;
wire \RD2_E[29]~output_o ;
wire \RD2_E[30]~output_o ;
wire \RD2_E[31]~output_o ;
wire \Imm_Ext_E[0]~output_o ;
wire \Imm_Ext_E[1]~output_o ;
wire \Imm_Ext_E[2]~output_o ;
wire \Imm_Ext_E[3]~output_o ;
wire \Imm_Ext_E[4]~output_o ;
wire \Imm_Ext_E[5]~output_o ;
wire \Imm_Ext_E[6]~output_o ;
wire \Imm_Ext_E[7]~output_o ;
wire \Imm_Ext_E[8]~output_o ;
wire \Imm_Ext_E[9]~output_o ;
wire \Imm_Ext_E[10]~output_o ;
wire \Imm_Ext_E[11]~output_o ;
wire \Imm_Ext_E[12]~output_o ;
wire \Imm_Ext_E[13]~output_o ;
wire \Imm_Ext_E[14]~output_o ;
wire \Imm_Ext_E[15]~output_o ;
wire \Imm_Ext_E[16]~output_o ;
wire \Imm_Ext_E[17]~output_o ;
wire \Imm_Ext_E[18]~output_o ;
wire \Imm_Ext_E[19]~output_o ;
wire \Imm_Ext_E[20]~output_o ;
wire \Imm_Ext_E[21]~output_o ;
wire \Imm_Ext_E[22]~output_o ;
wire \Imm_Ext_E[23]~output_o ;
wire \Imm_Ext_E[24]~output_o ;
wire \Imm_Ext_E[25]~output_o ;
wire \Imm_Ext_E[26]~output_o ;
wire \Imm_Ext_E[27]~output_o ;
wire \Imm_Ext_E[28]~output_o ;
wire \Imm_Ext_E[29]~output_o ;
wire \Imm_Ext_E[30]~output_o ;
wire \Imm_Ext_E[31]~output_o ;
wire \PCE[0]~output_o ;
wire \PCE[1]~output_o ;
wire \PCE[2]~output_o ;
wire \PCE[3]~output_o ;
wire \PCE[4]~output_o ;
wire \PCE[5]~output_o ;
wire \PCE[6]~output_o ;
wire \PCE[7]~output_o ;
wire \PCE[8]~output_o ;
wire \PCE[9]~output_o ;
wire \PCE[10]~output_o ;
wire \PCE[11]~output_o ;
wire \PCE[12]~output_o ;
wire \PCE[13]~output_o ;
wire \PCE[14]~output_o ;
wire \PCE[15]~output_o ;
wire \PCE[16]~output_o ;
wire \PCE[17]~output_o ;
wire \PCE[18]~output_o ;
wire \PCE[19]~output_o ;
wire \PCE[20]~output_o ;
wire \PCE[21]~output_o ;
wire \PCE[22]~output_o ;
wire \PCE[23]~output_o ;
wire \PCE[24]~output_o ;
wire \PCE[25]~output_o ;
wire \PCE[26]~output_o ;
wire \PCE[27]~output_o ;
wire \PCE[28]~output_o ;
wire \PCE[29]~output_o ;
wire \PCE[30]~output_o ;
wire \PCE[31]~output_o ;
wire \PCPlus4E[0]~output_o ;
wire \PCPlus4E[1]~output_o ;
wire \PCPlus4E[2]~output_o ;
wire \PCPlus4E[3]~output_o ;
wire \PCPlus4E[4]~output_o ;
wire \PCPlus4E[5]~output_o ;
wire \PCPlus4E[6]~output_o ;
wire \PCPlus4E[7]~output_o ;
wire \PCPlus4E[8]~output_o ;
wire \PCPlus4E[9]~output_o ;
wire \PCPlus4E[10]~output_o ;
wire \PCPlus4E[11]~output_o ;
wire \PCPlus4E[12]~output_o ;
wire \PCPlus4E[13]~output_o ;
wire \PCPlus4E[14]~output_o ;
wire \PCPlus4E[15]~output_o ;
wire \PCPlus4E[16]~output_o ;
wire \PCPlus4E[17]~output_o ;
wire \PCPlus4E[18]~output_o ;
wire \PCPlus4E[19]~output_o ;
wire \PCPlus4E[20]~output_o ;
wire \PCPlus4E[21]~output_o ;
wire \PCPlus4E[22]~output_o ;
wire \PCPlus4E[23]~output_o ;
wire \PCPlus4E[24]~output_o ;
wire \PCPlus4E[25]~output_o ;
wire \PCPlus4E[26]~output_o ;
wire \PCPlus4E[27]~output_o ;
wire \PCPlus4E[28]~output_o ;
wire \PCPlus4E[29]~output_o ;
wire \PCPlus4E[30]~output_o ;
wire \PCPlus4E[31]~output_o ;
wire \RD_E[0]~output_o ;
wire \RD_E[1]~output_o ;
wire \RD_E[2]~output_o ;
wire \RD_E[3]~output_o ;
wire \RD_E[4]~output_o ;
wire \RS1_E[0]~output_o ;
wire \RS1_E[1]~output_o ;
wire \RS1_E[2]~output_o ;
wire \RS1_E[3]~output_o ;
wire \RS1_E[4]~output_o ;
wire \RS2_E[0]~output_o ;
wire \RS2_E[1]~output_o ;
wire \RS2_E[2]~output_o ;
wire \RS2_E[3]~output_o ;
wire \RS2_E[4]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \RegWriteD~input_o ;
wire \flush~input_o ;
wire \RegWriteE~0_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \stall~input_o ;
wire \RegWriteE~1_combout ;
wire \RegWriteE~reg0_q ;
wire \ALUSrcD~input_o ;
wire \ALUSrcE~0_combout ;
wire \ALUSrcE~reg0_q ;
wire \MemWriteD~input_o ;
wire \MemWriteE~0_combout ;
wire \MemWriteE~reg0_q ;
wire \ResultSrcD~input_o ;
wire \ResultSrcE~0_combout ;
wire \ResultSrcE~reg0_q ;
wire \BranchD~input_o ;
wire \BranchE~0_combout ;
wire \BranchE~reg0_q ;
wire \ALUControlD[0]~input_o ;
wire \ALUControlE~0_combout ;
wire \ALUControlE[0]~reg0_q ;
wire \ALUControlD[1]~input_o ;
wire \ALUControlE~1_combout ;
wire \ALUControlE[1]~reg0_q ;
wire \ALUControlD[2]~input_o ;
wire \ALUControlE~2_combout ;
wire \ALUControlE[2]~reg0_q ;
wire \RD1_E~0_combout ;
wire \RD1_E[0]~reg0_q ;
wire \RD1_D[1]~input_o ;
wire \RD1_E~1_combout ;
wire \RD1_E[1]~reg0_q ;
wire \RD1_E~2_combout ;
wire \RD1_E[2]~reg0_q ;
wire \RD1_D[3]~input_o ;
wire \RD1_E~3_combout ;
wire \RD1_E[3]~reg0_q ;
wire \RD1_E~4_combout ;
wire \RD1_E[4]~reg0_q ;
wire \RD1_D[5]~input_o ;
wire \RD1_E~5_combout ;
wire \RD1_E[5]~reg0_q ;
wire \RD1_D[6]~input_o ;
wire \RD1_E~6_combout ;
wire \RD1_E[6]~reg0_q ;
wire \RD1_D[7]~input_o ;
wire \RD1_E~7_combout ;
wire \RD1_E[7]~reg0_q ;
wire \RD1_D[8]~input_o ;
wire \RD1_E~8_combout ;
wire \RD1_E[8]~reg0_q ;
wire \RD1_E~9_combout ;
wire \RD1_E[9]~reg0_q ;
wire \RD1_D[10]~input_o ;
wire \RD1_E~10_combout ;
wire \RD1_E[10]~reg0_q ;
wire \RD1_D[11]~input_o ;
wire \RD1_E~11_combout ;
wire \RD1_E[11]~reg0_q ;
wire \RD1_D[12]~input_o ;
wire \RD1_E~12_combout ;
wire \RD1_E[12]~reg0_q ;
wire \RD1_D[13]~input_o ;
wire \RD1_E~13_combout ;
wire \RD1_E[13]~reg0_q ;
wire \RD1_D[14]~input_o ;
wire \RD1_E~14_combout ;
wire \RD1_E[14]~reg0_q ;
wire \RD1_D[15]~input_o ;
wire \RD1_E~15_combout ;
wire \RD1_E[15]~reg0_q ;
wire \RD1_D[16]~input_o ;
wire \RD1_E~16_combout ;
wire \RD1_E[16]~reg0_q ;
wire \RD1_D[17]~input_o ;
wire \RD1_E~17_combout ;
wire \RD1_E[17]~reg0_q ;
wire \RD1_D[18]~input_o ;
wire \RD1_E~18_combout ;
wire \RD1_E[18]~reg0_q ;
wire \RD1_E~19_combout ;
wire \RD1_E[19]~reg0_q ;
wire \RD1_D[20]~input_o ;
wire \RD1_E~20_combout ;
wire \RD1_E[20]~reg0_q ;
wire \RD1_D[21]~input_o ;
wire \RD1_E~21_combout ;
wire \RD1_E[21]~reg0_q ;
wire \RD1_D[22]~input_o ;
wire \RD1_E~22_combout ;
wire \RD1_E[22]~reg0_q ;
wire \RD1_D[23]~input_o ;
wire \RD1_E~23_combout ;
wire \RD1_E[23]~reg0_q ;
wire \RD1_E~24_combout ;
wire \RD1_E[24]~reg0_q ;
wire \RD1_D[25]~input_o ;
wire \RD1_E~25_combout ;
wire \RD1_E[25]~reg0_q ;
wire \RD1_E~26_combout ;
wire \RD1_E[26]~reg0_q ;
wire \RD1_D[27]~input_o ;
wire \RD1_E~27_combout ;
wire \RD1_E[27]~reg0_q ;
wire \RD1_D[28]~input_o ;
wire \RD1_E~28_combout ;
wire \RD1_E[28]~reg0_q ;
wire \RD1_D[29]~input_o ;
wire \RD1_E~29_combout ;
wire \RD1_E[29]~reg0_q ;
wire \RD1_D[30]~input_o ;
wire \RD1_E~30_combout ;
wire \RD1_E[30]~reg0_q ;
wire \RD1_E~31_combout ;
wire \RD1_E[31]~reg0_q ;
wire \RD2_E~0_combout ;
wire \RD2_E[0]~reg0_q ;
wire \RD2_D[1]~input_o ;
wire \RD2_E~1_combout ;
wire \RD2_E[1]~reg0_q ;
wire \RD2_D[2]~input_o ;
wire \RD2_E~2_combout ;
wire \RD2_E[2]~reg0_q ;
wire \RD2_D[3]~input_o ;
wire \RD2_E~3_combout ;
wire \RD2_E[3]~reg0_q ;
wire \RD2_D[4]~input_o ;
wire \RD2_E~4_combout ;
wire \RD2_E[4]~reg0_q ;
wire \RD2_D[5]~input_o ;
wire \RD2_E~5_combout ;
wire \RD2_E[5]~reg0_q ;
wire \RD2_D[6]~input_o ;
wire \RD2_E~6_combout ;
wire \RD2_E[6]~reg0_q ;
wire \RD2_D[7]~input_o ;
wire \RD2_E~7_combout ;
wire \RD2_E[7]~reg0_q ;
wire \RD2_D[8]~input_o ;
wire \RD2_E~8_combout ;
wire \RD2_E[8]~reg0_q ;
wire \RD2_D[9]~input_o ;
wire \RD2_E~9_combout ;
wire \RD2_E[9]~reg0_q ;
wire \RD2_D[10]~input_o ;
wire \RD2_E~10_combout ;
wire \RD2_E[10]~reg0_q ;
wire \RD2_D[11]~input_o ;
wire \RD2_E~11_combout ;
wire \RD2_E[11]~reg0_q ;
wire \RD2_D[12]~input_o ;
wire \RD2_E~12_combout ;
wire \RD2_E[12]~reg0_q ;
wire \RD2_D[13]~input_o ;
wire \RD2_E~13_combout ;
wire \RD2_E[13]~reg0_q ;
wire \RD2_D[14]~input_o ;
wire \RD2_E~14_combout ;
wire \RD2_E[14]~reg0_q ;
wire \RD2_D[15]~input_o ;
wire \RD2_E~15_combout ;
wire \RD2_E[15]~reg0_q ;
wire \RD2_D[16]~input_o ;
wire \RD2_E~16_combout ;
wire \RD2_E[16]~reg0_q ;
wire \RD2_E~17_combout ;
wire \RD2_E[17]~reg0_q ;
wire \RD2_D[18]~input_o ;
wire \RD2_E~18_combout ;
wire \RD2_E[18]~reg0_q ;
wire \RD2_E~19_combout ;
wire \RD2_E[19]~reg0_q ;
wire \RD2_D[20]~input_o ;
wire \RD2_E~20_combout ;
wire \RD2_E[20]~reg0_q ;
wire \RD2_D[21]~input_o ;
wire \RD2_E~21_combout ;
wire \RD2_E[21]~reg0_q ;
wire \RD2_D[22]~input_o ;
wire \RD2_E~22_combout ;
wire \RD2_E[22]~reg0_q ;
wire \RD2_D[23]~input_o ;
wire \RD2_E~23_combout ;
wire \RD2_E[23]~reg0_q ;
wire \RD2_D[24]~input_o ;
wire \RD2_E~24_combout ;
wire \RD2_E[24]~reg0_q ;
wire \RD2_D[25]~input_o ;
wire \RD2_E~25_combout ;
wire \RD2_E[25]~reg0_q ;
wire \RD2_D[26]~input_o ;
wire \RD2_E~26_combout ;
wire \RD2_E[26]~reg0_q ;
wire \RD2_D[27]~input_o ;
wire \RD2_E~27_combout ;
wire \RD2_E[27]~reg0_q ;
wire \RD2_E~28_combout ;
wire \RD2_E[28]~reg0_q ;
wire \RD2_D[29]~input_o ;
wire \RD2_E~29_combout ;
wire \RD2_E[29]~reg0_q ;
wire \RD2_D[30]~input_o ;
wire \RD2_E~30_combout ;
wire \RD2_E[30]~reg0_q ;
wire \RD2_E~31_combout ;
wire \RD2_E[31]~reg0_q ;
wire \Imm_Ext_D[0]~input_o ;
wire \Imm_Ext_E~0_combout ;
wire \Imm_Ext_E[0]~reg0_q ;
wire \Imm_Ext_D[1]~input_o ;
wire \Imm_Ext_E~1_combout ;
wire \Imm_Ext_E[1]~reg0_q ;
wire \Imm_Ext_D[2]~input_o ;
wire \Imm_Ext_E~2_combout ;
wire \Imm_Ext_E[2]~reg0_q ;
wire \Imm_Ext_D[3]~input_o ;
wire \Imm_Ext_E~3_combout ;
wire \Imm_Ext_E[3]~reg0_q ;
wire \Imm_Ext_D[4]~input_o ;
wire \Imm_Ext_E~4_combout ;
wire \Imm_Ext_E[4]~reg0_q ;
wire \Imm_Ext_D[5]~input_o ;
wire \Imm_Ext_E~5_combout ;
wire \Imm_Ext_E[5]~reg0_q ;
wire \Imm_Ext_D[6]~input_o ;
wire \Imm_Ext_E~6_combout ;
wire \Imm_Ext_E[6]~reg0_q ;
wire \Imm_Ext_D[7]~input_o ;
wire \Imm_Ext_E~7_combout ;
wire \Imm_Ext_E[7]~reg0_q ;
wire \Imm_Ext_D[8]~input_o ;
wire \Imm_Ext_E~8_combout ;
wire \Imm_Ext_E[8]~reg0_q ;
wire \Imm_Ext_D[9]~input_o ;
wire \Imm_Ext_E~9_combout ;
wire \Imm_Ext_E[9]~reg0_q ;
wire \Imm_Ext_D[10]~input_o ;
wire \Imm_Ext_E~10_combout ;
wire \Imm_Ext_E[10]~reg0_q ;
wire \Imm_Ext_D[11]~input_o ;
wire \Imm_Ext_E~11_combout ;
wire \Imm_Ext_E[11]~reg0_q ;
wire \Imm_Ext_D[12]~input_o ;
wire \Imm_Ext_E~12_combout ;
wire \Imm_Ext_E[12]~reg0_q ;
wire \Imm_Ext_D[13]~input_o ;
wire \Imm_Ext_E~13_combout ;
wire \Imm_Ext_E[13]~reg0_q ;
wire \Imm_Ext_D[14]~input_o ;
wire \Imm_Ext_E~14_combout ;
wire \Imm_Ext_E[14]~reg0_q ;
wire \Imm_Ext_D[15]~input_o ;
wire \Imm_Ext_E~15_combout ;
wire \Imm_Ext_E[15]~reg0_q ;
wire \Imm_Ext_D[16]~input_o ;
wire \Imm_Ext_E~16_combout ;
wire \Imm_Ext_E[16]~reg0_q ;
wire \Imm_Ext_D[17]~input_o ;
wire \Imm_Ext_E~17_combout ;
wire \Imm_Ext_E[17]~reg0_q ;
wire \Imm_Ext_D[18]~input_o ;
wire \Imm_Ext_E~18_combout ;
wire \Imm_Ext_E[18]~reg0_q ;
wire \Imm_Ext_D[19]~input_o ;
wire \Imm_Ext_E~19_combout ;
wire \Imm_Ext_E[19]~reg0_q ;
wire \Imm_Ext_D[20]~input_o ;
wire \Imm_Ext_E~20_combout ;
wire \Imm_Ext_E[20]~reg0_q ;
wire \Imm_Ext_D[21]~input_o ;
wire \Imm_Ext_E~21_combout ;
wire \Imm_Ext_E[21]~reg0_q ;
wire \Imm_Ext_D[22]~input_o ;
wire \Imm_Ext_E~22_combout ;
wire \Imm_Ext_E[22]~reg0_q ;
wire \Imm_Ext_D[23]~input_o ;
wire \Imm_Ext_E~23_combout ;
wire \Imm_Ext_E[23]~reg0_q ;
wire \Imm_Ext_D[24]~input_o ;
wire \Imm_Ext_E~24_combout ;
wire \Imm_Ext_E[24]~reg0_q ;
wire \Imm_Ext_D[25]~input_o ;
wire \Imm_Ext_E~25_combout ;
wire \Imm_Ext_E[25]~reg0_q ;
wire \Imm_Ext_D[26]~input_o ;
wire \Imm_Ext_E~26_combout ;
wire \Imm_Ext_E[26]~reg0_q ;
wire \Imm_Ext_E~27_combout ;
wire \Imm_Ext_E[27]~reg0_q ;
wire \Imm_Ext_D[28]~input_o ;
wire \Imm_Ext_E~28_combout ;
wire \Imm_Ext_E[28]~reg0_q ;
wire \Imm_Ext_E~29_combout ;
wire \Imm_Ext_E[29]~reg0_q ;
wire \Imm_Ext_D[30]~input_o ;
wire \Imm_Ext_E~30_combout ;
wire \Imm_Ext_E[30]~reg0_q ;
wire \Imm_Ext_D[31]~input_o ;
wire \Imm_Ext_E~31_combout ;
wire \Imm_Ext_E[31]~reg0_q ;
wire \PCD[0]~input_o ;
wire \PCE~0_combout ;
wire \PCE[0]~reg0_q ;
wire \PCD[1]~input_o ;
wire \PCE~1_combout ;
wire \PCE[1]~reg0_q ;
wire \PCD[2]~input_o ;
wire \PCE~2_combout ;
wire \PCE[2]~reg0_q ;
wire \PCD[3]~input_o ;
wire \PCE~3_combout ;
wire \PCE[3]~reg0_q ;
wire \PCD[4]~input_o ;
wire \PCE~4_combout ;
wire \PCE[4]~reg0_q ;
wire \PCD[5]~input_o ;
wire \PCE~5_combout ;
wire \PCE[5]~reg0_q ;
wire \PCD[6]~input_o ;
wire \PCE~6_combout ;
wire \PCE[6]~reg0_q ;
wire \PCD[7]~input_o ;
wire \PCE~7_combout ;
wire \PCE[7]~reg0_q ;
wire \PCD[8]~input_o ;
wire \PCE~8_combout ;
wire \PCE[8]~reg0_q ;
wire \PCE~9_combout ;
wire \PCE[9]~reg0_q ;
wire \PCD[10]~input_o ;
wire \PCE~10_combout ;
wire \PCE[10]~reg0_q ;
wire \PCD[11]~input_o ;
wire \PCE~11_combout ;
wire \PCE[11]~reg0_q ;
wire \PCE~12_combout ;
wire \PCE[12]~reg0_q ;
wire \PCD[13]~input_o ;
wire \PCE~13_combout ;
wire \PCE[13]~reg0_q ;
wire \PCE~14_combout ;
wire \PCE[14]~reg0_q ;
wire \PCD[15]~input_o ;
wire \PCE~15_combout ;
wire \PCE[15]~reg0_q ;
wire \PCD[16]~input_o ;
wire \PCE~16_combout ;
wire \PCE[16]~reg0_q ;
wire \PCD[17]~input_o ;
wire \PCE~17_combout ;
wire \PCE[17]~reg0_q ;
wire \PCD[18]~input_o ;
wire \PCE~18_combout ;
wire \PCE[18]~reg0_q ;
wire \PCD[19]~input_o ;
wire \PCE~19_combout ;
wire \PCE[19]~reg0_q ;
wire \PCD[20]~input_o ;
wire \PCE~20_combout ;
wire \PCE[20]~reg0_q ;
wire \PCD[21]~input_o ;
wire \PCE~21_combout ;
wire \PCE[21]~reg0_q ;
wire \PCE~22_combout ;
wire \PCE[22]~reg0_q ;
wire \PCD[23]~input_o ;
wire \PCE~23_combout ;
wire \PCE[23]~reg0_q ;
wire \PCD[24]~input_o ;
wire \PCE~24_combout ;
wire \PCE[24]~reg0_q ;
wire \PCD[25]~input_o ;
wire \PCE~25_combout ;
wire \PCE[25]~reg0_q ;
wire \PCD[26]~input_o ;
wire \PCE~26_combout ;
wire \PCE[26]~reg0_q ;
wire \PCE~27_combout ;
wire \PCE[27]~reg0_q ;
wire \PCE~28_combout ;
wire \PCE[28]~reg0_q ;
wire \PCD[29]~input_o ;
wire \PCE~29_combout ;
wire \PCE[29]~reg0_q ;
wire \PCD[30]~input_o ;
wire \PCE~30_combout ;
wire \PCE[30]~reg0_q ;
wire \PCD[31]~input_o ;
wire \PCE~31_combout ;
wire \PCE[31]~reg0_q ;
wire \PCPlus4D[0]~input_o ;
wire \PCPlus4E~0_combout ;
wire \PCPlus4E[0]~reg0_q ;
wire \PCPlus4D[1]~input_o ;
wire \PCPlus4E~1_combout ;
wire \PCPlus4E[1]~reg0_q ;
wire \PCPlus4D[2]~input_o ;
wire \PCPlus4E~2_combout ;
wire \PCPlus4E[2]~reg0_q ;
wire \PCPlus4D[3]~input_o ;
wire \PCPlus4E~3_combout ;
wire \PCPlus4E[3]~reg0_q ;
wire \PCPlus4D[4]~input_o ;
wire \PCPlus4E~4_combout ;
wire \PCPlus4E[4]~reg0_q ;
wire \PCPlus4D[5]~input_o ;
wire \PCPlus4E~5_combout ;
wire \PCPlus4E[5]~reg0_q ;
wire \PCPlus4D[6]~input_o ;
wire \PCPlus4E~6_combout ;
wire \PCPlus4E[6]~reg0_q ;
wire \PCPlus4D[7]~input_o ;
wire \PCPlus4E~7_combout ;
wire \PCPlus4E[7]~reg0_q ;
wire \PCPlus4D[8]~input_o ;
wire \PCPlus4E~8_combout ;
wire \PCPlus4E[8]~reg0_q ;
wire \PCPlus4E~9_combout ;
wire \PCPlus4E[9]~reg0_q ;
wire \PCPlus4D[10]~input_o ;
wire \PCPlus4E~10_combout ;
wire \PCPlus4E[10]~reg0_q ;
wire \PCPlus4E~11_combout ;
wire \PCPlus4E[11]~reg0_q ;
wire \PCPlus4D[12]~input_o ;
wire \PCPlus4E~12_combout ;
wire \PCPlus4E[12]~reg0_q ;
wire \PCPlus4D[13]~input_o ;
wire \PCPlus4E~13_combout ;
wire \PCPlus4E[13]~reg0_q ;
wire \PCPlus4D[14]~input_o ;
wire \PCPlus4E~14_combout ;
wire \PCPlus4E[14]~reg0_q ;
wire \PCPlus4E~15_combout ;
wire \PCPlus4E[15]~reg0_q ;
wire \PCPlus4D[16]~input_o ;
wire \PCPlus4E~16_combout ;
wire \PCPlus4E[16]~reg0_q ;
wire \PCPlus4D[17]~input_o ;
wire \PCPlus4E~17_combout ;
wire \PCPlus4E[17]~reg0_q ;
wire \PCPlus4D[18]~input_o ;
wire \PCPlus4E~18_combout ;
wire \PCPlus4E[18]~reg0_q ;
wire \PCPlus4D[19]~input_o ;
wire \PCPlus4E~19_combout ;
wire \PCPlus4E[19]~reg0_q ;
wire \PCPlus4D[20]~input_o ;
wire \PCPlus4E~20_combout ;
wire \PCPlus4E[20]~reg0_q ;
wire \PCPlus4D[21]~input_o ;
wire \PCPlus4E~21_combout ;
wire \PCPlus4E[21]~reg0_q ;
wire \PCPlus4D[22]~input_o ;
wire \PCPlus4E~22_combout ;
wire \PCPlus4E[22]~reg0_q ;
wire \PCPlus4E~23_combout ;
wire \PCPlus4E[23]~reg0_q ;
wire \PCPlus4E~24_combout ;
wire \PCPlus4E[24]~reg0_q ;
wire \PCPlus4D[25]~input_o ;
wire \PCPlus4E~25_combout ;
wire \PCPlus4E[25]~reg0_q ;
wire \PCPlus4D[26]~input_o ;
wire \PCPlus4E~26_combout ;
wire \PCPlus4E[26]~reg0_q ;
wire \PCPlus4D[27]~input_o ;
wire \PCPlus4E~27_combout ;
wire \PCPlus4E[27]~reg0_q ;
wire \PCPlus4E~28_combout ;
wire \PCPlus4E[28]~reg0_q ;
wire \PCPlus4D[29]~input_o ;
wire \PCPlus4E~29_combout ;
wire \PCPlus4E[29]~reg0_q ;
wire \PCPlus4E~30_combout ;
wire \PCPlus4E[30]~reg0_q ;
wire \PCPlus4D[31]~input_o ;
wire \PCPlus4E~31_combout ;
wire \PCPlus4E[31]~reg0_q ;
wire \RD_D[0]~input_o ;
wire \RD_E~0_combout ;
wire \RD_E[0]~reg0_q ;
wire \RD_D[1]~input_o ;
wire \RD_E~1_combout ;
wire \RD_E[1]~reg0_q ;
wire \RD_D[2]~input_o ;
wire \RD_E~2_combout ;
wire \RD_E[2]~reg0_q ;
wire \RD_D[3]~input_o ;
wire \RD_E~3_combout ;
wire \RD_E[3]~reg0_q ;
wire \RD_D[4]~input_o ;
wire \RD_E~4_combout ;
wire \RD_E[4]~reg0_q ;
wire \RS1_D[0]~input_o ;
wire \RS1_E~0_combout ;
wire \RS1_E[0]~reg0_q ;
wire \RS1_D[1]~input_o ;
wire \RS1_E~1_combout ;
wire \RS1_E[1]~reg0_q ;
wire \RS1_D[2]~input_o ;
wire \RS1_E~2_combout ;
wire \RS1_E[2]~reg0_q ;
wire \RS1_D[3]~input_o ;
wire \RS1_E~3_combout ;
wire \RS1_E[3]~reg0_q ;
wire \RS1_E~4_combout ;
wire \RS1_E[4]~reg0_q ;
wire \RS2_D[0]~input_o ;
wire \RS2_E~0_combout ;
wire \RS2_E[0]~reg0_q ;
wire \RS2_D[1]~input_o ;
wire \RS2_E~1_combout ;
wire \RS2_E[1]~reg0_q ;
wire \RS2_D[2]~input_o ;
wire \RS2_E~2_combout ;
wire \RS2_E[2]~reg0_q ;
wire \RS2_D[3]~input_o ;
wire \RS2_E~3_combout ;
wire \RS2_E[3]~reg0_q ;
wire \RS2_D[4]~input_o ;
wire \RS2_E~4_combout ;
wire \RS2_E[4]~reg0_q ;


// Location: IOIBUF_X117_Y62_N8
cycloneiv_io_ibuf \RD1_D[0]~input (
	.i(RD1_D[0]),
	.ibar(gnd),
	.o(\RD1_D[0]~input_o ));
// synopsys translate_off
defparam \RD1_D[0]~input .bus_hold = "false";
defparam \RD1_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N1
cycloneiv_io_ibuf \RD1_D[2]~input (
	.i(RD1_D[2]),
	.ibar(gnd),
	.o(\RD1_D[2]~input_o ));
// synopsys translate_off
defparam \RD1_D[2]~input .bus_hold = "false";
defparam \RD1_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N1
cycloneiv_io_ibuf \RD1_D[4]~input (
	.i(RD1_D[4]),
	.ibar(gnd),
	.o(\RD1_D[4]~input_o ));
// synopsys translate_off
defparam \RD1_D[4]~input .bus_hold = "false";
defparam \RD1_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N1
cycloneiv_io_ibuf \RD1_D[9]~input (
	.i(RD1_D[9]),
	.ibar(gnd),
	.o(\RD1_D[9]~input_o ));
// synopsys translate_off
defparam \RD1_D[9]~input .bus_hold = "false";
defparam \RD1_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N1
cycloneiv_io_ibuf \RD1_D[19]~input (
	.i(RD1_D[19]),
	.ibar(gnd),
	.o(\RD1_D[19]~input_o ));
// synopsys translate_off
defparam \RD1_D[19]~input .bus_hold = "false";
defparam \RD1_D[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneiv_io_ibuf \RD1_D[24]~input (
	.i(RD1_D[24]),
	.ibar(gnd),
	.o(\RD1_D[24]~input_o ));
// synopsys translate_off
defparam \RD1_D[24]~input .bus_hold = "false";
defparam \RD1_D[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneiv_io_ibuf \RD1_D[26]~input (
	.i(RD1_D[26]),
	.ibar(gnd),
	.o(\RD1_D[26]~input_o ));
// synopsys translate_off
defparam \RD1_D[26]~input .bus_hold = "false";
defparam \RD1_D[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneiv_io_ibuf \RD1_D[31]~input (
	.i(RD1_D[31]),
	.ibar(gnd),
	.o(\RD1_D[31]~input_o ));
// synopsys translate_off
defparam \RD1_D[31]~input .bus_hold = "false";
defparam \RD1_D[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N22
cycloneiv_io_ibuf \RD2_D[0]~input (
	.i(RD2_D[0]),
	.ibar(gnd),
	.o(\RD2_D[0]~input_o ));
// synopsys translate_off
defparam \RD2_D[0]~input .bus_hold = "false";
defparam \RD2_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N8
cycloneiv_io_ibuf \RD2_D[17]~input (
	.i(RD2_D[17]),
	.ibar(gnd),
	.o(\RD2_D[17]~input_o ));
// synopsys translate_off
defparam \RD2_D[17]~input .bus_hold = "false";
defparam \RD2_D[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N22
cycloneiv_io_ibuf \RD2_D[19]~input (
	.i(RD2_D[19]),
	.ibar(gnd),
	.o(\RD2_D[19]~input_o ));
// synopsys translate_off
defparam \RD2_D[19]~input .bus_hold = "false";
defparam \RD2_D[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N15
cycloneiv_io_ibuf \RD2_D[28]~input (
	.i(RD2_D[28]),
	.ibar(gnd),
	.o(\RD2_D[28]~input_o ));
// synopsys translate_off
defparam \RD2_D[28]~input .bus_hold = "false";
defparam \RD2_D[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N15
cycloneiv_io_ibuf \RD2_D[31]~input (
	.i(RD2_D[31]),
	.ibar(gnd),
	.o(\RD2_D[31]~input_o ));
// synopsys translate_off
defparam \RD2_D[31]~input .bus_hold = "false";
defparam \RD2_D[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N1
cycloneiv_io_ibuf \Imm_Ext_D[27]~input (
	.i(Imm_Ext_D[27]),
	.ibar(gnd),
	.o(\Imm_Ext_D[27]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[27]~input .bus_hold = "false";
defparam \Imm_Ext_D[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N15
cycloneiv_io_ibuf \Imm_Ext_D[29]~input (
	.i(Imm_Ext_D[29]),
	.ibar(gnd),
	.o(\Imm_Ext_D[29]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[29]~input .bus_hold = "false";
defparam \Imm_Ext_D[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N8
cycloneiv_io_ibuf \PCD[9]~input (
	.i(PCD[9]),
	.ibar(gnd),
	.o(\PCD[9]~input_o ));
// synopsys translate_off
defparam \PCD[9]~input .bus_hold = "false";
defparam \PCD[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N8
cycloneiv_io_ibuf \PCD[12]~input (
	.i(PCD[12]),
	.ibar(gnd),
	.o(\PCD[12]~input_o ));
// synopsys translate_off
defparam \PCD[12]~input .bus_hold = "false";
defparam \PCD[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N8
cycloneiv_io_ibuf \PCD[14]~input (
	.i(PCD[14]),
	.ibar(gnd),
	.o(\PCD[14]~input_o ));
// synopsys translate_off
defparam \PCD[14]~input .bus_hold = "false";
defparam \PCD[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N1
cycloneiv_io_ibuf \PCD[22]~input (
	.i(PCD[22]),
	.ibar(gnd),
	.o(\PCD[22]~input_o ));
// synopsys translate_off
defparam \PCD[22]~input .bus_hold = "false";
defparam \PCD[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y22_N1
cycloneiv_io_ibuf \PCD[27]~input (
	.i(PCD[27]),
	.ibar(gnd),
	.o(\PCD[27]~input_o ));
// synopsys translate_off
defparam \PCD[27]~input .bus_hold = "false";
defparam \PCD[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y19_N1
cycloneiv_io_ibuf \PCD[28]~input (
	.i(PCD[28]),
	.ibar(gnd),
	.o(\PCD[28]~input_o ));
// synopsys translate_off
defparam \PCD[28]~input .bus_hold = "false";
defparam \PCD[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N8
cycloneiv_io_ibuf \PCPlus4D[9]~input (
	.i(PCPlus4D[9]),
	.ibar(gnd),
	.o(\PCPlus4D[9]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[9]~input .bus_hold = "false";
defparam \PCPlus4D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N15
cycloneiv_io_ibuf \PCPlus4D[11]~input (
	.i(PCPlus4D[11]),
	.ibar(gnd),
	.o(\PCPlus4D[11]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[11]~input .bus_hold = "false";
defparam \PCPlus4D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N22
cycloneiv_io_ibuf \PCPlus4D[15]~input (
	.i(PCPlus4D[15]),
	.ibar(gnd),
	.o(\PCPlus4D[15]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[15]~input .bus_hold = "false";
defparam \PCPlus4D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N8
cycloneiv_io_ibuf \PCPlus4D[23]~input (
	.i(PCPlus4D[23]),
	.ibar(gnd),
	.o(\PCPlus4D[23]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[23]~input .bus_hold = "false";
defparam \PCPlus4D[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N1
cycloneiv_io_ibuf \PCPlus4D[24]~input (
	.i(PCPlus4D[24]),
	.ibar(gnd),
	.o(\PCPlus4D[24]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[24]~input .bus_hold = "false";
defparam \PCPlus4D[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N15
cycloneiv_io_ibuf \PCPlus4D[28]~input (
	.i(PCPlus4D[28]),
	.ibar(gnd),
	.o(\PCPlus4D[28]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[28]~input .bus_hold = "false";
defparam \PCPlus4D[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N22
cycloneiv_io_ibuf \PCPlus4D[30]~input (
	.i(PCPlus4D[30]),
	.ibar(gnd),
	.o(\PCPlus4D[30]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[30]~input .bus_hold = "false";
defparam \PCPlus4D[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N15
cycloneiv_io_ibuf \RS1_D[4]~input (
	.i(RS1_D[4]),
	.ibar(gnd),
	.o(\RS1_D[4]~input_o ));
// synopsys translate_off
defparam \RS1_D[4]~input .bus_hold = "false";
defparam \RS1_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N2
cycloneiv_io_obuf \RegWriteE~output (
	.i(\RegWriteE~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWriteE~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWriteE~output .bus_hold = "false";
defparam \RegWriteE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N9
cycloneiv_io_obuf \ALUSrcE~output (
	.i(\ALUSrcE~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUSrcE~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUSrcE~output .bus_hold = "false";
defparam \ALUSrcE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N2
cycloneiv_io_obuf \MemWriteE~output (
	.i(\MemWriteE~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWriteE~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWriteE~output .bus_hold = "false";
defparam \MemWriteE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N2
cycloneiv_io_obuf \ResultSrcE~output (
	.i(\ResultSrcE~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultSrcE~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultSrcE~output .bus_hold = "false";
defparam \ResultSrcE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N2
cycloneiv_io_obuf \BranchE~output (
	.i(\BranchE~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchE~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchE~output .bus_hold = "false";
defparam \BranchE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N9
cycloneiv_io_obuf \ALUControlE[0]~output (
	.i(\ALUControlE[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUControlE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUControlE[0]~output .bus_hold = "false";
defparam \ALUControlE[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N9
cycloneiv_io_obuf \ALUControlE[1]~output (
	.i(\ALUControlE[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUControlE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUControlE[1]~output .bus_hold = "false";
defparam \ALUControlE[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N9
cycloneiv_io_obuf \ALUControlE[2]~output (
	.i(\ALUControlE[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUControlE[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUControlE[2]~output .bus_hold = "false";
defparam \ALUControlE[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N9
cycloneiv_io_obuf \RD1_E[0]~output (
	.i(\RD1_E[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[0]~output .bus_hold = "false";
defparam \RD1_E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N9
cycloneiv_io_obuf \RD1_E[1]~output (
	.i(\RD1_E[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[1]~output .bus_hold = "false";
defparam \RD1_E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N9
cycloneiv_io_obuf \RD1_E[2]~output (
	.i(\RD1_E[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[2]~output .bus_hold = "false";
defparam \RD1_E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y66_N2
cycloneiv_io_obuf \RD1_E[3]~output (
	.i(\RD1_E[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[3]~output .bus_hold = "false";
defparam \RD1_E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y62_N2
cycloneiv_io_obuf \RD1_E[4]~output (
	.i(\RD1_E[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[4]~output .bus_hold = "false";
defparam \RD1_E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N9
cycloneiv_io_obuf \RD1_E[5]~output (
	.i(\RD1_E[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[5]~output .bus_hold = "false";
defparam \RD1_E[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N2
cycloneiv_io_obuf \RD1_E[6]~output (
	.i(\RD1_E[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[6]~output .bus_hold = "false";
defparam \RD1_E[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N16
cycloneiv_io_obuf \RD1_E[7]~output (
	.i(\RD1_E[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[7]~output .bus_hold = "false";
defparam \RD1_E[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N16
cycloneiv_io_obuf \RD1_E[8]~output (
	.i(\RD1_E[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[8]~output .bus_hold = "false";
defparam \RD1_E[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N23
cycloneiv_io_obuf \RD1_E[9]~output (
	.i(\RD1_E[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[9]~output .bus_hold = "false";
defparam \RD1_E[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N23
cycloneiv_io_obuf \RD1_E[10]~output (
	.i(\RD1_E[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[10]~output .bus_hold = "false";
defparam \RD1_E[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N16
cycloneiv_io_obuf \RD1_E[11]~output (
	.i(\RD1_E[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[11]~output .bus_hold = "false";
defparam \RD1_E[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N23
cycloneiv_io_obuf \RD1_E[12]~output (
	.i(\RD1_E[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[12]~output .bus_hold = "false";
defparam \RD1_E[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N23
cycloneiv_io_obuf \RD1_E[13]~output (
	.i(\RD1_E[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[13]~output .bus_hold = "false";
defparam \RD1_E[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N9
cycloneiv_io_obuf \RD1_E[14]~output (
	.i(\RD1_E[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[14]~output .bus_hold = "false";
defparam \RD1_E[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N2
cycloneiv_io_obuf \RD1_E[15]~output (
	.i(\RD1_E[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[15]~output .bus_hold = "false";
defparam \RD1_E[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N9
cycloneiv_io_obuf \RD1_E[16]~output (
	.i(\RD1_E[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[16]~output .bus_hold = "false";
defparam \RD1_E[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N2
cycloneiv_io_obuf \RD1_E[17]~output (
	.i(\RD1_E[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[17]~output .bus_hold = "false";
defparam \RD1_E[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N9
cycloneiv_io_obuf \RD1_E[18]~output (
	.i(\RD1_E[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[18]~output .bus_hold = "false";
defparam \RD1_E[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N9
cycloneiv_io_obuf \RD1_E[19]~output (
	.i(\RD1_E[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[19]~output .bus_hold = "false";
defparam \RD1_E[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N16
cycloneiv_io_obuf \RD1_E[20]~output (
	.i(\RD1_E[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[20]~output .bus_hold = "false";
defparam \RD1_E[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N2
cycloneiv_io_obuf \RD1_E[21]~output (
	.i(\RD1_E[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[21]~output .bus_hold = "false";
defparam \RD1_E[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N16
cycloneiv_io_obuf \RD1_E[22]~output (
	.i(\RD1_E[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[22]~output .bus_hold = "false";
defparam \RD1_E[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
cycloneiv_io_obuf \RD1_E[23]~output (
	.i(\RD1_E[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[23]~output .bus_hold = "false";
defparam \RD1_E[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneiv_io_obuf \RD1_E[24]~output (
	.i(\RD1_E[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[24]~output .bus_hold = "false";
defparam \RD1_E[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneiv_io_obuf \RD1_E[25]~output (
	.i(\RD1_E[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[25]~output .bus_hold = "false";
defparam \RD1_E[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneiv_io_obuf \RD1_E[26]~output (
	.i(\RD1_E[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[26]~output .bus_hold = "false";
defparam \RD1_E[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneiv_io_obuf \RD1_E[27]~output (
	.i(\RD1_E[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[27]~output .bus_hold = "false";
defparam \RD1_E[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneiv_io_obuf \RD1_E[28]~output (
	.i(\RD1_E[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[28]~output .bus_hold = "false";
defparam \RD1_E[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneiv_io_obuf \RD1_E[29]~output (
	.i(\RD1_E[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[29]~output .bus_hold = "false";
defparam \RD1_E[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cycloneiv_io_obuf \RD1_E[30]~output (
	.i(\RD1_E[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[30]~output .bus_hold = "false";
defparam \RD1_E[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneiv_io_obuf \RD1_E[31]~output (
	.i(\RD1_E[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1_E[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1_E[31]~output .bus_hold = "false";
defparam \RD1_E[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneiv_io_obuf \RD2_E[0]~output (
	.i(\RD2_E[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[0]~output .bus_hold = "false";
defparam \RD2_E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneiv_io_obuf \RD2_E[1]~output (
	.i(\RD2_E[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[1]~output .bus_hold = "false";
defparam \RD2_E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneiv_io_obuf \RD2_E[2]~output (
	.i(\RD2_E[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[2]~output .bus_hold = "false";
defparam \RD2_E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneiv_io_obuf \RD2_E[3]~output (
	.i(\RD2_E[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[3]~output .bus_hold = "false";
defparam \RD2_E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneiv_io_obuf \RD2_E[4]~output (
	.i(\RD2_E[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[4]~output .bus_hold = "false";
defparam \RD2_E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneiv_io_obuf \RD2_E[5]~output (
	.i(\RD2_E[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[5]~output .bus_hold = "false";
defparam \RD2_E[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneiv_io_obuf \RD2_E[6]~output (
	.i(\RD2_E[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[6]~output .bus_hold = "false";
defparam \RD2_E[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N23
cycloneiv_io_obuf \RD2_E[7]~output (
	.i(\RD2_E[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[7]~output .bus_hold = "false";
defparam \RD2_E[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneiv_io_obuf \RD2_E[8]~output (
	.i(\RD2_E[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[8]~output .bus_hold = "false";
defparam \RD2_E[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneiv_io_obuf \RD2_E[9]~output (
	.i(\RD2_E[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[9]~output .bus_hold = "false";
defparam \RD2_E[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N16
cycloneiv_io_obuf \RD2_E[10]~output (
	.i(\RD2_E[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[10]~output .bus_hold = "false";
defparam \RD2_E[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N16
cycloneiv_io_obuf \RD2_E[11]~output (
	.i(\RD2_E[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[11]~output .bus_hold = "false";
defparam \RD2_E[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N2
cycloneiv_io_obuf \RD2_E[12]~output (
	.i(\RD2_E[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[12]~output .bus_hold = "false";
defparam \RD2_E[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneiv_io_obuf \RD2_E[13]~output (
	.i(\RD2_E[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[13]~output .bus_hold = "false";
defparam \RD2_E[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \RD2_E[14]~output (
	.i(\RD2_E[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[14]~output .bus_hold = "false";
defparam \RD2_E[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \RD2_E[15]~output (
	.i(\RD2_E[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[15]~output .bus_hold = "false";
defparam \RD2_E[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneiv_io_obuf \RD2_E[16]~output (
	.i(\RD2_E[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[16]~output .bus_hold = "false";
defparam \RD2_E[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneiv_io_obuf \RD2_E[17]~output (
	.i(\RD2_E[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[17]~output .bus_hold = "false";
defparam \RD2_E[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneiv_io_obuf \RD2_E[18]~output (
	.i(\RD2_E[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[18]~output .bus_hold = "false";
defparam \RD2_E[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneiv_io_obuf \RD2_E[19]~output (
	.i(\RD2_E[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[19]~output .bus_hold = "false";
defparam \RD2_E[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \RD2_E[20]~output (
	.i(\RD2_E[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[20]~output .bus_hold = "false";
defparam \RD2_E[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiv_io_obuf \RD2_E[21]~output (
	.i(\RD2_E[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[21]~output .bus_hold = "false";
defparam \RD2_E[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N9
cycloneiv_io_obuf \RD2_E[22]~output (
	.i(\RD2_E[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[22]~output .bus_hold = "false";
defparam \RD2_E[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneiv_io_obuf \RD2_E[23]~output (
	.i(\RD2_E[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[23]~output .bus_hold = "false";
defparam \RD2_E[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N23
cycloneiv_io_obuf \RD2_E[24]~output (
	.i(\RD2_E[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[24]~output .bus_hold = "false";
defparam \RD2_E[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N23
cycloneiv_io_obuf \RD2_E[25]~output (
	.i(\RD2_E[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[25]~output .bus_hold = "false";
defparam \RD2_E[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N23
cycloneiv_io_obuf \RD2_E[26]~output (
	.i(\RD2_E[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[26]~output .bus_hold = "false";
defparam \RD2_E[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N9
cycloneiv_io_obuf \RD2_E[27]~output (
	.i(\RD2_E[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[27]~output .bus_hold = "false";
defparam \RD2_E[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N2
cycloneiv_io_obuf \RD2_E[28]~output (
	.i(\RD2_E[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[28]~output .bus_hold = "false";
defparam \RD2_E[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N9
cycloneiv_io_obuf \RD2_E[29]~output (
	.i(\RD2_E[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[29]~output .bus_hold = "false";
defparam \RD2_E[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N9
cycloneiv_io_obuf \RD2_E[30]~output (
	.i(\RD2_E[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[30]~output .bus_hold = "false";
defparam \RD2_E[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N2
cycloneiv_io_obuf \RD2_E[31]~output (
	.i(\RD2_E[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2_E[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2_E[31]~output .bus_hold = "false";
defparam \RD2_E[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y91_N2
cycloneiv_io_obuf \Imm_Ext_E[0]~output (
	.i(\Imm_Ext_E[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[0]~output .bus_hold = "false";
defparam \Imm_Ext_E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y91_N9
cycloneiv_io_obuf \Imm_Ext_E[1]~output (
	.i(\Imm_Ext_E[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[1]~output .bus_hold = "false";
defparam \Imm_Ext_E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N16
cycloneiv_io_obuf \Imm_Ext_E[2]~output (
	.i(\Imm_Ext_E[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[2]~output .bus_hold = "false";
defparam \Imm_Ext_E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N2
cycloneiv_io_obuf \Imm_Ext_E[3]~output (
	.i(\Imm_Ext_E[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[3]~output .bus_hold = "false";
defparam \Imm_Ext_E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N2
cycloneiv_io_obuf \Imm_Ext_E[4]~output (
	.i(\Imm_Ext_E[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[4]~output .bus_hold = "false";
defparam \Imm_Ext_E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N16
cycloneiv_io_obuf \Imm_Ext_E[5]~output (
	.i(\Imm_Ext_E[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[5]~output .bus_hold = "false";
defparam \Imm_Ext_E[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y77_N2
cycloneiv_io_obuf \Imm_Ext_E[6]~output (
	.i(\Imm_Ext_E[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[6]~output .bus_hold = "false";
defparam \Imm_Ext_E[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N9
cycloneiv_io_obuf \Imm_Ext_E[7]~output (
	.i(\Imm_Ext_E[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[7]~output .bus_hold = "false";
defparam \Imm_Ext_E[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N16
cycloneiv_io_obuf \Imm_Ext_E[8]~output (
	.i(\Imm_Ext_E[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[8]~output .bus_hold = "false";
defparam \Imm_Ext_E[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N2
cycloneiv_io_obuf \Imm_Ext_E[9]~output (
	.i(\Imm_Ext_E[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[9]~output .bus_hold = "false";
defparam \Imm_Ext_E[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N2
cycloneiv_io_obuf \Imm_Ext_E[10]~output (
	.i(\Imm_Ext_E[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[10]~output .bus_hold = "false";
defparam \Imm_Ext_E[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y72_N2
cycloneiv_io_obuf \Imm_Ext_E[11]~output (
	.i(\Imm_Ext_E[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[11]~output .bus_hold = "false";
defparam \Imm_Ext_E[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y79_N2
cycloneiv_io_obuf \Imm_Ext_E[12]~output (
	.i(\Imm_Ext_E[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[12]~output .bus_hold = "false";
defparam \Imm_Ext_E[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N9
cycloneiv_io_obuf \Imm_Ext_E[13]~output (
	.i(\Imm_Ext_E[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[13]~output .bus_hold = "false";
defparam \Imm_Ext_E[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y81_N2
cycloneiv_io_obuf \Imm_Ext_E[14]~output (
	.i(\Imm_Ext_E[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[14]~output .bus_hold = "false";
defparam \Imm_Ext_E[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N9
cycloneiv_io_obuf \Imm_Ext_E[15]~output (
	.i(\Imm_Ext_E[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[15]~output .bus_hold = "false";
defparam \Imm_Ext_E[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N23
cycloneiv_io_obuf \Imm_Ext_E[16]~output (
	.i(\Imm_Ext_E[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[16]~output .bus_hold = "false";
defparam \Imm_Ext_E[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N23
cycloneiv_io_obuf \Imm_Ext_E[17]~output (
	.i(\Imm_Ext_E[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[17]~output .bus_hold = "false";
defparam \Imm_Ext_E[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N9
cycloneiv_io_obuf \Imm_Ext_E[18]~output (
	.i(\Imm_Ext_E[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[18]~output .bus_hold = "false";
defparam \Imm_Ext_E[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N16
cycloneiv_io_obuf \Imm_Ext_E[19]~output (
	.i(\Imm_Ext_E[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[19]~output .bus_hold = "false";
defparam \Imm_Ext_E[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N2
cycloneiv_io_obuf \Imm_Ext_E[20]~output (
	.i(\Imm_Ext_E[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[20]~output .bus_hold = "false";
defparam \Imm_Ext_E[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y5_N9
cycloneiv_io_obuf \Imm_Ext_E[21]~output (
	.i(\Imm_Ext_E[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[21]~output .bus_hold = "false";
defparam \Imm_Ext_E[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N16
cycloneiv_io_obuf \Imm_Ext_E[22]~output (
	.i(\Imm_Ext_E[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[22]~output .bus_hold = "false";
defparam \Imm_Ext_E[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N9
cycloneiv_io_obuf \Imm_Ext_E[23]~output (
	.i(\Imm_Ext_E[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[23]~output .bus_hold = "false";
defparam \Imm_Ext_E[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N16
cycloneiv_io_obuf \Imm_Ext_E[24]~output (
	.i(\Imm_Ext_E[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[24]~output .bus_hold = "false";
defparam \Imm_Ext_E[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N2
cycloneiv_io_obuf \Imm_Ext_E[25]~output (
	.i(\Imm_Ext_E[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[25]~output .bus_hold = "false";
defparam \Imm_Ext_E[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N2
cycloneiv_io_obuf \Imm_Ext_E[26]~output (
	.i(\Imm_Ext_E[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[26]~output .bus_hold = "false";
defparam \Imm_Ext_E[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N9
cycloneiv_io_obuf \Imm_Ext_E[27]~output (
	.i(\Imm_Ext_E[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[27]~output .bus_hold = "false";
defparam \Imm_Ext_E[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y0_N2
cycloneiv_io_obuf \Imm_Ext_E[28]~output (
	.i(\Imm_Ext_E[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[28]~output .bus_hold = "false";
defparam \Imm_Ext_E[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N2
cycloneiv_io_obuf \Imm_Ext_E[29]~output (
	.i(\Imm_Ext_E[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[29]~output .bus_hold = "false";
defparam \Imm_Ext_E[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N9
cycloneiv_io_obuf \Imm_Ext_E[30]~output (
	.i(\Imm_Ext_E[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[30]~output .bus_hold = "false";
defparam \Imm_Ext_E[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N16
cycloneiv_io_obuf \Imm_Ext_E[31]~output (
	.i(\Imm_Ext_E[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Imm_Ext_E[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Imm_Ext_E[31]~output .bus_hold = "false";
defparam \Imm_Ext_E[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N23
cycloneiv_io_obuf \PCE[0]~output (
	.i(\PCE[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[0]~output .bus_hold = "false";
defparam \PCE[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N2
cycloneiv_io_obuf \PCE[1]~output (
	.i(\PCE[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[1]~output .bus_hold = "false";
defparam \PCE[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y0_N9
cycloneiv_io_obuf \PCE[2]~output (
	.i(\PCE[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[2]~output .bus_hold = "false";
defparam \PCE[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N16
cycloneiv_io_obuf \PCE[3]~output (
	.i(\PCE[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[3]~output .bus_hold = "false";
defparam \PCE[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N2
cycloneiv_io_obuf \PCE[4]~output (
	.i(\PCE[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[4]~output .bus_hold = "false";
defparam \PCE[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N2
cycloneiv_io_obuf \PCE[5]~output (
	.i(\PCE[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[5]~output .bus_hold = "false";
defparam \PCE[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N9
cycloneiv_io_obuf \PCE[6]~output (
	.i(\PCE[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[6]~output .bus_hold = "false";
defparam \PCE[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y42_N2
cycloneiv_io_obuf \PCE[7]~output (
	.i(\PCE[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[7]~output .bus_hold = "false";
defparam \PCE[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y31_N9
cycloneiv_io_obuf \PCE[8]~output (
	.i(\PCE[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[8]~output .bus_hold = "false";
defparam \PCE[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y32_N9
cycloneiv_io_obuf \PCE[9]~output (
	.i(\PCE[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[9]~output .bus_hold = "false";
defparam \PCE[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y35_N2
cycloneiv_io_obuf \PCE[10]~output (
	.i(\PCE[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[10]~output .bus_hold = "false";
defparam \PCE[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N9
cycloneiv_io_obuf \PCE[11]~output (
	.i(\PCE[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[11]~output .bus_hold = "false";
defparam \PCE[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N9
cycloneiv_io_obuf \PCE[12]~output (
	.i(\PCE[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[12]~output .bus_hold = "false";
defparam \PCE[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y39_N2
cycloneiv_io_obuf \PCE[13]~output (
	.i(\PCE[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[13]~output .bus_hold = "false";
defparam \PCE[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y38_N2
cycloneiv_io_obuf \PCE[14]~output (
	.i(\PCE[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[14]~output .bus_hold = "false";
defparam \PCE[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y42_N9
cycloneiv_io_obuf \PCE[15]~output (
	.i(\PCE[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[15]~output .bus_hold = "false";
defparam \PCE[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y36_N2
cycloneiv_io_obuf \PCE[16]~output (
	.i(\PCE[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[16]~output .bus_hold = "false";
defparam \PCE[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N2
cycloneiv_io_obuf \PCE[17]~output (
	.i(\PCE[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[17]~output .bus_hold = "false";
defparam \PCE[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y39_N9
cycloneiv_io_obuf \PCE[18]~output (
	.i(\PCE[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[18]~output .bus_hold = "false";
defparam \PCE[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y27_N9
cycloneiv_io_obuf \PCE[19]~output (
	.i(\PCE[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[19]~output .bus_hold = "false";
defparam \PCE[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y14_N2
cycloneiv_io_obuf \PCE[20]~output (
	.i(\PCE[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[20]~output .bus_hold = "false";
defparam \PCE[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N9
cycloneiv_io_obuf \PCE[21]~output (
	.i(\PCE[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[21]~output .bus_hold = "false";
defparam \PCE[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N2
cycloneiv_io_obuf \PCE[22]~output (
	.i(\PCE[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[22]~output .bus_hold = "false";
defparam \PCE[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N2
cycloneiv_io_obuf \PCE[23]~output (
	.i(\PCE[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[23]~output .bus_hold = "false";
defparam \PCE[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N16
cycloneiv_io_obuf \PCE[24]~output (
	.i(\PCE[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[24]~output .bus_hold = "false";
defparam \PCE[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y6_N2
cycloneiv_io_obuf \PCE[25]~output (
	.i(\PCE[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[25]~output .bus_hold = "false";
defparam \PCE[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y38_N9
cycloneiv_io_obuf \PCE[26]~output (
	.i(\PCE[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[26]~output .bus_hold = "false";
defparam \PCE[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y23_N2
cycloneiv_io_obuf \PCE[27]~output (
	.i(\PCE[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[27]~output .bus_hold = "false";
defparam \PCE[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y18_N9
cycloneiv_io_obuf \PCE[28]~output (
	.i(\PCE[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[28]~output .bus_hold = "false";
defparam \PCE[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y19_N9
cycloneiv_io_obuf \PCE[29]~output (
	.i(\PCE[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[29]~output .bus_hold = "false";
defparam \PCE[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y21_N9
cycloneiv_io_obuf \PCE[30]~output (
	.i(\PCE[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[30]~output .bus_hold = "false";
defparam \PCE[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N9
cycloneiv_io_obuf \PCE[31]~output (
	.i(\PCE[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCE[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCE[31]~output .bus_hold = "false";
defparam \PCE[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N9
cycloneiv_io_obuf \PCPlus4E[0]~output (
	.i(\PCPlus4E[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[0]~output .bus_hold = "false";
defparam \PCPlus4E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y28_N9
cycloneiv_io_obuf \PCPlus4E[1]~output (
	.i(\PCPlus4E[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[1]~output .bus_hold = "false";
defparam \PCPlus4E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N2
cycloneiv_io_obuf \PCPlus4E[2]~output (
	.i(\PCPlus4E[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[2]~output .bus_hold = "false";
defparam \PCPlus4E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y29_N2
cycloneiv_io_obuf \PCPlus4E[3]~output (
	.i(\PCPlus4E[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[3]~output .bus_hold = "false";
defparam \PCPlus4E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y11_N2
cycloneiv_io_obuf \PCPlus4E[4]~output (
	.i(\PCPlus4E[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[4]~output .bus_hold = "false";
defparam \PCPlus4E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y14_N9
cycloneiv_io_obuf \PCPlus4E[5]~output (
	.i(\PCPlus4E[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[5]~output .bus_hold = "false";
defparam \PCPlus4E[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y29_N9
cycloneiv_io_obuf \PCPlus4E[6]~output (
	.i(\PCPlus4E[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[6]~output .bus_hold = "false";
defparam \PCPlus4E[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N2
cycloneiv_io_obuf \PCPlus4E[7]~output (
	.i(\PCPlus4E[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[7]~output .bus_hold = "false";
defparam \PCPlus4E[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N16
cycloneiv_io_obuf \PCPlus4E[8]~output (
	.i(\PCPlus4E[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[8]~output .bus_hold = "false";
defparam \PCPlus4E[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N9
cycloneiv_io_obuf \PCPlus4E[9]~output (
	.i(\PCPlus4E[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[9]~output .bus_hold = "false";
defparam \PCPlus4E[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N9
cycloneiv_io_obuf \PCPlus4E[10]~output (
	.i(\PCPlus4E[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[10]~output .bus_hold = "false";
defparam \PCPlus4E[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N16
cycloneiv_io_obuf \PCPlus4E[11]~output (
	.i(\PCPlus4E[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[11]~output .bus_hold = "false";
defparam \PCPlus4E[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N2
cycloneiv_io_obuf \PCPlus4E[12]~output (
	.i(\PCPlus4E[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[12]~output .bus_hold = "false";
defparam \PCPlus4E[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N9
cycloneiv_io_obuf \PCPlus4E[13]~output (
	.i(\PCPlus4E[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[13]~output .bus_hold = "false";
defparam \PCPlus4E[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N23
cycloneiv_io_obuf \PCPlus4E[14]~output (
	.i(\PCPlus4E[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[14]~output .bus_hold = "false";
defparam \PCPlus4E[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N23
cycloneiv_io_obuf \PCPlus4E[15]~output (
	.i(\PCPlus4E[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[15]~output .bus_hold = "false";
defparam \PCPlus4E[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N16
cycloneiv_io_obuf \PCPlus4E[16]~output (
	.i(\PCPlus4E[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[16]~output .bus_hold = "false";
defparam \PCPlus4E[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N2
cycloneiv_io_obuf \PCPlus4E[17]~output (
	.i(\PCPlus4E[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[17]~output .bus_hold = "false";
defparam \PCPlus4E[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \PCPlus4E[18]~output (
	.i(\PCPlus4E[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[18]~output .bus_hold = "false";
defparam \PCPlus4E[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N16
cycloneiv_io_obuf \PCPlus4E[19]~output (
	.i(\PCPlus4E[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[19]~output .bus_hold = "false";
defparam \PCPlus4E[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N9
cycloneiv_io_obuf \PCPlus4E[20]~output (
	.i(\PCPlus4E[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[20]~output .bus_hold = "false";
defparam \PCPlus4E[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N2
cycloneiv_io_obuf \PCPlus4E[21]~output (
	.i(\PCPlus4E[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[21]~output .bus_hold = "false";
defparam \PCPlus4E[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N16
cycloneiv_io_obuf \PCPlus4E[22]~output (
	.i(\PCPlus4E[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[22]~output .bus_hold = "false";
defparam \PCPlus4E[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N2
cycloneiv_io_obuf \PCPlus4E[23]~output (
	.i(\PCPlus4E[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[23]~output .bus_hold = "false";
defparam \PCPlus4E[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N9
cycloneiv_io_obuf \PCPlus4E[24]~output (
	.i(\PCPlus4E[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[24]~output .bus_hold = "false";
defparam \PCPlus4E[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N16
cycloneiv_io_obuf \PCPlus4E[25]~output (
	.i(\PCPlus4E[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[25]~output .bus_hold = "false";
defparam \PCPlus4E[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N2
cycloneiv_io_obuf \PCPlus4E[26]~output (
	.i(\PCPlus4E[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[26]~output .bus_hold = "false";
defparam \PCPlus4E[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cycloneiv_io_obuf \PCPlus4E[27]~output (
	.i(\PCPlus4E[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[27]~output .bus_hold = "false";
defparam \PCPlus4E[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N23
cycloneiv_io_obuf \PCPlus4E[28]~output (
	.i(\PCPlus4E[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[28]~output .bus_hold = "false";
defparam \PCPlus4E[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N23
cycloneiv_io_obuf \PCPlus4E[29]~output (
	.i(\PCPlus4E[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[29]~output .bus_hold = "false";
defparam \PCPlus4E[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N2
cycloneiv_io_obuf \PCPlus4E[30]~output (
	.i(\PCPlus4E[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[30]~output .bus_hold = "false";
defparam \PCPlus4E[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N23
cycloneiv_io_obuf \PCPlus4E[31]~output (
	.i(\PCPlus4E[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCPlus4E[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCPlus4E[31]~output .bus_hold = "false";
defparam \PCPlus4E[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N23
cycloneiv_io_obuf \RD_E[0]~output (
	.i(\RD_E[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_E[0]~output .bus_hold = "false";
defparam \RD_E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N16
cycloneiv_io_obuf \RD_E[1]~output (
	.i(\RD_E[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_E[1]~output .bus_hold = "false";
defparam \RD_E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N16
cycloneiv_io_obuf \RD_E[2]~output (
	.i(\RD_E[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_E[2]~output .bus_hold = "false";
defparam \RD_E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N9
cycloneiv_io_obuf \RD_E[3]~output (
	.i(\RD_E[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_E[3]~output .bus_hold = "false";
defparam \RD_E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N23
cycloneiv_io_obuf \RD_E[4]~output (
	.i(\RD_E[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_E[4]~output .bus_hold = "false";
defparam \RD_E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N9
cycloneiv_io_obuf \RS1_E[0]~output (
	.i(\RS1_E[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS1_E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS1_E[0]~output .bus_hold = "false";
defparam \RS1_E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N16
cycloneiv_io_obuf \RS1_E[1]~output (
	.i(\RS1_E[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS1_E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS1_E[1]~output .bus_hold = "false";
defparam \RS1_E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N23
cycloneiv_io_obuf \RS1_E[2]~output (
	.i(\RS1_E[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS1_E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS1_E[2]~output .bus_hold = "false";
defparam \RS1_E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N9
cycloneiv_io_obuf \RS1_E[3]~output (
	.i(\RS1_E[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS1_E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS1_E[3]~output .bus_hold = "false";
defparam \RS1_E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N2
cycloneiv_io_obuf \RS1_E[4]~output (
	.i(\RS1_E[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS1_E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS1_E[4]~output .bus_hold = "false";
defparam \RS1_E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneiv_io_obuf \RS2_E[0]~output (
	.i(\RS2_E[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS2_E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS2_E[0]~output .bus_hold = "false";
defparam \RS2_E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N23
cycloneiv_io_obuf \RS2_E[1]~output (
	.i(\RS2_E[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS2_E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS2_E[1]~output .bus_hold = "false";
defparam \RS2_E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N2
cycloneiv_io_obuf \RS2_E[2]~output (
	.i(\RS2_E[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS2_E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS2_E[2]~output .bus_hold = "false";
defparam \RS2_E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N9
cycloneiv_io_obuf \RS2_E[3]~output (
	.i(\RS2_E[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS2_E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS2_E[3]~output .bus_hold = "false";
defparam \RS2_E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N9
cycloneiv_io_obuf \RS2_E[4]~output (
	.i(\RS2_E[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS2_E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS2_E[4]~output .bus_hold = "false";
defparam \RS2_E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N8
cycloneiv_io_ibuf \RegWriteD~input (
	.i(RegWriteD),
	.ibar(gnd),
	.o(\RegWriteD~input_o ));
// synopsys translate_off
defparam \RegWriteD~input .bus_hold = "false";
defparam \RegWriteD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N22
cycloneiv_io_ibuf \flush~input (
	.i(flush),
	.ibar(gnd),
	.o(\flush~input_o ));
// synopsys translate_off
defparam \flush~input .bus_hold = "false";
defparam \flush~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N8
cycloneiv_lcell_comb \RegWriteE~0 (
// Equation(s):
// \RegWriteE~0_combout  = (\RegWriteD~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RegWriteD~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegWriteE~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegWriteE~0 .lut_mask = 16'h0C0C;
defparam \RegWriteE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N22
cycloneiv_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N8
cycloneiv_io_ibuf \stall~input (
	.i(stall),
	.ibar(gnd),
	.o(\stall~input_o ));
// synopsys translate_off
defparam \stall~input .bus_hold = "false";
defparam \stall~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N14
cycloneiv_lcell_comb \RegWriteE~1 (
// Equation(s):
// \RegWriteE~1_combout  = (\flush~input_o ) # (!\stall~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\stall~input_o ),
	.cin(gnd),
	.combout(\RegWriteE~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegWriteE~1 .lut_mask = 16'hF0FF;
defparam \RegWriteE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N9
dffeas \RegWriteE~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegWriteE~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegWriteE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegWriteE~reg0 .is_wysiwyg = "true";
defparam \RegWriteE~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N1
cycloneiv_io_ibuf \ALUSrcD~input (
	.i(ALUSrcD),
	.ibar(gnd),
	.o(\ALUSrcD~input_o ));
// synopsys translate_off
defparam \ALUSrcD~input .bus_hold = "false";
defparam \ALUSrcD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N10
cycloneiv_lcell_comb \ALUSrcE~0 (
// Equation(s):
// \ALUSrcE~0_combout  = (!\flush~input_o  & \ALUSrcD~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\ALUSrcD~input_o ),
	.cin(gnd),
	.combout(\ALUSrcE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcE~0 .lut_mask = 16'h0F00;
defparam \ALUSrcE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N11
dffeas \ALUSrcE~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALUSrcE~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUSrcE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALUSrcE~reg0 .is_wysiwyg = "true";
defparam \ALUSrcE~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y54_N1
cycloneiv_io_ibuf \MemWriteD~input (
	.i(MemWriteD),
	.ibar(gnd),
	.o(\MemWriteD~input_o ));
// synopsys translate_off
defparam \MemWriteD~input .bus_hold = "false";
defparam \MemWriteD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N12
cycloneiv_lcell_comb \MemWriteE~0 (
// Equation(s):
// \MemWriteE~0_combout  = (\MemWriteD~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\MemWriteD~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MemWriteE~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemWriteE~0 .lut_mask = 16'h0C0C;
defparam \MemWriteE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N13
dffeas \MemWriteE~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MemWriteE~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemWriteE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemWriteE~reg0 .is_wysiwyg = "true";
defparam \MemWriteE~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N8
cycloneiv_io_ibuf \ResultSrcD~input (
	.i(ResultSrcD),
	.ibar(gnd),
	.o(\ResultSrcD~input_o ));
// synopsys translate_off
defparam \ResultSrcD~input .bus_hold = "false";
defparam \ResultSrcD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N30
cycloneiv_lcell_comb \ResultSrcE~0 (
// Equation(s):
// \ResultSrcE~0_combout  = (\ResultSrcD~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\ResultSrcD~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ResultSrcE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ResultSrcE~0 .lut_mask = 16'h0C0C;
defparam \ResultSrcE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N31
dffeas \ResultSrcE~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ResultSrcE~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ResultSrcE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ResultSrcE~reg0 .is_wysiwyg = "true";
defparam \ResultSrcE~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N1
cycloneiv_io_ibuf \BranchD~input (
	.i(BranchD),
	.ibar(gnd),
	.o(\BranchD~input_o ));
// synopsys translate_off
defparam \BranchD~input .bus_hold = "false";
defparam \BranchD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N0
cycloneiv_lcell_comb \BranchE~0 (
// Equation(s):
// \BranchE~0_combout  = (!\flush~input_o  & \BranchD~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\BranchD~input_o ),
	.cin(gnd),
	.combout(\BranchE~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchE~0 .lut_mask = 16'h0F00;
defparam \BranchE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N1
dffeas \BranchE~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BranchE~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchE~reg0 .is_wysiwyg = "true";
defparam \BranchE~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N8
cycloneiv_io_ibuf \ALUControlD[0]~input (
	.i(ALUControlD[0]),
	.ibar(gnd),
	.o(\ALUControlD[0]~input_o ));
// synopsys translate_off
defparam \ALUControlD[0]~input .bus_hold = "false";
defparam \ALUControlD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N26
cycloneiv_lcell_comb \ALUControlE~0 (
// Equation(s):
// \ALUControlE~0_combout  = (!\flush~input_o  & \ALUControlD[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\ALUControlD[0]~input_o ),
	.cin(gnd),
	.combout(\ALUControlE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUControlE~0 .lut_mask = 16'h0F00;
defparam \ALUControlE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N27
dffeas \ALUControlE[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALUControlE~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUControlE[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALUControlE[0]~reg0 .is_wysiwyg = "true";
defparam \ALUControlE[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N1
cycloneiv_io_ibuf \ALUControlD[1]~input (
	.i(ALUControlD[1]),
	.ibar(gnd),
	.o(\ALUControlD[1]~input_o ));
// synopsys translate_off
defparam \ALUControlD[1]~input .bus_hold = "false";
defparam \ALUControlD[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N28
cycloneiv_lcell_comb \ALUControlE~1 (
// Equation(s):
// \ALUControlE~1_combout  = (!\flush~input_o  & \ALUControlD[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\ALUControlD[1]~input_o ),
	.cin(gnd),
	.combout(\ALUControlE~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUControlE~1 .lut_mask = 16'h0F00;
defparam \ALUControlE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N29
dffeas \ALUControlE[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALUControlE~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUControlE[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALUControlE[1]~reg0 .is_wysiwyg = "true";
defparam \ALUControlE[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N1
cycloneiv_io_ibuf \ALUControlD[2]~input (
	.i(ALUControlD[2]),
	.ibar(gnd),
	.o(\ALUControlD[2]~input_o ));
// synopsys translate_off
defparam \ALUControlD[2]~input .bus_hold = "false";
defparam \ALUControlD[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N6
cycloneiv_lcell_comb \ALUControlE~2 (
// Equation(s):
// \ALUControlE~2_combout  = (!\flush~input_o  & \ALUControlD[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\ALUControlD[2]~input_o ),
	.cin(gnd),
	.combout(\ALUControlE~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUControlE~2 .lut_mask = 16'h0F00;
defparam \ALUControlE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N7
dffeas \ALUControlE[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALUControlE~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUControlE[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALUControlE[2]~reg0 .is_wysiwyg = "true";
defparam \ALUControlE[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N16
cycloneiv_lcell_comb \RD1_E~0 (
// Equation(s):
// \RD1_E~0_combout  = (\RD1_D[0]~input_o  & !\flush~input_o )

	.dataa(\RD1_D[0]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD1_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~0 .lut_mask = 16'h0A0A;
defparam \RD1_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N17
dffeas \RD1_E[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[0]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N8
cycloneiv_io_ibuf \RD1_D[1]~input (
	.i(RD1_D[1]),
	.ibar(gnd),
	.o(\RD1_D[1]~input_o ));
// synopsys translate_off
defparam \RD1_D[1]~input .bus_hold = "false";
defparam \RD1_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N18
cycloneiv_lcell_comb \RD1_E~1 (
// Equation(s):
// \RD1_E~1_combout  = (\RD1_D[1]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD1_D[1]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD1_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~1 .lut_mask = 16'h0C0C;
defparam \RD1_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N19
dffeas \RD1_E[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[1]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N4
cycloneiv_lcell_comb \RD1_E~2 (
// Equation(s):
// \RD1_E~2_combout  = (\RD1_D[2]~input_o  & !\flush~input_o )

	.dataa(\RD1_D[2]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD1_E~2_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~2 .lut_mask = 16'h0A0A;
defparam \RD1_E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N5
dffeas \RD1_E[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[2]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N1
cycloneiv_io_ibuf \RD1_D[3]~input (
	.i(RD1_D[3]),
	.ibar(gnd),
	.o(\RD1_D[3]~input_o ));
// synopsys translate_off
defparam \RD1_D[3]~input .bus_hold = "false";
defparam \RD1_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N22
cycloneiv_lcell_comb \RD1_E~3 (
// Equation(s):
// \RD1_E~3_combout  = (!\flush~input_o  & \RD1_D[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\RD1_D[3]~input_o ),
	.cin(gnd),
	.combout(\RD1_E~3_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~3 .lut_mask = 16'h0F00;
defparam \RD1_E~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N23
dffeas \RD1_E[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[3]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N24
cycloneiv_lcell_comb \RD1_E~4 (
// Equation(s):
// \RD1_E~4_combout  = (\RD1_D[4]~input_o  & !\flush~input_o )

	.dataa(\RD1_D[4]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD1_E~4_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~4 .lut_mask = 16'h0A0A;
defparam \RD1_E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N25
dffeas \RD1_E[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[4]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N8
cycloneiv_io_ibuf \RD1_D[5]~input (
	.i(RD1_D[5]),
	.ibar(gnd),
	.o(\RD1_D[5]~input_o ));
// synopsys translate_off
defparam \RD1_D[5]~input .bus_hold = "false";
defparam \RD1_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N2
cycloneiv_lcell_comb \RD1_E~5 (
// Equation(s):
// \RD1_E~5_combout  = (!\flush~input_o  & \RD1_D[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\RD1_D[5]~input_o ),
	.cin(gnd),
	.combout(\RD1_E~5_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~5 .lut_mask = 16'h0F00;
defparam \RD1_E~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N3
dffeas \RD1_E[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[5]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N15
cycloneiv_io_ibuf \RD1_D[6]~input (
	.i(RD1_D[6]),
	.ibar(gnd),
	.o(\RD1_D[6]~input_o ));
// synopsys translate_off
defparam \RD1_D[6]~input .bus_hold = "false";
defparam \RD1_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y60_N20
cycloneiv_lcell_comb \RD1_E~6 (
// Equation(s):
// \RD1_E~6_combout  = (!\flush~input_o  & \RD1_D[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\RD1_D[6]~input_o ),
	.cin(gnd),
	.combout(\RD1_E~6_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~6 .lut_mask = 16'h0F00;
defparam \RD1_E~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y60_N21
dffeas \RD1_E[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[6]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N8
cycloneiv_io_ibuf \RD1_D[7]~input (
	.i(RD1_D[7]),
	.ibar(gnd),
	.o(\RD1_D[7]~input_o ));
// synopsys translate_off
defparam \RD1_D[7]~input .bus_hold = "false";
defparam \RD1_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N0
cycloneiv_lcell_comb \RD1_E~7 (
// Equation(s):
// \RD1_E~7_combout  = (\RD1_D[7]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD1_D[7]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~7_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~7 .lut_mask = 16'h00CC;
defparam \RD1_E~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N1
dffeas \RD1_E[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[7]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N15
cycloneiv_io_ibuf \RD1_D[8]~input (
	.i(RD1_D[8]),
	.ibar(gnd),
	.o(\RD1_D[8]~input_o ));
// synopsys translate_off
defparam \RD1_D[8]~input .bus_hold = "false";
defparam \RD1_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N26
cycloneiv_lcell_comb \RD1_E~8 (
// Equation(s):
// \RD1_E~8_combout  = (\RD1_D[8]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[8]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~8_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~8 .lut_mask = 16'h00F0;
defparam \RD1_E~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N27
dffeas \RD1_E[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[8]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N28
cycloneiv_lcell_comb \RD1_E~9 (
// Equation(s):
// \RD1_E~9_combout  = (\RD1_D[9]~input_o  & !\flush~input_o )

	.dataa(\RD1_D[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~9_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~9 .lut_mask = 16'h00AA;
defparam \RD1_E~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N29
dffeas \RD1_E[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[9]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N1
cycloneiv_io_ibuf \RD1_D[10]~input (
	.i(RD1_D[10]),
	.ibar(gnd),
	.o(\RD1_D[10]~input_o ));
// synopsys translate_off
defparam \RD1_D[10]~input .bus_hold = "false";
defparam \RD1_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N6
cycloneiv_lcell_comb \RD1_E~10 (
// Equation(s):
// \RD1_E~10_combout  = (\RD1_D[10]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[10]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~10_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~10 .lut_mask = 16'h00F0;
defparam \RD1_E~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N7
dffeas \RD1_E[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[10]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N1
cycloneiv_io_ibuf \RD1_D[11]~input (
	.i(RD1_D[11]),
	.ibar(gnd),
	.o(\RD1_D[11]~input_o ));
// synopsys translate_off
defparam \RD1_D[11]~input .bus_hold = "false";
defparam \RD1_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N24
cycloneiv_lcell_comb \RD1_E~11 (
// Equation(s):
// \RD1_E~11_combout  = (\RD1_D[11]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[11]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~11_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~11 .lut_mask = 16'h00F0;
defparam \RD1_E~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N25
dffeas \RD1_E[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[11]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N22
cycloneiv_io_ibuf \RD1_D[12]~input (
	.i(RD1_D[12]),
	.ibar(gnd),
	.o(\RD1_D[12]~input_o ));
// synopsys translate_off
defparam \RD1_D[12]~input .bus_hold = "false";
defparam \RD1_D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N2
cycloneiv_lcell_comb \RD1_E~12 (
// Equation(s):
// \RD1_E~12_combout  = (\RD1_D[12]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[12]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~12_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~12 .lut_mask = 16'h00F0;
defparam \RD1_E~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N3
dffeas \RD1_E[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[12]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N22
cycloneiv_io_ibuf \RD1_D[13]~input (
	.i(RD1_D[13]),
	.ibar(gnd),
	.o(\RD1_D[13]~input_o ));
// synopsys translate_off
defparam \RD1_D[13]~input .bus_hold = "false";
defparam \RD1_D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N12
cycloneiv_lcell_comb \RD1_E~13 (
// Equation(s):
// \RD1_E~13_combout  = (!\flush~input_o  & \RD1_D[13]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(gnd),
	.datad(\RD1_D[13]~input_o ),
	.cin(gnd),
	.combout(\RD1_E~13_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~13 .lut_mask = 16'h3300;
defparam \RD1_E~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N13
dffeas \RD1_E[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[13]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N15
cycloneiv_io_ibuf \RD1_D[14]~input (
	.i(RD1_D[14]),
	.ibar(gnd),
	.o(\RD1_D[14]~input_o ));
// synopsys translate_off
defparam \RD1_D[14]~input .bus_hold = "false";
defparam \RD1_D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N22
cycloneiv_lcell_comb \RD1_E~14 (
// Equation(s):
// \RD1_E~14_combout  = (!\flush~input_o  & \RD1_D[14]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(gnd),
	.datad(\RD1_D[14]~input_o ),
	.cin(gnd),
	.combout(\RD1_E~14_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~14 .lut_mask = 16'h3300;
defparam \RD1_E~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N23
dffeas \RD1_E[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[14]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N8
cycloneiv_io_ibuf \RD1_D[15]~input (
	.i(RD1_D[15]),
	.ibar(gnd),
	.o(\RD1_D[15]~input_o ));
// synopsys translate_off
defparam \RD1_D[15]~input .bus_hold = "false";
defparam \RD1_D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N16
cycloneiv_lcell_comb \RD1_E~15 (
// Equation(s):
// \RD1_E~15_combout  = (\RD1_D[15]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD1_D[15]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~15_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~15 .lut_mask = 16'h00CC;
defparam \RD1_E~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N17
dffeas \RD1_E[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[15]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N1
cycloneiv_io_ibuf \RD1_D[16]~input (
	.i(RD1_D[16]),
	.ibar(gnd),
	.o(\RD1_D[16]~input_o ));
// synopsys translate_off
defparam \RD1_D[16]~input .bus_hold = "false";
defparam \RD1_D[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N10
cycloneiv_lcell_comb \RD1_E~16 (
// Equation(s):
// \RD1_E~16_combout  = (\RD1_D[16]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[16]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~16_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~16 .lut_mask = 16'h00F0;
defparam \RD1_E~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N11
dffeas \RD1_E[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[16]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N22
cycloneiv_io_ibuf \RD1_D[17]~input (
	.i(RD1_D[17]),
	.ibar(gnd),
	.o(\RD1_D[17]~input_o ));
// synopsys translate_off
defparam \RD1_D[17]~input .bus_hold = "false";
defparam \RD1_D[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N20
cycloneiv_lcell_comb \RD1_E~17 (
// Equation(s):
// \RD1_E~17_combout  = (\RD1_D[17]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[17]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~17_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~17 .lut_mask = 16'h00F0;
defparam \RD1_E~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N21
dffeas \RD1_E[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[17]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \RD1_D[18]~input (
	.i(RD1_D[18]),
	.ibar(gnd),
	.o(\RD1_D[18]~input_o ));
// synopsys translate_off
defparam \RD1_D[18]~input .bus_hold = "false";
defparam \RD1_D[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N30
cycloneiv_lcell_comb \RD1_E~18 (
// Equation(s):
// \RD1_E~18_combout  = (\RD1_D[18]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD1_D[18]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~18_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~18 .lut_mask = 16'h00CC;
defparam \RD1_E~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N31
dffeas \RD1_E[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[18]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N8
cycloneiv_lcell_comb \RD1_E~19 (
// Equation(s):
// \RD1_E~19_combout  = (\RD1_D[19]~input_o  & !\flush~input_o )

	.dataa(\RD1_D[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~19_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~19 .lut_mask = 16'h00AA;
defparam \RD1_E~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N9
dffeas \RD1_E[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~19_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[19]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N8
cycloneiv_io_ibuf \RD1_D[20]~input (
	.i(RD1_D[20]),
	.ibar(gnd),
	.o(\RD1_D[20]~input_o ));
// synopsys translate_off
defparam \RD1_D[20]~input .bus_hold = "false";
defparam \RD1_D[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N18
cycloneiv_lcell_comb \RD1_E~20 (
// Equation(s):
// \RD1_E~20_combout  = (\RD1_D[20]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD1_D[20]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~20_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~20 .lut_mask = 16'h00CC;
defparam \RD1_E~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N19
dffeas \RD1_E[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[20]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N1
cycloneiv_io_ibuf \RD1_D[21]~input (
	.i(RD1_D[21]),
	.ibar(gnd),
	.o(\RD1_D[21]~input_o ));
// synopsys translate_off
defparam \RD1_D[21]~input .bus_hold = "false";
defparam \RD1_D[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N4
cycloneiv_lcell_comb \RD1_E~21 (
// Equation(s):
// \RD1_E~21_combout  = (\RD1_D[21]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[21]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~21_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~21 .lut_mask = 16'h00F0;
defparam \RD1_E~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N5
dffeas \RD1_E[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[21]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N15
cycloneiv_io_ibuf \RD1_D[22]~input (
	.i(RD1_D[22]),
	.ibar(gnd),
	.o(\RD1_D[22]~input_o ));
// synopsys translate_off
defparam \RD1_D[22]~input .bus_hold = "false";
defparam \RD1_D[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N14
cycloneiv_lcell_comb \RD1_E~22 (
// Equation(s):
// \RD1_E~22_combout  = (\RD1_D[22]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[22]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~22_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~22 .lut_mask = 16'h00F0;
defparam \RD1_E~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N15
dffeas \RD1_E[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[22]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneiv_io_ibuf \RD1_D[23]~input (
	.i(RD1_D[23]),
	.ibar(gnd),
	.o(\RD1_D[23]~input_o ));
// synopsys translate_off
defparam \RD1_D[23]~input .bus_hold = "false";
defparam \RD1_D[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N8
cycloneiv_lcell_comb \RD1_E~23 (
// Equation(s):
// \RD1_E~23_combout  = (\RD1_D[23]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[23]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~23_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~23 .lut_mask = 16'h00F0;
defparam \RD1_E~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N9
dffeas \RD1_E[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~23_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[23]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N10
cycloneiv_lcell_comb \RD1_E~24 (
// Equation(s):
// \RD1_E~24_combout  = (\RD1_D[24]~input_o  & !\flush~input_o )

	.dataa(\RD1_D[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~24_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~24 .lut_mask = 16'h00AA;
defparam \RD1_E~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N11
dffeas \RD1_E[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[24]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \RD1_D[25]~input (
	.i(RD1_D[25]),
	.ibar(gnd),
	.o(\RD1_D[25]~input_o ));
// synopsys translate_off
defparam \RD1_D[25]~input .bus_hold = "false";
defparam \RD1_D[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N12
cycloneiv_lcell_comb \RD1_E~25 (
// Equation(s):
// \RD1_E~25_combout  = (\RD1_D[25]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[25]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~25_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~25 .lut_mask = 16'h00F0;
defparam \RD1_E~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N13
dffeas \RD1_E[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[25]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N30
cycloneiv_lcell_comb \RD1_E~26 (
// Equation(s):
// \RD1_E~26_combout  = (\RD1_D[26]~input_o  & !\flush~input_o )

	.dataa(\RD1_D[26]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~26_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~26 .lut_mask = 16'h00AA;
defparam \RD1_E~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N31
dffeas \RD1_E[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[26]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneiv_io_ibuf \RD1_D[27]~input (
	.i(RD1_D[27]),
	.ibar(gnd),
	.o(\RD1_D[27]~input_o ));
// synopsys translate_off
defparam \RD1_D[27]~input .bus_hold = "false";
defparam \RD1_D[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N24
cycloneiv_lcell_comb \RD1_E~27 (
// Equation(s):
// \RD1_E~27_combout  = (\RD1_D[27]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[27]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~27_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~27 .lut_mask = 16'h00F0;
defparam \RD1_E~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N25
dffeas \RD1_E[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~27_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[27]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneiv_io_ibuf \RD1_D[28]~input (
	.i(RD1_D[28]),
	.ibar(gnd),
	.o(\RD1_D[28]~input_o ));
// synopsys translate_off
defparam \RD1_D[28]~input .bus_hold = "false";
defparam \RD1_D[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N18
cycloneiv_lcell_comb \RD1_E~28 (
// Equation(s):
// \RD1_E~28_combout  = (\RD1_D[28]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[28]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~28_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~28 .lut_mask = 16'h00F0;
defparam \RD1_E~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N19
dffeas \RD1_E[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[28]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
cycloneiv_io_ibuf \RD1_D[29]~input (
	.i(RD1_D[29]),
	.ibar(gnd),
	.o(\RD1_D[29]~input_o ));
// synopsys translate_off
defparam \RD1_D[29]~input .bus_hold = "false";
defparam \RD1_D[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N4
cycloneiv_lcell_comb \RD1_E~29 (
// Equation(s):
// \RD1_E~29_combout  = (\RD1_D[29]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD1_D[29]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~29_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~29 .lut_mask = 16'h00CC;
defparam \RD1_E~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N5
dffeas \RD1_E[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~29_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[29]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneiv_io_ibuf \RD1_D[30]~input (
	.i(RD1_D[30]),
	.ibar(gnd),
	.o(\RD1_D[30]~input_o ));
// synopsys translate_off
defparam \RD1_D[30]~input .bus_hold = "false";
defparam \RD1_D[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N14
cycloneiv_lcell_comb \RD1_E~30 (
// Equation(s):
// \RD1_E~30_combout  = (\RD1_D[30]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD1_D[30]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~30_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~30 .lut_mask = 16'h00F0;
defparam \RD1_E~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N15
dffeas \RD1_E[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[30]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N0
cycloneiv_lcell_comb \RD1_E~31 (
// Equation(s):
// \RD1_E~31_combout  = (\RD1_D[31]~input_o  & !\flush~input_o )

	.dataa(\RD1_D[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD1_E~31_combout ),
	.cout());
// synopsys translate_off
defparam \RD1_E~31 .lut_mask = 16'h00AA;
defparam \RD1_E~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N1
dffeas \RD1_E[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD1_E~31_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD1_E[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD1_E[31]~reg0 .is_wysiwyg = "true";
defparam \RD1_E[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N2
cycloneiv_lcell_comb \RD2_E~0 (
// Equation(s):
// \RD2_E~0_combout  = (\RD2_D[0]~input_o  & !\flush~input_o )

	.dataa(\RD2_D[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD2_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~0 .lut_mask = 16'h00AA;
defparam \RD2_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N3
dffeas \RD2_E[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[0]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N8
cycloneiv_io_ibuf \RD2_D[1]~input (
	.i(RD2_D[1]),
	.ibar(gnd),
	.o(\RD2_D[1]~input_o ));
// synopsys translate_off
defparam \RD2_D[1]~input .bus_hold = "false";
defparam \RD2_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N20
cycloneiv_lcell_comb \RD2_E~1 (
// Equation(s):
// \RD2_E~1_combout  = (\RD2_D[1]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[1]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD2_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~1 .lut_mask = 16'h00CC;
defparam \RD2_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N21
dffeas \RD2_E[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[1]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N1
cycloneiv_io_ibuf \RD2_D[2]~input (
	.i(RD2_D[2]),
	.ibar(gnd),
	.o(\RD2_D[2]~input_o ));
// synopsys translate_off
defparam \RD2_D[2]~input .bus_hold = "false";
defparam \RD2_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N22
cycloneiv_lcell_comb \RD2_E~2 (
// Equation(s):
// \RD2_E~2_combout  = (\RD2_D[2]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD2_D[2]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD2_E~2_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~2 .lut_mask = 16'h00F0;
defparam \RD2_E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N23
dffeas \RD2_E[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[2]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiv_io_ibuf \RD2_D[3]~input (
	.i(RD2_D[3]),
	.ibar(gnd),
	.o(\RD2_D[3]~input_o ));
// synopsys translate_off
defparam \RD2_D[3]~input .bus_hold = "false";
defparam \RD2_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N16
cycloneiv_lcell_comb \RD2_E~3 (
// Equation(s):
// \RD2_E~3_combout  = (\RD2_D[3]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[3]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD2_E~3_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~3 .lut_mask = 16'h00CC;
defparam \RD2_E~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N17
dffeas \RD2_E[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[3]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneiv_io_ibuf \RD2_D[4]~input (
	.i(RD2_D[4]),
	.ibar(gnd),
	.o(\RD2_D[4]~input_o ));
// synopsys translate_off
defparam \RD2_D[4]~input .bus_hold = "false";
defparam \RD2_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N26
cycloneiv_lcell_comb \RD2_E~4 (
// Equation(s):
// \RD2_E~4_combout  = (\RD2_D[4]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[4]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD2_E~4_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~4 .lut_mask = 16'h00CC;
defparam \RD2_E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N27
dffeas \RD2_E[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[4]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneiv_io_ibuf \RD2_D[5]~input (
	.i(RD2_D[5]),
	.ibar(gnd),
	.o(\RD2_D[5]~input_o ));
// synopsys translate_off
defparam \RD2_D[5]~input .bus_hold = "false";
defparam \RD2_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N28
cycloneiv_lcell_comb \RD2_E~5 (
// Equation(s):
// \RD2_E~5_combout  = (\RD2_D[5]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD2_D[5]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD2_E~5_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~5 .lut_mask = 16'h00F0;
defparam \RD2_E~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N29
dffeas \RD2_E[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[5]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
cycloneiv_io_ibuf \RD2_D[6]~input (
	.i(RD2_D[6]),
	.ibar(gnd),
	.o(\RD2_D[6]~input_o ));
// synopsys translate_off
defparam \RD2_D[6]~input .bus_hold = "false";
defparam \RD2_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N6
cycloneiv_lcell_comb \RD2_E~6 (
// Equation(s):
// \RD2_E~6_combout  = (\RD2_D[6]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD2_D[6]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD2_E~6_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~6 .lut_mask = 16'h00F0;
defparam \RD2_E~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N7
dffeas \RD2_E[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[6]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N15
cycloneiv_io_ibuf \RD2_D[7]~input (
	.i(RD2_D[7]),
	.ibar(gnd),
	.o(\RD2_D[7]~input_o ));
// synopsys translate_off
defparam \RD2_D[7]~input .bus_hold = "false";
defparam \RD2_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N0
cycloneiv_lcell_comb \RD2_E~7 (
// Equation(s):
// \RD2_E~7_combout  = (\RD2_D[7]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[7]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~7_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~7 .lut_mask = 16'h0C0C;
defparam \RD2_E~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N1
dffeas \RD2_E[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[7]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \RD2_D[8]~input (
	.i(RD2_D[8]),
	.ibar(gnd),
	.o(\RD2_D[8]~input_o ));
// synopsys translate_off
defparam \RD2_D[8]~input .bus_hold = "false";
defparam \RD2_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N18
cycloneiv_lcell_comb \RD2_E~8 (
// Equation(s):
// \RD2_E~8_combout  = (!\flush~input_o  & \RD2_D[8]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~8_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~8 .lut_mask = 16'h3030;
defparam \RD2_E~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N19
dffeas \RD2_E[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[8]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N8
cycloneiv_io_ibuf \RD2_D[9]~input (
	.i(RD2_D[9]),
	.ibar(gnd),
	.o(\RD2_D[9]~input_o ));
// synopsys translate_off
defparam \RD2_D[9]~input .bus_hold = "false";
defparam \RD2_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N12
cycloneiv_lcell_comb \RD2_E~9 (
// Equation(s):
// \RD2_E~9_combout  = (!\flush~input_o  & \RD2_D[9]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~9_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~9 .lut_mask = 16'h3030;
defparam \RD2_E~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N13
dffeas \RD2_E[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[9]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cycloneiv_io_ibuf \RD2_D[10]~input (
	.i(RD2_D[10]),
	.ibar(gnd),
	.o(\RD2_D[10]~input_o ));
// synopsys translate_off
defparam \RD2_D[10]~input .bus_hold = "false";
defparam \RD2_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N22
cycloneiv_lcell_comb \RD2_E~10 (
// Equation(s):
// \RD2_E~10_combout  = (!\flush~input_o  & \RD2_D[10]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~10_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~10 .lut_mask = 16'h3030;
defparam \RD2_E~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N23
dffeas \RD2_E[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[10]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneiv_io_ibuf \RD2_D[11]~input (
	.i(RD2_D[11]),
	.ibar(gnd),
	.o(\RD2_D[11]~input_o ));
// synopsys translate_off
defparam \RD2_D[11]~input .bus_hold = "false";
defparam \RD2_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N24
cycloneiv_lcell_comb \RD2_E~11 (
// Equation(s):
// \RD2_E~11_combout  = (!\flush~input_o  & \RD2_D[11]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~11_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~11 .lut_mask = 16'h3030;
defparam \RD2_E~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N25
dffeas \RD2_E[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[11]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
cycloneiv_io_ibuf \RD2_D[12]~input (
	.i(RD2_D[12]),
	.ibar(gnd),
	.o(\RD2_D[12]~input_o ));
// synopsys translate_off
defparam \RD2_D[12]~input .bus_hold = "false";
defparam \RD2_D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N2
cycloneiv_lcell_comb \RD2_E~12 (
// Equation(s):
// \RD2_E~12_combout  = (!\flush~input_o  & \RD2_D[12]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~12_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~12 .lut_mask = 16'h3030;
defparam \RD2_E~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N3
dffeas \RD2_E[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[12]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N8
cycloneiv_io_ibuf \RD2_D[13]~input (
	.i(RD2_D[13]),
	.ibar(gnd),
	.o(\RD2_D[13]~input_o ));
// synopsys translate_off
defparam \RD2_D[13]~input .bus_hold = "false";
defparam \RD2_D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N28
cycloneiv_lcell_comb \RD2_E~13 (
// Equation(s):
// \RD2_E~13_combout  = (!\flush~input_o  & \RD2_D[13]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~13_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~13 .lut_mask = 16'h3030;
defparam \RD2_E~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N29
dffeas \RD2_E[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[13]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N8
cycloneiv_io_ibuf \RD2_D[14]~input (
	.i(RD2_D[14]),
	.ibar(gnd),
	.o(\RD2_D[14]~input_o ));
// synopsys translate_off
defparam \RD2_D[14]~input .bus_hold = "false";
defparam \RD2_D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N30
cycloneiv_lcell_comb \RD2_E~14 (
// Equation(s):
// \RD2_E~14_combout  = (\RD2_D[14]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[14]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~14_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~14 .lut_mask = 16'h0C0C;
defparam \RD2_E~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N31
dffeas \RD2_E[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[14]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N15
cycloneiv_io_ibuf \RD2_D[15]~input (
	.i(RD2_D[15]),
	.ibar(gnd),
	.o(\RD2_D[15]~input_o ));
// synopsys translate_off
defparam \RD2_D[15]~input .bus_hold = "false";
defparam \RD2_D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N16
cycloneiv_lcell_comb \RD2_E~15 (
// Equation(s):
// \RD2_E~15_combout  = (!\flush~input_o  & \RD2_D[15]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~15_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~15 .lut_mask = 16'h3030;
defparam \RD2_E~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N17
dffeas \RD2_E[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[15]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneiv_io_ibuf \RD2_D[16]~input (
	.i(RD2_D[16]),
	.ibar(gnd),
	.o(\RD2_D[16]~input_o ));
// synopsys translate_off
defparam \RD2_D[16]~input .bus_hold = "false";
defparam \RD2_D[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N10
cycloneiv_lcell_comb \RD2_E~16 (
// Equation(s):
// \RD2_E~16_combout  = (\RD2_D[16]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[16]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~16_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~16 .lut_mask = 16'h0C0C;
defparam \RD2_E~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N11
dffeas \RD2_E[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[16]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N20
cycloneiv_lcell_comb \RD2_E~17 (
// Equation(s):
// \RD2_E~17_combout  = (\RD2_D[17]~input_o  & !\flush~input_o )

	.dataa(\RD2_D[17]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~17_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~17 .lut_mask = 16'h0A0A;
defparam \RD2_E~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N21
dffeas \RD2_E[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[17]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N8
cycloneiv_io_ibuf \RD2_D[18]~input (
	.i(RD2_D[18]),
	.ibar(gnd),
	.o(\RD2_D[18]~input_o ));
// synopsys translate_off
defparam \RD2_D[18]~input .bus_hold = "false";
defparam \RD2_D[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N6
cycloneiv_lcell_comb \RD2_E~18 (
// Equation(s):
// \RD2_E~18_combout  = (!\flush~input_o  & \RD2_D[18]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[18]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~18_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~18 .lut_mask = 16'h3030;
defparam \RD2_E~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N7
dffeas \RD2_E[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[18]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N8
cycloneiv_lcell_comb \RD2_E~19 (
// Equation(s):
// \RD2_E~19_combout  = (\RD2_D[19]~input_o  & !\flush~input_o )

	.dataa(\RD2_D[19]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~19_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~19 .lut_mask = 16'h0A0A;
defparam \RD2_E~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N9
dffeas \RD2_E[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~19_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[19]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N22
cycloneiv_io_ibuf \RD2_D[20]~input (
	.i(RD2_D[20]),
	.ibar(gnd),
	.o(\RD2_D[20]~input_o ));
// synopsys translate_off
defparam \RD2_D[20]~input .bus_hold = "false";
defparam \RD2_D[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N26
cycloneiv_lcell_comb \RD2_E~20 (
// Equation(s):
// \RD2_E~20_combout  = (!\flush~input_o  & \RD2_D[20]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[20]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~20_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~20 .lut_mask = 16'h3030;
defparam \RD2_E~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N27
dffeas \RD2_E[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[20]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N22
cycloneiv_io_ibuf \RD2_D[21]~input (
	.i(RD2_D[21]),
	.ibar(gnd),
	.o(\RD2_D[21]~input_o ));
// synopsys translate_off
defparam \RD2_D[21]~input .bus_hold = "false";
defparam \RD2_D[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N4
cycloneiv_lcell_comb \RD2_E~21 (
// Equation(s):
// \RD2_E~21_combout  = (!\flush~input_o  & \RD2_D[21]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[21]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~21_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~21 .lut_mask = 16'h3030;
defparam \RD2_E~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N5
dffeas \RD2_E[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[21]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N1
cycloneiv_io_ibuf \RD2_D[22]~input (
	.i(RD2_D[22]),
	.ibar(gnd),
	.o(\RD2_D[22]~input_o ));
// synopsys translate_off
defparam \RD2_D[22]~input .bus_hold = "false";
defparam \RD2_D[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N8
cycloneiv_lcell_comb \RD2_E~22 (
// Equation(s):
// \RD2_E~22_combout  = (\RD2_D[22]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[22]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~22_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~22 .lut_mask = 16'h0C0C;
defparam \RD2_E~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N9
dffeas \RD2_E[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[22]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N1
cycloneiv_io_ibuf \RD2_D[23]~input (
	.i(RD2_D[23]),
	.ibar(gnd),
	.o(\RD2_D[23]~input_o ));
// synopsys translate_off
defparam \RD2_D[23]~input .bus_hold = "false";
defparam \RD2_D[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N14
cycloneiv_lcell_comb \RD2_E~23 (
// Equation(s):
// \RD2_E~23_combout  = (!\flush~input_o  & \RD2_D[23]~input_o )

	.dataa(gnd),
	.datab(\flush~input_o ),
	.datac(\RD2_D[23]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~23_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~23 .lut_mask = 16'h3030;
defparam \RD2_E~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N15
dffeas \RD2_E[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~23_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[23]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N1
cycloneiv_io_ibuf \RD2_D[24]~input (
	.i(RD2_D[24]),
	.ibar(gnd),
	.o(\RD2_D[24]~input_o ));
// synopsys translate_off
defparam \RD2_D[24]~input .bus_hold = "false";
defparam \RD2_D[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N2
cycloneiv_lcell_comb \RD2_E~24 (
// Equation(s):
// \RD2_E~24_combout  = (!\flush~input_o  & \RD2_D[24]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\RD2_D[24]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~24_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~24 .lut_mask = 16'h5050;
defparam \RD2_E~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N3
dffeas \RD2_E[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[24]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N15
cycloneiv_io_ibuf \RD2_D[25]~input (
	.i(RD2_D[25]),
	.ibar(gnd),
	.o(\RD2_D[25]~input_o ));
// synopsys translate_off
defparam \RD2_D[25]~input .bus_hold = "false";
defparam \RD2_D[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N4
cycloneiv_lcell_comb \RD2_E~25 (
// Equation(s):
// \RD2_E~25_combout  = (\RD2_D[25]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[25]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~25_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~25 .lut_mask = 16'h0C0C;
defparam \RD2_E~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N5
dffeas \RD2_E[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[25]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N22
cycloneiv_io_ibuf \RD2_D[26]~input (
	.i(RD2_D[26]),
	.ibar(gnd),
	.o(\RD2_D[26]~input_o ));
// synopsys translate_off
defparam \RD2_D[26]~input .bus_hold = "false";
defparam \RD2_D[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N22
cycloneiv_lcell_comb \RD2_E~26 (
// Equation(s):
// \RD2_E~26_combout  = (\RD2_D[26]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[26]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~26_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~26 .lut_mask = 16'h0C0C;
defparam \RD2_E~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N23
dffeas \RD2_E[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[26]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N8
cycloneiv_io_ibuf \RD2_D[27]~input (
	.i(RD2_D[27]),
	.ibar(gnd),
	.o(\RD2_D[27]~input_o ));
// synopsys translate_off
defparam \RD2_D[27]~input .bus_hold = "false";
defparam \RD2_D[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N0
cycloneiv_lcell_comb \RD2_E~27 (
// Equation(s):
// \RD2_E~27_combout  = (\RD2_D[27]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[27]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~27_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~27 .lut_mask = 16'h0C0C;
defparam \RD2_E~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N1
dffeas \RD2_E[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~27_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[27]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N10
cycloneiv_lcell_comb \RD2_E~28 (
// Equation(s):
// \RD2_E~28_combout  = (\RD2_D[28]~input_o  & !\flush~input_o )

	.dataa(\RD2_D[28]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~28_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~28 .lut_mask = 16'h0A0A;
defparam \RD2_E~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N11
dffeas \RD2_E[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[28]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N8
cycloneiv_io_ibuf \RD2_D[29]~input (
	.i(RD2_D[29]),
	.ibar(gnd),
	.o(\RD2_D[29]~input_o ));
// synopsys translate_off
defparam \RD2_D[29]~input .bus_hold = "false";
defparam \RD2_D[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N28
cycloneiv_lcell_comb \RD2_E~29 (
// Equation(s):
// \RD2_E~29_combout  = (!\flush~input_o  & \RD2_D[29]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\RD2_D[29]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~29_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~29 .lut_mask = 16'h5050;
defparam \RD2_E~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N29
dffeas \RD2_E[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~29_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[29]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N22
cycloneiv_io_ibuf \RD2_D[30]~input (
	.i(RD2_D[30]),
	.ibar(gnd),
	.o(\RD2_D[30]~input_o ));
// synopsys translate_off
defparam \RD2_D[30]~input .bus_hold = "false";
defparam \RD2_D[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N30
cycloneiv_lcell_comb \RD2_E~30 (
// Equation(s):
// \RD2_E~30_combout  = (\RD2_D[30]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD2_D[30]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~30_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~30 .lut_mask = 16'h0C0C;
defparam \RD2_E~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N31
dffeas \RD2_E[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[30]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N24
cycloneiv_lcell_comb \RD2_E~31 (
// Equation(s):
// \RD2_E~31_combout  = (\RD2_D[31]~input_o  & !\flush~input_o )

	.dataa(\RD2_D[31]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RD2_E~31_combout ),
	.cout());
// synopsys translate_off
defparam \RD2_E~31 .lut_mask = 16'h0A0A;
defparam \RD2_E~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N25
dffeas \RD2_E[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD2_E~31_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD2_E[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD2_E[31]~reg0 .is_wysiwyg = "true";
defparam \RD2_E[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X104_Y91_N1
cycloneiv_io_ibuf \Imm_Ext_D[0]~input (
	.i(Imm_Ext_D[0]),
	.ibar(gnd),
	.o(\Imm_Ext_D[0]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[0]~input .bus_hold = "false";
defparam \Imm_Ext_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N26
cycloneiv_lcell_comb \Imm_Ext_E~0 (
// Equation(s):
// \Imm_Ext_E~0_combout  = (!\flush~input_o  & \Imm_Ext_D[0]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~0 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N27
dffeas \Imm_Ext_E[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[0]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N8
cycloneiv_io_ibuf \Imm_Ext_D[1]~input (
	.i(Imm_Ext_D[1]),
	.ibar(gnd),
	.o(\Imm_Ext_D[1]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[1]~input .bus_hold = "false";
defparam \Imm_Ext_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N20
cycloneiv_lcell_comb \Imm_Ext_E~1 (
// Equation(s):
// \Imm_Ext_E~1_combout  = (!\flush~input_o  & \Imm_Ext_D[1]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~1 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N21
dffeas \Imm_Ext_E[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[1]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N1
cycloneiv_io_ibuf \Imm_Ext_D[2]~input (
	.i(Imm_Ext_D[2]),
	.ibar(gnd),
	.o(\Imm_Ext_D[2]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[2]~input .bus_hold = "false";
defparam \Imm_Ext_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N6
cycloneiv_lcell_comb \Imm_Ext_E~2 (
// Equation(s):
// \Imm_Ext_E~2_combout  = (!\flush~input_o  & \Imm_Ext_D[2]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~2_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~2 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N7
dffeas \Imm_Ext_E[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[2]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N15
cycloneiv_io_ibuf \Imm_Ext_D[3]~input (
	.i(Imm_Ext_D[3]),
	.ibar(gnd),
	.o(\Imm_Ext_D[3]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[3]~input .bus_hold = "false";
defparam \Imm_Ext_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N16
cycloneiv_lcell_comb \Imm_Ext_E~3 (
// Equation(s):
// \Imm_Ext_E~3_combout  = (!\flush~input_o  & \Imm_Ext_D[3]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~3_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~3 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N17
dffeas \Imm_Ext_E[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[3]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N8
cycloneiv_io_ibuf \Imm_Ext_D[4]~input (
	.i(Imm_Ext_D[4]),
	.ibar(gnd),
	.o(\Imm_Ext_D[4]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[4]~input .bus_hold = "false";
defparam \Imm_Ext_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N18
cycloneiv_lcell_comb \Imm_Ext_E~4 (
// Equation(s):
// \Imm_Ext_E~4_combout  = (!\flush~input_o  & \Imm_Ext_D[4]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~4_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~4 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N19
dffeas \Imm_Ext_E[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[4]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N15
cycloneiv_io_ibuf \Imm_Ext_D[5]~input (
	.i(Imm_Ext_D[5]),
	.ibar(gnd),
	.o(\Imm_Ext_D[5]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[5]~input .bus_hold = "false";
defparam \Imm_Ext_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N12
cycloneiv_lcell_comb \Imm_Ext_E~5 (
// Equation(s):
// \Imm_Ext_E~5_combout  = (!\flush~input_o  & \Imm_Ext_D[5]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~5_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~5 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N13
dffeas \Imm_Ext_E[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[5]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y86_N8
cycloneiv_io_ibuf \Imm_Ext_D[6]~input (
	.i(Imm_Ext_D[6]),
	.ibar(gnd),
	.o(\Imm_Ext_D[6]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[6]~input .bus_hold = "false";
defparam \Imm_Ext_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N8
cycloneiv_lcell_comb \Imm_Ext_E~6 (
// Equation(s):
// \Imm_Ext_E~6_combout  = (!\flush~input_o  & \Imm_Ext_D[6]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[6]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~6_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~6 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N9
dffeas \Imm_Ext_E[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[6]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N8
cycloneiv_io_ibuf \Imm_Ext_D[7]~input (
	.i(Imm_Ext_D[7]),
	.ibar(gnd),
	.o(\Imm_Ext_D[7]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[7]~input .bus_hold = "false";
defparam \Imm_Ext_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N2
cycloneiv_lcell_comb \Imm_Ext_E~7 (
// Equation(s):
// \Imm_Ext_E~7_combout  = (!\flush~input_o  & \Imm_Ext_D[7]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~7_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~7 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N3
dffeas \Imm_Ext_E[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[7]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y80_N1
cycloneiv_io_ibuf \Imm_Ext_D[8]~input (
	.i(Imm_Ext_D[8]),
	.ibar(gnd),
	.o(\Imm_Ext_D[8]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[8]~input .bus_hold = "false";
defparam \Imm_Ext_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N4
cycloneiv_lcell_comb \Imm_Ext_E~8 (
// Equation(s):
// \Imm_Ext_E~8_combout  = (!\flush~input_o  & \Imm_Ext_D[8]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[8]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~8_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~8 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N5
dffeas \Imm_Ext_E[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[8]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N1
cycloneiv_io_ibuf \Imm_Ext_D[9]~input (
	.i(Imm_Ext_D[9]),
	.ibar(gnd),
	.o(\Imm_Ext_D[9]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[9]~input .bus_hold = "false";
defparam \Imm_Ext_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N22
cycloneiv_lcell_comb \Imm_Ext_E~9 (
// Equation(s):
// \Imm_Ext_E~9_combout  = (!\flush~input_o  & \Imm_Ext_D[9]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~9_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~9 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N23
dffeas \Imm_Ext_E[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[9]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N1
cycloneiv_io_ibuf \Imm_Ext_D[10]~input (
	.i(Imm_Ext_D[10]),
	.ibar(gnd),
	.o(\Imm_Ext_D[10]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[10]~input .bus_hold = "false";
defparam \Imm_Ext_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N24
cycloneiv_lcell_comb \Imm_Ext_E~10 (
// Equation(s):
// \Imm_Ext_E~10_combout  = (!\flush~input_o  & \Imm_Ext_D[10]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~10_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~10 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N25
dffeas \Imm_Ext_E[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[10]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y76_N8
cycloneiv_io_ibuf \Imm_Ext_D[11]~input (
	.i(Imm_Ext_D[11]),
	.ibar(gnd),
	.o(\Imm_Ext_D[11]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[11]~input .bus_hold = "false";
defparam \Imm_Ext_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N26
cycloneiv_lcell_comb \Imm_Ext_E~11 (
// Equation(s):
// \Imm_Ext_E~11_combout  = (!\flush~input_o  & \Imm_Ext_D[11]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[11]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~11_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~11 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N27
dffeas \Imm_Ext_E[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[11]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y80_N8
cycloneiv_io_ibuf \Imm_Ext_D[12]~input (
	.i(Imm_Ext_D[12]),
	.ibar(gnd),
	.o(\Imm_Ext_D[12]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[12]~input .bus_hold = "false";
defparam \Imm_Ext_D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N20
cycloneiv_lcell_comb \Imm_Ext_E~12 (
// Equation(s):
// \Imm_Ext_E~12_combout  = (!\flush~input_o  & \Imm_Ext_D[12]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~12_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~12 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N21
dffeas \Imm_Ext_E[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[12]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y78_N1
cycloneiv_io_ibuf \Imm_Ext_D[13]~input (
	.i(Imm_Ext_D[13]),
	.ibar(gnd),
	.o(\Imm_Ext_D[13]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[13]~input .bus_hold = "false";
defparam \Imm_Ext_D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N30
cycloneiv_lcell_comb \Imm_Ext_E~13 (
// Equation(s):
// \Imm_Ext_E~13_combout  = (!\flush~input_o  & \Imm_Ext_D[13]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~13_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~13 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N31
dffeas \Imm_Ext_E[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[13]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y83_N8
cycloneiv_io_ibuf \Imm_Ext_D[14]~input (
	.i(Imm_Ext_D[14]),
	.ibar(gnd),
	.o(\Imm_Ext_D[14]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[14]~input .bus_hold = "false";
defparam \Imm_Ext_D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N16
cycloneiv_lcell_comb \Imm_Ext_E~14 (
// Equation(s):
// \Imm_Ext_E~14_combout  = (!\flush~input_o  & \Imm_Ext_D[14]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~14_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~14 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N17
dffeas \Imm_Ext_E[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[14]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y74_N1
cycloneiv_io_ibuf \Imm_Ext_D[15]~input (
	.i(Imm_Ext_D[15]),
	.ibar(gnd),
	.o(\Imm_Ext_D[15]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[15]~input .bus_hold = "false";
defparam \Imm_Ext_D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N10
cycloneiv_lcell_comb \Imm_Ext_E~15 (
// Equation(s):
// \Imm_Ext_E~15_combout  = (!\flush~input_o  & \Imm_Ext_D[15]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~15_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~15 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N11
dffeas \Imm_Ext_E[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[15]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y77_N8
cycloneiv_io_ibuf \Imm_Ext_D[16]~input (
	.i(Imm_Ext_D[16]),
	.ibar(gnd),
	.o(\Imm_Ext_D[16]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[16]~input .bus_hold = "false";
defparam \Imm_Ext_D[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N28
cycloneiv_lcell_comb \Imm_Ext_E~16 (
// Equation(s):
// \Imm_Ext_E~16_combout  = (!\flush~input_o  & \Imm_Ext_D[16]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[16]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~16_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~16 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N29
dffeas \Imm_Ext_E[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[16]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N8
cycloneiv_io_ibuf \Imm_Ext_D[17]~input (
	.i(Imm_Ext_D[17]),
	.ibar(gnd),
	.o(\Imm_Ext_D[17]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[17]~input .bus_hold = "false";
defparam \Imm_Ext_D[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N6
cycloneiv_lcell_comb \Imm_Ext_E~17 (
// Equation(s):
// \Imm_Ext_E~17_combout  = (!\flush~input_o  & \Imm_Ext_D[17]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~17_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~17 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N7
dffeas \Imm_Ext_E[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[17]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y86_N1
cycloneiv_io_ibuf \Imm_Ext_D[18]~input (
	.i(Imm_Ext_D[18]),
	.ibar(gnd),
	.o(\Imm_Ext_D[18]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[18]~input .bus_hold = "false";
defparam \Imm_Ext_D[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N0
cycloneiv_lcell_comb \Imm_Ext_E~18 (
// Equation(s):
// \Imm_Ext_E~18_combout  = (!\flush~input_o  & \Imm_Ext_D[18]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[18]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~18_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~18 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N1
dffeas \Imm_Ext_E[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[18]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y76_N1
cycloneiv_io_ibuf \Imm_Ext_D[19]~input (
	.i(Imm_Ext_D[19]),
	.ibar(gnd),
	.o(\Imm_Ext_D[19]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[19]~input .bus_hold = "false";
defparam \Imm_Ext_D[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N18
cycloneiv_lcell_comb \Imm_Ext_E~19 (
// Equation(s):
// \Imm_Ext_E~19_combout  = (!\flush~input_o  & \Imm_Ext_D[19]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[19]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~19_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~19 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N19
dffeas \Imm_Ext_E[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~19_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[19]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y84_N1
cycloneiv_io_ibuf \Imm_Ext_D[20]~input (
	.i(Imm_Ext_D[20]),
	.ibar(gnd),
	.o(\Imm_Ext_D[20]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[20]~input .bus_hold = "false";
defparam \Imm_Ext_D[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N12
cycloneiv_lcell_comb \Imm_Ext_E~20 (
// Equation(s):
// \Imm_Ext_E~20_combout  = (!\flush~input_o  & \Imm_Ext_D[20]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[20]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~20_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~20 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N13
dffeas \Imm_Ext_E[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[20]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N15
cycloneiv_io_ibuf \Imm_Ext_D[21]~input (
	.i(Imm_Ext_D[21]),
	.ibar(gnd),
	.o(\Imm_Ext_D[21]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[21]~input .bus_hold = "false";
defparam \Imm_Ext_D[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N16
cycloneiv_lcell_comb \Imm_Ext_E~21 (
// Equation(s):
// \Imm_Ext_E~21_combout  = (!\flush~input_o  & \Imm_Ext_D[21]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[21]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~21_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~21 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N17
dffeas \Imm_Ext_E[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[21]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y7_N8
cycloneiv_io_ibuf \Imm_Ext_D[22]~input (
	.i(Imm_Ext_D[22]),
	.ibar(gnd),
	.o(\Imm_Ext_D[22]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[22]~input .bus_hold = "false";
defparam \Imm_Ext_D[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N2
cycloneiv_lcell_comb \Imm_Ext_E~22 (
// Equation(s):
// \Imm_Ext_E~22_combout  = (!\flush~input_o  & \Imm_Ext_D[22]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[22]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~22_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~22 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N3
dffeas \Imm_Ext_E[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[22]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneiv_io_ibuf \Imm_Ext_D[23]~input (
	.i(Imm_Ext_D[23]),
	.ibar(gnd),
	.o(\Imm_Ext_D[23]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[23]~input .bus_hold = "false";
defparam \Imm_Ext_D[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N12
cycloneiv_lcell_comb \Imm_Ext_E~23 (
// Equation(s):
// \Imm_Ext_E~23_combout  = (\Imm_Ext_D[23]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Imm_Ext_D[23]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~23_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~23 .lut_mask = 16'h00F0;
defparam \Imm_Ext_E~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N13
dffeas \Imm_Ext_E[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~23_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[23]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y6_N8
cycloneiv_io_ibuf \Imm_Ext_D[24]~input (
	.i(Imm_Ext_D[24]),
	.ibar(gnd),
	.o(\Imm_Ext_D[24]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[24]~input .bus_hold = "false";
defparam \Imm_Ext_D[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N30
cycloneiv_lcell_comb \Imm_Ext_E~24 (
// Equation(s):
// \Imm_Ext_E~24_combout  = (!\flush~input_o  & \Imm_Ext_D[24]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\Imm_Ext_D[24]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Ext_E~24_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~24 .lut_mask = 16'h5050;
defparam \Imm_Ext_E~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N31
dffeas \Imm_Ext_E[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[24]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N8
cycloneiv_io_ibuf \Imm_Ext_D[25]~input (
	.i(Imm_Ext_D[25]),
	.ibar(gnd),
	.o(\Imm_Ext_D[25]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[25]~input .bus_hold = "false";
defparam \Imm_Ext_D[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N8
cycloneiv_lcell_comb \Imm_Ext_E~25 (
// Equation(s):
// \Imm_Ext_E~25_combout  = (\Imm_Ext_D[25]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Imm_Ext_D[25]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~25_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~25 .lut_mask = 16'h00F0;
defparam \Imm_Ext_E~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N9
dffeas \Imm_Ext_E[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[25]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N1
cycloneiv_io_ibuf \Imm_Ext_D[26]~input (
	.i(Imm_Ext_D[26]),
	.ibar(gnd),
	.o(\Imm_Ext_D[26]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[26]~input .bus_hold = "false";
defparam \Imm_Ext_D[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N10
cycloneiv_lcell_comb \Imm_Ext_E~26 (
// Equation(s):
// \Imm_Ext_E~26_combout  = (!\flush~input_o  & \Imm_Ext_D[26]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[26]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~26_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~26 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N11
dffeas \Imm_Ext_E[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[26]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N28
cycloneiv_lcell_comb \Imm_Ext_E~27 (
// Equation(s):
// \Imm_Ext_E~27_combout  = (\Imm_Ext_D[27]~input_o  & !\flush~input_o )

	.dataa(\Imm_Ext_D[27]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~27_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~27 .lut_mask = 16'h00AA;
defparam \Imm_Ext_E~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N29
dffeas \Imm_Ext_E[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~27_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[27]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N15
cycloneiv_io_ibuf \Imm_Ext_D[28]~input (
	.i(Imm_Ext_D[28]),
	.ibar(gnd),
	.o(\Imm_Ext_D[28]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[28]~input .bus_hold = "false";
defparam \Imm_Ext_D[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N6
cycloneiv_lcell_comb \Imm_Ext_E~28 (
// Equation(s):
// \Imm_Ext_E~28_combout  = (\Imm_Ext_D[28]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Imm_Ext_D[28]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~28_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~28 .lut_mask = 16'h00F0;
defparam \Imm_Ext_E~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N7
dffeas \Imm_Ext_E[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[28]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N0
cycloneiv_lcell_comb \Imm_Ext_E~29 (
// Equation(s):
// \Imm_Ext_E~29_combout  = (\Imm_Ext_D[29]~input_o  & !\flush~input_o )

	.dataa(\Imm_Ext_D[29]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~29_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~29 .lut_mask = 16'h00AA;
defparam \Imm_Ext_E~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N1
dffeas \Imm_Ext_E[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~29_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[29]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y5_N1
cycloneiv_io_ibuf \Imm_Ext_D[30]~input (
	.i(Imm_Ext_D[30]),
	.ibar(gnd),
	.o(\Imm_Ext_D[30]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[30]~input .bus_hold = "false";
defparam \Imm_Ext_D[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N26
cycloneiv_lcell_comb \Imm_Ext_E~30 (
// Equation(s):
// \Imm_Ext_E~30_combout  = (!\flush~input_o  & \Imm_Ext_D[30]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[30]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~30_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~30 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N27
dffeas \Imm_Ext_E[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[30]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneiv_io_ibuf \Imm_Ext_D[31]~input (
	.i(Imm_Ext_D[31]),
	.ibar(gnd),
	.o(\Imm_Ext_D[31]~input_o ));
// synopsys translate_off
defparam \Imm_Ext_D[31]~input .bus_hold = "false";
defparam \Imm_Ext_D[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N4
cycloneiv_lcell_comb \Imm_Ext_E~31 (
// Equation(s):
// \Imm_Ext_E~31_combout  = (!\flush~input_o  & \Imm_Ext_D[31]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Ext_D[31]~input_o ),
	.cin(gnd),
	.combout(\Imm_Ext_E~31_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Ext_E~31 .lut_mask = 16'h5500;
defparam \Imm_Ext_E~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N5
dffeas \Imm_Ext_E[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Imm_Ext_E~31_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Imm_Ext_E[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Imm_Ext_E[31]~reg0 .is_wysiwyg = "true";
defparam \Imm_Ext_E[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N22
cycloneiv_io_ibuf \PCD[0]~input (
	.i(PCD[0]),
	.ibar(gnd),
	.o(\PCD[0]~input_o ));
// synopsys translate_off
defparam \PCD[0]~input .bus_hold = "false";
defparam \PCD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N22
cycloneiv_lcell_comb \PCE~0 (
// Equation(s):
// \PCE~0_combout  = (\PCD[0]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCD[0]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCE~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~0 .lut_mask = 16'h00CC;
defparam \PCE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N23
dffeas \PCE[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[0]~reg0 .is_wysiwyg = "true";
defparam \PCE[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N8
cycloneiv_io_ibuf \PCD[1]~input (
	.i(PCD[1]),
	.ibar(gnd),
	.o(\PCD[1]~input_o ));
// synopsys translate_off
defparam \PCD[1]~input .bus_hold = "false";
defparam \PCD[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N24
cycloneiv_lcell_comb \PCE~1 (
// Equation(s):
// \PCE~1_combout  = (!\flush~input_o  & \PCD[1]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCD[1]~input_o ),
	.cin(gnd),
	.combout(\PCE~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~1 .lut_mask = 16'h5500;
defparam \PCE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N25
dffeas \PCE[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[1]~reg0 .is_wysiwyg = "true";
defparam \PCE[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneiv_io_ibuf \PCD[2]~input (
	.i(PCD[2]),
	.ibar(gnd),
	.o(\PCD[2]~input_o ));
// synopsys translate_off
defparam \PCD[2]~input .bus_hold = "false";
defparam \PCD[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N18
cycloneiv_lcell_comb \PCE~2 (
// Equation(s):
// \PCE~2_combout  = (!\flush~input_o  & \PCD[2]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCD[2]~input_o ),
	.cin(gnd),
	.combout(\PCE~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~2 .lut_mask = 16'h5500;
defparam \PCE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N19
dffeas \PCE[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[2]~reg0 .is_wysiwyg = "true";
defparam \PCE[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N22
cycloneiv_io_ibuf \PCD[3]~input (
	.i(PCD[3]),
	.ibar(gnd),
	.o(\PCD[3]~input_o ));
// synopsys translate_off
defparam \PCD[3]~input .bus_hold = "false";
defparam \PCD[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N20
cycloneiv_lcell_comb \PCE~3 (
// Equation(s):
// \PCE~3_combout  = (!\flush~input_o  & \PCD[3]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\PCD[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~3 .lut_mask = 16'h5050;
defparam \PCE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N21
dffeas \PCE[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[3]~reg0 .is_wysiwyg = "true";
defparam \PCE[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N1
cycloneiv_io_ibuf \PCD[4]~input (
	.i(PCD[4]),
	.ibar(gnd),
	.o(\PCD[4]~input_o ));
// synopsys translate_off
defparam \PCD[4]~input .bus_hold = "false";
defparam \PCD[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N24
cycloneiv_lcell_comb \PCE~4 (
// Equation(s):
// \PCE~4_combout  = (\PCD[4]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCD[4]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~4_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~4 .lut_mask = 16'h0C0C;
defparam \PCE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N25
dffeas \PCE[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[4]~reg0 .is_wysiwyg = "true";
defparam \PCE[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N1
cycloneiv_io_ibuf \PCD[5]~input (
	.i(PCD[5]),
	.ibar(gnd),
	.o(\PCD[5]~input_o ));
// synopsys translate_off
defparam \PCD[5]~input .bus_hold = "false";
defparam \PCD[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N18
cycloneiv_lcell_comb \PCE~5 (
// Equation(s):
// \PCE~5_combout  = (\PCD[5]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCD[5]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~5_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~5 .lut_mask = 16'h0C0C;
defparam \PCE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N19
dffeas \PCE[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[5]~reg0 .is_wysiwyg = "true";
defparam \PCE[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N1
cycloneiv_io_ibuf \PCD[6]~input (
	.i(PCD[6]),
	.ibar(gnd),
	.o(\PCD[6]~input_o ));
// synopsys translate_off
defparam \PCD[6]~input .bus_hold = "false";
defparam \PCD[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N28
cycloneiv_lcell_comb \PCE~6 (
// Equation(s):
// \PCE~6_combout  = (!\flush~input_o  & \PCD[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[6]~input_o ),
	.cin(gnd),
	.combout(\PCE~6_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~6 .lut_mask = 16'h0F00;
defparam \PCE~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N29
dffeas \PCE[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[6]~reg0 .is_wysiwyg = "true";
defparam \PCE[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N8
cycloneiv_io_ibuf \PCD[7]~input (
	.i(PCD[7]),
	.ibar(gnd),
	.o(\PCD[7]~input_o ));
// synopsys translate_off
defparam \PCD[7]~input .bus_hold = "false";
defparam \PCD[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N14
cycloneiv_lcell_comb \PCE~7 (
// Equation(s):
// \PCE~7_combout  = (!\flush~input_o  & \PCD[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[7]~input_o ),
	.cin(gnd),
	.combout(\PCE~7_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~7 .lut_mask = 16'h0F00;
defparam \PCE~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N15
dffeas \PCE[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[7]~reg0 .is_wysiwyg = "true";
defparam \PCE[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N8
cycloneiv_io_ibuf \PCD[8]~input (
	.i(PCD[8]),
	.ibar(gnd),
	.o(\PCD[8]~input_o ));
// synopsys translate_off
defparam \PCD[8]~input .bus_hold = "false";
defparam \PCD[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N0
cycloneiv_lcell_comb \PCE~8 (
// Equation(s):
// \PCE~8_combout  = (\PCD[8]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCD[8]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~8_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~8 .lut_mask = 16'h0C0C;
defparam \PCE~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N1
dffeas \PCE[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[8]~reg0 .is_wysiwyg = "true";
defparam \PCE[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N26
cycloneiv_lcell_comb \PCE~9 (
// Equation(s):
// \PCE~9_combout  = (\PCD[9]~input_o  & !\flush~input_o )

	.dataa(\PCD[9]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~9_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~9 .lut_mask = 16'h0A0A;
defparam \PCE~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N27
dffeas \PCE[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[9]~reg0 .is_wysiwyg = "true";
defparam \PCE[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N8
cycloneiv_io_ibuf \PCD[10]~input (
	.i(PCD[10]),
	.ibar(gnd),
	.o(\PCD[10]~input_o ));
// synopsys translate_off
defparam \PCD[10]~input .bus_hold = "false";
defparam \PCD[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N12
cycloneiv_lcell_comb \PCE~10 (
// Equation(s):
// \PCE~10_combout  = (!\flush~input_o  & \PCD[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[10]~input_o ),
	.cin(gnd),
	.combout(\PCE~10_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~10 .lut_mask = 16'h0F00;
defparam \PCE~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N13
dffeas \PCE[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[10]~reg0 .is_wysiwyg = "true";
defparam \PCE[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N8
cycloneiv_io_ibuf \PCD[11]~input (
	.i(PCD[11]),
	.ibar(gnd),
	.o(\PCD[11]~input_o ));
// synopsys translate_off
defparam \PCD[11]~input .bus_hold = "false";
defparam \PCD[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N6
cycloneiv_lcell_comb \PCE~11 (
// Equation(s):
// \PCE~11_combout  = (!\flush~input_o  & \PCD[11]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[11]~input_o ),
	.cin(gnd),
	.combout(\PCE~11_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~11 .lut_mask = 16'h0F00;
defparam \PCE~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N7
dffeas \PCE[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[11]~reg0 .is_wysiwyg = "true";
defparam \PCE[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N16
cycloneiv_lcell_comb \PCE~12 (
// Equation(s):
// \PCE~12_combout  = (\PCD[12]~input_o  & !\flush~input_o )

	.dataa(\PCD[12]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~12_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~12 .lut_mask = 16'h0A0A;
defparam \PCE~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N17
dffeas \PCE[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[12]~reg0 .is_wysiwyg = "true";
defparam \PCE[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N1
cycloneiv_io_ibuf \PCD[13]~input (
	.i(PCD[13]),
	.ibar(gnd),
	.o(\PCD[13]~input_o ));
// synopsys translate_off
defparam \PCD[13]~input .bus_hold = "false";
defparam \PCD[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N10
cycloneiv_lcell_comb \PCE~13 (
// Equation(s):
// \PCE~13_combout  = (!\flush~input_o  & \PCD[13]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[13]~input_o ),
	.cin(gnd),
	.combout(\PCE~13_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~13 .lut_mask = 16'h0F00;
defparam \PCE~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N11
dffeas \PCE[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[13]~reg0 .is_wysiwyg = "true";
defparam \PCE[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N20
cycloneiv_lcell_comb \PCE~14 (
// Equation(s):
// \PCE~14_combout  = (\PCD[14]~input_o  & !\flush~input_o )

	.dataa(\PCD[14]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~14_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~14 .lut_mask = 16'h0A0A;
defparam \PCE~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N21
dffeas \PCE[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[14]~reg0 .is_wysiwyg = "true";
defparam \PCE[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N1
cycloneiv_io_ibuf \PCD[15]~input (
	.i(PCD[15]),
	.ibar(gnd),
	.o(\PCD[15]~input_o ));
// synopsys translate_off
defparam \PCD[15]~input .bus_hold = "false";
defparam \PCD[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N22
cycloneiv_lcell_comb \PCE~15 (
// Equation(s):
// \PCE~15_combout  = (!\flush~input_o  & \PCD[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[15]~input_o ),
	.cin(gnd),
	.combout(\PCE~15_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~15 .lut_mask = 16'h0F00;
defparam \PCE~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N23
dffeas \PCE[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[15]~reg0 .is_wysiwyg = "true";
defparam \PCE[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N1
cycloneiv_io_ibuf \PCD[16]~input (
	.i(PCD[16]),
	.ibar(gnd),
	.o(\PCD[16]~input_o ));
// synopsys translate_off
defparam \PCD[16]~input .bus_hold = "false";
defparam \PCD[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N8
cycloneiv_lcell_comb \PCE~16 (
// Equation(s):
// \PCE~16_combout  = (\PCD[16]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCD[16]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~16_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~16 .lut_mask = 16'h0C0C;
defparam \PCE~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N9
dffeas \PCE[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[16]~reg0 .is_wysiwyg = "true";
defparam \PCE[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N1
cycloneiv_io_ibuf \PCD[17]~input (
	.i(PCD[17]),
	.ibar(gnd),
	.o(\PCD[17]~input_o ));
// synopsys translate_off
defparam \PCD[17]~input .bus_hold = "false";
defparam \PCD[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N2
cycloneiv_lcell_comb \PCE~17 (
// Equation(s):
// \PCE~17_combout  = (\PCD[17]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCD[17]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~17_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~17 .lut_mask = 16'h0C0C;
defparam \PCE~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N3
dffeas \PCE[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[17]~reg0 .is_wysiwyg = "true";
defparam \PCE[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N8
cycloneiv_io_ibuf \PCD[18]~input (
	.i(PCD[18]),
	.ibar(gnd),
	.o(\PCD[18]~input_o ));
// synopsys translate_off
defparam \PCD[18]~input .bus_hold = "false";
defparam \PCD[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N4
cycloneiv_lcell_comb \PCE~18 (
// Equation(s):
// \PCE~18_combout  = (!\flush~input_o  & \PCD[18]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[18]~input_o ),
	.cin(gnd),
	.combout(\PCE~18_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~18 .lut_mask = 16'h0F00;
defparam \PCE~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N5
dffeas \PCE[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[18]~reg0 .is_wysiwyg = "true";
defparam \PCE[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y11_N8
cycloneiv_io_ibuf \PCD[19]~input (
	.i(PCD[19]),
	.ibar(gnd),
	.o(\PCD[19]~input_o ));
// synopsys translate_off
defparam \PCD[19]~input .bus_hold = "false";
defparam \PCD[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N16
cycloneiv_lcell_comb \PCE~19 (
// Equation(s):
// \PCE~19_combout  = (\PCD[19]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCD[19]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~19_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~19 .lut_mask = 16'h0C0C;
defparam \PCE~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N17
dffeas \PCE[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~19_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[19]~reg0 .is_wysiwyg = "true";
defparam \PCE[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N8
cycloneiv_io_ibuf \PCD[20]~input (
	.i(PCD[20]),
	.ibar(gnd),
	.o(\PCD[20]~input_o ));
// synopsys translate_off
defparam \PCD[20]~input .bus_hold = "false";
defparam \PCD[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N18
cycloneiv_lcell_comb \PCE~20 (
// Equation(s):
// \PCE~20_combout  = (!\flush~input_o  & \PCD[20]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[20]~input_o ),
	.cin(gnd),
	.combout(\PCE~20_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~20 .lut_mask = 16'h0F00;
defparam \PCE~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N19
dffeas \PCE[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[20]~reg0 .is_wysiwyg = "true";
defparam \PCE[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y10_N1
cycloneiv_io_ibuf \PCD[21]~input (
	.i(PCD[21]),
	.ibar(gnd),
	.o(\PCD[21]~input_o ));
// synopsys translate_off
defparam \PCD[21]~input .bus_hold = "false";
defparam \PCD[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N20
cycloneiv_lcell_comb \PCE~21 (
// Equation(s):
// \PCE~21_combout  = (\PCD[21]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCD[21]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~21_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~21 .lut_mask = 16'h0C0C;
defparam \PCE~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N21
dffeas \PCE[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[21]~reg0 .is_wysiwyg = "true";
defparam \PCE[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N6
cycloneiv_lcell_comb \PCE~22 (
// Equation(s):
// \PCE~22_combout  = (\PCD[22]~input_o  & !\flush~input_o )

	.dataa(\PCD[22]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~22_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~22 .lut_mask = 16'h0A0A;
defparam \PCE~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N7
dffeas \PCE[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[22]~reg0 .is_wysiwyg = "true";
defparam \PCE[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X104_Y91_N8
cycloneiv_io_ibuf \PCD[23]~input (
	.i(PCD[23]),
	.ibar(gnd),
	.o(\PCD[23]~input_o ));
// synopsys translate_off
defparam \PCD[23]~input .bus_hold = "false";
defparam \PCD[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y90_N14
cycloneiv_lcell_comb \PCE~23 (
// Equation(s):
// \PCE~23_combout  = (!\flush~input_o  & \PCD[23]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(\PCD[23]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~23_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~23 .lut_mask = 16'h5050;
defparam \PCE~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y90_N15
dffeas \PCE[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~23_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[23]~reg0 .is_wysiwyg = "true";
defparam \PCE[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y81_N8
cycloneiv_io_ibuf \PCD[24]~input (
	.i(PCD[24]),
	.ibar(gnd),
	.o(\PCD[24]~input_o ));
// synopsys translate_off
defparam \PCD[24]~input .bus_hold = "false";
defparam \PCD[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y83_N14
cycloneiv_lcell_comb \PCE~24 (
// Equation(s):
// \PCE~24_combout  = (!\flush~input_o  & \PCD[24]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCD[24]~input_o ),
	.cin(gnd),
	.combout(\PCE~24_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~24 .lut_mask = 16'h5500;
defparam \PCE~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y83_N15
dffeas \PCE[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[24]~reg0 .is_wysiwyg = "true";
defparam \PCE[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N22
cycloneiv_io_ibuf \PCD[25]~input (
	.i(PCD[25]),
	.ibar(gnd),
	.o(\PCD[25]~input_o ));
// synopsys translate_off
defparam \PCD[25]~input .bus_hold = "false";
defparam \PCD[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y1_N14
cycloneiv_lcell_comb \PCE~25 (
// Equation(s):
// \PCE~25_combout  = (!\flush~input_o  & \PCD[25]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCD[25]~input_o ),
	.cin(gnd),
	.combout(\PCE~25_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~25 .lut_mask = 16'h5500;
defparam \PCE~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y1_N15
dffeas \PCE[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[25]~reg0 .is_wysiwyg = "true";
defparam \PCE[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N1
cycloneiv_io_ibuf \PCD[26]~input (
	.i(PCD[26]),
	.ibar(gnd),
	.o(\PCD[26]~input_o ));
// synopsys translate_off
defparam \PCD[26]~input .bus_hold = "false";
defparam \PCD[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N30
cycloneiv_lcell_comb \PCE~26 (
// Equation(s):
// \PCE~26_combout  = (\PCD[26]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCD[26]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~26_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~26 .lut_mask = 16'h0C0C;
defparam \PCE~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N31
dffeas \PCE[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[26]~reg0 .is_wysiwyg = "true";
defparam \PCE[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N24
cycloneiv_lcell_comb \PCE~27 (
// Equation(s):
// \PCE~27_combout  = (\PCD[27]~input_o  & !\flush~input_o )

	.dataa(\PCD[27]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~27_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~27 .lut_mask = 16'h0A0A;
defparam \PCE~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N25
dffeas \PCE[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~27_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[27]~reg0 .is_wysiwyg = "true";
defparam \PCE[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N10
cycloneiv_lcell_comb \PCE~28 (
// Equation(s):
// \PCE~28_combout  = (\PCD[28]~input_o  & !\flush~input_o )

	.dataa(\PCD[28]~input_o ),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCE~28_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~28 .lut_mask = 16'h0A0A;
defparam \PCE~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N11
dffeas \PCE[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[28]~reg0 .is_wysiwyg = "true";
defparam \PCE[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y13_N1
cycloneiv_io_ibuf \PCD[29]~input (
	.i(PCD[29]),
	.ibar(gnd),
	.o(\PCD[29]~input_o ));
// synopsys translate_off
defparam \PCD[29]~input .bus_hold = "false";
defparam \PCD[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N12
cycloneiv_lcell_comb \PCE~29 (
// Equation(s):
// \PCE~29_combout  = (!\flush~input_o  & \PCD[29]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[29]~input_o ),
	.cin(gnd),
	.combout(\PCE~29_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~29 .lut_mask = 16'h0F00;
defparam \PCE~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N13
dffeas \PCE[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~29_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[29]~reg0 .is_wysiwyg = "true";
defparam \PCE[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y18_N1
cycloneiv_io_ibuf \PCD[30]~input (
	.i(PCD[30]),
	.ibar(gnd),
	.o(\PCD[30]~input_o ));
// synopsys translate_off
defparam \PCD[30]~input .bus_hold = "false";
defparam \PCD[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N14
cycloneiv_lcell_comb \PCE~30 (
// Equation(s):
// \PCE~30_combout  = (!\flush~input_o  & \PCD[30]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[30]~input_o ),
	.cin(gnd),
	.combout(\PCE~30_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~30 .lut_mask = 16'h0F00;
defparam \PCE~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N15
dffeas \PCE[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[30]~reg0 .is_wysiwyg = "true";
defparam \PCE[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N1
cycloneiv_io_ibuf \PCD[31]~input (
	.i(PCD[31]),
	.ibar(gnd),
	.o(\PCD[31]~input_o ));
// synopsys translate_off
defparam \PCD[31]~input .bus_hold = "false";
defparam \PCD[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N0
cycloneiv_lcell_comb \PCE~31 (
// Equation(s):
// \PCE~31_combout  = (!\flush~input_o  & \PCD[31]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCD[31]~input_o ),
	.cin(gnd),
	.combout(\PCE~31_combout ),
	.cout());
// synopsys translate_off
defparam \PCE~31 .lut_mask = 16'h0F00;
defparam \PCE~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N1
dffeas \PCE[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCE~31_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCE[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCE[31]~reg0 .is_wysiwyg = "true";
defparam \PCE[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y10_N8
cycloneiv_io_ibuf \PCPlus4D[0]~input (
	.i(PCPlus4D[0]),
	.ibar(gnd),
	.o(\PCPlus4D[0]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[0]~input .bus_hold = "false";
defparam \PCPlus4D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N2
cycloneiv_lcell_comb \PCPlus4E~0 (
// Equation(s):
// \PCPlus4E~0_combout  = (\PCPlus4D[0]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCPlus4D[0]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCPlus4E~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~0 .lut_mask = 16'h0C0C;
defparam \PCPlus4E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N3
dffeas \PCPlus4E[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[0]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y13_N8
cycloneiv_io_ibuf \PCPlus4D[1]~input (
	.i(PCPlus4D[1]),
	.ibar(gnd),
	.o(\PCPlus4D[1]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[1]~input .bus_hold = "false";
defparam \PCPlus4D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N4
cycloneiv_lcell_comb \PCPlus4E~1 (
// Equation(s):
// \PCPlus4E~1_combout  = (\PCPlus4D[1]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCPlus4D[1]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCPlus4E~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~1 .lut_mask = 16'h0C0C;
defparam \PCPlus4E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N5
dffeas \PCPlus4E[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[1]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N8
cycloneiv_io_ibuf \PCPlus4D[2]~input (
	.i(PCPlus4D[2]),
	.ibar(gnd),
	.o(\PCPlus4D[2]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[2]~input .bus_hold = "false";
defparam \PCPlus4D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N30
cycloneiv_lcell_comb \PCPlus4E~2 (
// Equation(s):
// \PCPlus4E~2_combout  = (!\flush~input_o  & \PCPlus4D[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCPlus4D[2]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~2 .lut_mask = 16'h0F00;
defparam \PCPlus4E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N31
dffeas \PCPlus4E[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[2]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y26_N1
cycloneiv_io_ibuf \PCPlus4D[3]~input (
	.i(PCPlus4D[3]),
	.ibar(gnd),
	.o(\PCPlus4D[3]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[3]~input .bus_hold = "false";
defparam \PCPlus4D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N8
cycloneiv_lcell_comb \PCPlus4E~3 (
// Equation(s):
// \PCPlus4E~3_combout  = (!\flush~input_o  & \PCPlus4D[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCPlus4D[3]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~3 .lut_mask = 16'h0F00;
defparam \PCPlus4E~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N9
dffeas \PCPlus4E[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[3]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N1
cycloneiv_io_ibuf \PCPlus4D[4]~input (
	.i(PCPlus4D[4]),
	.ibar(gnd),
	.o(\PCPlus4D[4]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[4]~input .bus_hold = "false";
defparam \PCPlus4D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N26
cycloneiv_lcell_comb \PCPlus4E~4 (
// Equation(s):
// \PCPlus4E~4_combout  = (\PCPlus4D[4]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCPlus4D[4]~input_o ),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCPlus4E~4_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~4 .lut_mask = 16'h0C0C;
defparam \PCPlus4E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N27
dffeas \PCPlus4E[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[4]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y26_N8
cycloneiv_io_ibuf \PCPlus4D[5]~input (
	.i(PCPlus4D[5]),
	.ibar(gnd),
	.o(\PCPlus4D[5]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[5]~input .bus_hold = "false";
defparam \PCPlus4D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N28
cycloneiv_lcell_comb \PCPlus4E~5 (
// Equation(s):
// \PCPlus4E~5_combout  = (!\flush~input_o  & \PCPlus4D[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCPlus4D[5]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~5_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~5 .lut_mask = 16'h0F00;
defparam \PCPlus4E~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N29
dffeas \PCPlus4E[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[5]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N1
cycloneiv_io_ibuf \PCPlus4D[6]~input (
	.i(PCPlus4D[6]),
	.ibar(gnd),
	.o(\PCPlus4D[6]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[6]~input .bus_hold = "false";
defparam \PCPlus4D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y21_N22
cycloneiv_lcell_comb \PCPlus4E~6 (
// Equation(s):
// \PCPlus4E~6_combout  = (!\flush~input_o  & \PCPlus4D[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(\PCPlus4D[6]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~6_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~6 .lut_mask = 16'h0F00;
defparam \PCPlus4E~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y21_N23
dffeas \PCPlus4E[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[6]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N1
cycloneiv_io_ibuf \PCPlus4D[7]~input (
	.i(PCPlus4D[7]),
	.ibar(gnd),
	.o(\PCPlus4D[7]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[7]~input .bus_hold = "false";
defparam \PCPlus4D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N24
cycloneiv_lcell_comb \PCPlus4E~7 (
// Equation(s):
// \PCPlus4E~7_combout  = (!\flush~input_o  & \PCPlus4D[7]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[7]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~7_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~7 .lut_mask = 16'h5500;
defparam \PCPlus4E~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N25
dffeas \PCPlus4E[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[7]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N1
cycloneiv_io_ibuf \PCPlus4D[8]~input (
	.i(PCPlus4D[8]),
	.ibar(gnd),
	.o(\PCPlus4D[8]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[8]~input .bus_hold = "false";
defparam \PCPlus4D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N18
cycloneiv_lcell_comb \PCPlus4E~8 (
// Equation(s):
// \PCPlus4E~8_combout  = (!\flush~input_o  & \PCPlus4D[8]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[8]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~8_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~8 .lut_mask = 16'h5500;
defparam \PCPlus4E~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N19
dffeas \PCPlus4E[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[8]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N20
cycloneiv_lcell_comb \PCPlus4E~9 (
// Equation(s):
// \PCPlus4E~9_combout  = (\PCPlus4D[9]~input_o  & !\flush~input_o )

	.dataa(\PCPlus4D[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~9_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~9 .lut_mask = 16'h00AA;
defparam \PCPlus4E~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N21
dffeas \PCPlus4E[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[9]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N1
cycloneiv_io_ibuf \PCPlus4D[10]~input (
	.i(PCPlus4D[10]),
	.ibar(gnd),
	.o(\PCPlus4D[10]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[10]~input .bus_hold = "false";
defparam \PCPlus4D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N30
cycloneiv_lcell_comb \PCPlus4E~10 (
// Equation(s):
// \PCPlus4E~10_combout  = (\PCPlus4D[10]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCPlus4D[10]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~10_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~10 .lut_mask = 16'h00CC;
defparam \PCPlus4E~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N31
dffeas \PCPlus4E[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[10]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N16
cycloneiv_lcell_comb \PCPlus4E~11 (
// Equation(s):
// \PCPlus4E~11_combout  = (\PCPlus4D[11]~input_o  & !\flush~input_o )

	.dataa(\PCPlus4D[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~11_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~11 .lut_mask = 16'h00AA;
defparam \PCPlus4E~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N17
dffeas \PCPlus4E[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[11]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N1
cycloneiv_io_ibuf \PCPlus4D[12]~input (
	.i(PCPlus4D[12]),
	.ibar(gnd),
	.o(\PCPlus4D[12]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[12]~input .bus_hold = "false";
defparam \PCPlus4D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N10
cycloneiv_lcell_comb \PCPlus4E~12 (
// Equation(s):
// \PCPlus4E~12_combout  = (!\flush~input_o  & \PCPlus4D[12]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[12]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~12_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~12 .lut_mask = 16'h5500;
defparam \PCPlus4E~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N11
dffeas \PCPlus4E[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[12]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N8
cycloneiv_io_ibuf \PCPlus4D[13]~input (
	.i(PCPlus4D[13]),
	.ibar(gnd),
	.o(\PCPlus4D[13]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[13]~input .bus_hold = "false";
defparam \PCPlus4D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N12
cycloneiv_lcell_comb \PCPlus4E~13 (
// Equation(s):
// \PCPlus4E~13_combout  = (!\flush~input_o  & \PCPlus4D[13]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[13]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~13_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~13 .lut_mask = 16'h5500;
defparam \PCPlus4E~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N13
dffeas \PCPlus4E[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[13]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N1
cycloneiv_io_ibuf \PCPlus4D[14]~input (
	.i(PCPlus4D[14]),
	.ibar(gnd),
	.o(\PCPlus4D[14]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[14]~input .bus_hold = "false";
defparam \PCPlus4D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N14
cycloneiv_lcell_comb \PCPlus4E~14 (
// Equation(s):
// \PCPlus4E~14_combout  = (!\flush~input_o  & \PCPlus4D[14]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[14]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~14_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~14 .lut_mask = 16'h5500;
defparam \PCPlus4E~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N15
dffeas \PCPlus4E[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[14]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N0
cycloneiv_lcell_comb \PCPlus4E~15 (
// Equation(s):
// \PCPlus4E~15_combout  = (\PCPlus4D[15]~input_o  & !\flush~input_o )

	.dataa(\PCPlus4D[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~15_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~15 .lut_mask = 16'h00AA;
defparam \PCPlus4E~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N1
dffeas \PCPlus4E[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[15]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N15
cycloneiv_io_ibuf \PCPlus4D[16]~input (
	.i(PCPlus4D[16]),
	.ibar(gnd),
	.o(\PCPlus4D[16]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[16]~input .bus_hold = "false";
defparam \PCPlus4D[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N2
cycloneiv_lcell_comb \PCPlus4E~16 (
// Equation(s):
// \PCPlus4E~16_combout  = (!\flush~input_o  & \PCPlus4D[16]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[16]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~16_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~16 .lut_mask = 16'h5500;
defparam \PCPlus4E~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N3
dffeas \PCPlus4E[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[16]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N22
cycloneiv_io_ibuf \PCPlus4D[17]~input (
	.i(PCPlus4D[17]),
	.ibar(gnd),
	.o(\PCPlus4D[17]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[17]~input .bus_hold = "false";
defparam \PCPlus4D[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N28
cycloneiv_lcell_comb \PCPlus4E~17 (
// Equation(s):
// \PCPlus4E~17_combout  = (!\flush~input_o  & \PCPlus4D[17]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[17]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~17_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~17 .lut_mask = 16'h5500;
defparam \PCPlus4E~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N29
dffeas \PCPlus4E[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[17]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y91_N1
cycloneiv_io_ibuf \PCPlus4D[18]~input (
	.i(PCPlus4D[18]),
	.ibar(gnd),
	.o(\PCPlus4D[18]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[18]~input .bus_hold = "false";
defparam \PCPlus4D[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N6
cycloneiv_lcell_comb \PCPlus4E~18 (
// Equation(s):
// \PCPlus4E~18_combout  = (\PCPlus4D[18]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCPlus4D[18]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~18_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~18 .lut_mask = 16'h00CC;
defparam \PCPlus4E~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N7
dffeas \PCPlus4E[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[18]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N8
cycloneiv_io_ibuf \PCPlus4D[19]~input (
	.i(PCPlus4D[19]),
	.ibar(gnd),
	.o(\PCPlus4D[19]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[19]~input .bus_hold = "false";
defparam \PCPlus4D[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N8
cycloneiv_lcell_comb \PCPlus4E~19 (
// Equation(s):
// \PCPlus4E~19_combout  = (!\flush~input_o  & \PCPlus4D[19]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[19]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~19_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~19 .lut_mask = 16'h5500;
defparam \PCPlus4E~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N9
dffeas \PCPlus4E[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~19_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[19]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y91_N8
cycloneiv_io_ibuf \PCPlus4D[20]~input (
	.i(PCPlus4D[20]),
	.ibar(gnd),
	.o(\PCPlus4D[20]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[20]~input .bus_hold = "false";
defparam \PCPlus4D[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N26
cycloneiv_lcell_comb \PCPlus4E~20 (
// Equation(s):
// \PCPlus4E~20_combout  = (!\flush~input_o  & \PCPlus4D[20]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[20]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~20_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~20 .lut_mask = 16'h5500;
defparam \PCPlus4E~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N27
dffeas \PCPlus4E[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[20]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N8
cycloneiv_io_ibuf \PCPlus4D[21]~input (
	.i(PCPlus4D[21]),
	.ibar(gnd),
	.o(\PCPlus4D[21]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[21]~input .bus_hold = "false";
defparam \PCPlus4D[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N4
cycloneiv_lcell_comb \PCPlus4E~21 (
// Equation(s):
// \PCPlus4E~21_combout  = (\PCPlus4D[21]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCPlus4D[21]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~21_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~21 .lut_mask = 16'h00CC;
defparam \PCPlus4E~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N5
dffeas \PCPlus4E[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[21]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N8
cycloneiv_io_ibuf \PCPlus4D[22]~input (
	.i(PCPlus4D[22]),
	.ibar(gnd),
	.o(\PCPlus4D[22]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[22]~input .bus_hold = "false";
defparam \PCPlus4D[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y90_N22
cycloneiv_lcell_comb \PCPlus4E~22 (
// Equation(s):
// \PCPlus4E~22_combout  = (!\flush~input_o  & \PCPlus4D[22]~input_o )

	.dataa(\flush~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCPlus4D[22]~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~22_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~22 .lut_mask = 16'h5500;
defparam \PCPlus4E~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y90_N23
dffeas \PCPlus4E[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[22]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N0
cycloneiv_lcell_comb \PCPlus4E~23 (
// Equation(s):
// \PCPlus4E~23_combout  = (\PCPlus4D[23]~input_o  & !\flush~input_o )

	.dataa(\PCPlus4D[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~23_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~23 .lut_mask = 16'h00AA;
defparam \PCPlus4E~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N1
dffeas \PCPlus4E[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~23_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[23]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N26
cycloneiv_lcell_comb \PCPlus4E~24 (
// Equation(s):
// \PCPlus4E~24_combout  = (\PCPlus4D[24]~input_o  & !\flush~input_o )

	.dataa(\PCPlus4D[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~24_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~24 .lut_mask = 16'h00AA;
defparam \PCPlus4E~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N27
dffeas \PCPlus4E[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[24]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N15
cycloneiv_io_ibuf \PCPlus4D[25]~input (
	.i(PCPlus4D[25]),
	.ibar(gnd),
	.o(\PCPlus4D[25]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[25]~input .bus_hold = "false";
defparam \PCPlus4D[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N12
cycloneiv_lcell_comb \PCPlus4E~25 (
// Equation(s):
// \PCPlus4E~25_combout  = (\PCPlus4D[25]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCPlus4D[25]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~25_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~25 .lut_mask = 16'h00F0;
defparam \PCPlus4E~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N13
dffeas \PCPlus4E[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[25]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cycloneiv_io_ibuf \PCPlus4D[26]~input (
	.i(PCPlus4D[26]),
	.ibar(gnd),
	.o(\PCPlus4D[26]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[26]~input .bus_hold = "false";
defparam \PCPlus4D[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N22
cycloneiv_lcell_comb \PCPlus4E~26 (
// Equation(s):
// \PCPlus4E~26_combout  = (\PCPlus4D[26]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCPlus4D[26]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~26_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~26 .lut_mask = 16'h00F0;
defparam \PCPlus4E~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N23
dffeas \PCPlus4E[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[26]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N15
cycloneiv_io_ibuf \PCPlus4D[27]~input (
	.i(PCPlus4D[27]),
	.ibar(gnd),
	.o(\PCPlus4D[27]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[27]~input .bus_hold = "false";
defparam \PCPlus4D[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N24
cycloneiv_lcell_comb \PCPlus4E~27 (
// Equation(s):
// \PCPlus4E~27_combout  = (\PCPlus4D[27]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCPlus4D[27]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~27_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~27 .lut_mask = 16'h00CC;
defparam \PCPlus4E~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N25
dffeas \PCPlus4E[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~27_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[27]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N18
cycloneiv_lcell_comb \PCPlus4E~28 (
// Equation(s):
// \PCPlus4E~28_combout  = (\PCPlus4D[28]~input_o  & !\flush~input_o )

	.dataa(\PCPlus4D[28]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~28_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~28 .lut_mask = 16'h00AA;
defparam \PCPlus4E~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N19
dffeas \PCPlus4E[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[28]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N8
cycloneiv_io_ibuf \PCPlus4D[29]~input (
	.i(PCPlus4D[29]),
	.ibar(gnd),
	.o(\PCPlus4D[29]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[29]~input .bus_hold = "false";
defparam \PCPlus4D[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N20
cycloneiv_lcell_comb \PCPlus4E~29 (
// Equation(s):
// \PCPlus4E~29_combout  = (\PCPlus4D[29]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCPlus4D[29]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~29_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~29 .lut_mask = 16'h00F0;
defparam \PCPlus4E~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N21
dffeas \PCPlus4E[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~29_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[29]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N6
cycloneiv_lcell_comb \PCPlus4E~30 (
// Equation(s):
// \PCPlus4E~30_combout  = (\PCPlus4D[30]~input_o  & !\flush~input_o )

	.dataa(\PCPlus4D[30]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~30_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~30 .lut_mask = 16'h00AA;
defparam \PCPlus4E~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N7
dffeas \PCPlus4E[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[30]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N8
cycloneiv_io_ibuf \PCPlus4D[31]~input (
	.i(PCPlus4D[31]),
	.ibar(gnd),
	.o(\PCPlus4D[31]~input_o ));
// synopsys translate_off
defparam \PCPlus4D[31]~input .bus_hold = "false";
defparam \PCPlus4D[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N16
cycloneiv_lcell_comb \PCPlus4E~31 (
// Equation(s):
// \PCPlus4E~31_combout  = (\PCPlus4D[31]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\PCPlus4D[31]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\PCPlus4E~31_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4E~31 .lut_mask = 16'h00CC;
defparam \PCPlus4E~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N17
dffeas \PCPlus4E[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PCPlus4E~31_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCPlus4E[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCPlus4E[31]~reg0 .is_wysiwyg = "true";
defparam \PCPlus4E[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N1
cycloneiv_io_ibuf \RD_D[0]~input (
	.i(RD_D[0]),
	.ibar(gnd),
	.o(\RD_D[0]~input_o ));
// synopsys translate_off
defparam \RD_D[0]~input .bus_hold = "false";
defparam \RD_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N2
cycloneiv_lcell_comb \RD_E~0 (
// Equation(s):
// \RD_E~0_combout  = (\RD_D[0]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD_D[0]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \RD_E~0 .lut_mask = 16'h00F0;
defparam \RD_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N3
dffeas \RD_E[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD_E~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD_E[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD_E[0]~reg0 .is_wysiwyg = "true";
defparam \RD_E[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N22
cycloneiv_io_ibuf \RD_D[1]~input (
	.i(RD_D[1]),
	.ibar(gnd),
	.o(\RD_D[1]~input_o ));
// synopsys translate_off
defparam \RD_D[1]~input .bus_hold = "false";
defparam \RD_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N28
cycloneiv_lcell_comb \RD_E~1 (
// Equation(s):
// \RD_E~1_combout  = (\RD_D[1]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD_D[1]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \RD_E~1 .lut_mask = 16'h00CC;
defparam \RD_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N29
dffeas \RD_E[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD_E~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD_E[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD_E[1]~reg0 .is_wysiwyg = "true";
defparam \RD_E[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N15
cycloneiv_io_ibuf \RD_D[2]~input (
	.i(RD_D[2]),
	.ibar(gnd),
	.o(\RD_D[2]~input_o ));
// synopsys translate_off
defparam \RD_D[2]~input .bus_hold = "false";
defparam \RD_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N30
cycloneiv_lcell_comb \RD_E~2 (
// Equation(s):
// \RD_E~2_combout  = (\RD_D[2]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD_D[2]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD_E~2_combout ),
	.cout());
// synopsys translate_off
defparam \RD_E~2 .lut_mask = 16'h00F0;
defparam \RD_E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N31
dffeas \RD_E[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD_E~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD_E[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD_E[2]~reg0 .is_wysiwyg = "true";
defparam \RD_E[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N1
cycloneiv_io_ibuf \RD_D[3]~input (
	.i(RD_D[3]),
	.ibar(gnd),
	.o(\RD_D[3]~input_o ));
// synopsys translate_off
defparam \RD_D[3]~input .bus_hold = "false";
defparam \RD_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N8
cycloneiv_lcell_comb \RD_E~3 (
// Equation(s):
// \RD_E~3_combout  = (\RD_D[3]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RD_D[3]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD_E~3_combout ),
	.cout());
// synopsys translate_off
defparam \RD_E~3 .lut_mask = 16'h00CC;
defparam \RD_E~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N9
dffeas \RD_E[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD_E~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD_E[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD_E[3]~reg0 .is_wysiwyg = "true";
defparam \RD_E[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N8
cycloneiv_io_ibuf \RD_D[4]~input (
	.i(RD_D[4]),
	.ibar(gnd),
	.o(\RD_D[4]~input_o ));
// synopsys translate_off
defparam \RD_D[4]~input .bus_hold = "false";
defparam \RD_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N10
cycloneiv_lcell_comb \RD_E~4 (
// Equation(s):
// \RD_E~4_combout  = (\RD_D[4]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RD_D[4]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RD_E~4_combout ),
	.cout());
// synopsys translate_off
defparam \RD_E~4 .lut_mask = 16'h00F0;
defparam \RD_E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N11
dffeas \RD_E[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RD_E~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RD_E[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RD_E[4]~reg0 .is_wysiwyg = "true";
defparam \RD_E[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N8
cycloneiv_io_ibuf \RS1_D[0]~input (
	.i(RS1_D[0]),
	.ibar(gnd),
	.o(\RS1_D[0]~input_o ));
// synopsys translate_off
defparam \RS1_D[0]~input .bus_hold = "false";
defparam \RS1_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N4
cycloneiv_lcell_comb \RS1_E~0 (
// Equation(s):
// \RS1_E~0_combout  = (\RS1_D[0]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RS1_D[0]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS1_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \RS1_E~0 .lut_mask = 16'h00F0;
defparam \RS1_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N5
dffeas \RS1_E[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS1_E~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS1_E[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS1_E[0]~reg0 .is_wysiwyg = "true";
defparam \RS1_E[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N8
cycloneiv_io_ibuf \RS1_D[1]~input (
	.i(RS1_D[1]),
	.ibar(gnd),
	.o(\RS1_D[1]~input_o ));
// synopsys translate_off
defparam \RS1_D[1]~input .bus_hold = "false";
defparam \RS1_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N14
cycloneiv_lcell_comb \RS1_E~1 (
// Equation(s):
// \RS1_E~1_combout  = (\RS1_D[1]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RS1_D[1]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS1_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \RS1_E~1 .lut_mask = 16'h00F0;
defparam \RS1_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y1_N15
dffeas \RS1_E[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS1_E~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS1_E[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS1_E[1]~reg0 .is_wysiwyg = "true";
defparam \RS1_E[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N1
cycloneiv_io_ibuf \RS1_D[2]~input (
	.i(RS1_D[2]),
	.ibar(gnd),
	.o(\RS1_D[2]~input_o ));
// synopsys translate_off
defparam \RS1_D[2]~input .bus_hold = "false";
defparam \RS1_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y90_N0
cycloneiv_lcell_comb \RS1_E~2 (
// Equation(s):
// \RS1_E~2_combout  = (\RS1_D[2]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RS1_D[2]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS1_E~2_combout ),
	.cout());
// synopsys translate_off
defparam \RS1_E~2 .lut_mask = 16'h00CC;
defparam \RS1_E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y90_N1
dffeas \RS1_E[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS1_E~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS1_E[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS1_E[2]~reg0 .is_wysiwyg = "true";
defparam \RS1_E[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N15
cycloneiv_io_ibuf \RS1_D[3]~input (
	.i(RS1_D[3]),
	.ibar(gnd),
	.o(\RS1_D[3]~input_o ));
// synopsys translate_off
defparam \RS1_D[3]~input .bus_hold = "false";
defparam \RS1_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y90_N26
cycloneiv_lcell_comb \RS1_E~3 (
// Equation(s):
// \RS1_E~3_combout  = (\RS1_D[3]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RS1_D[3]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS1_E~3_combout ),
	.cout());
// synopsys translate_off
defparam \RS1_E~3 .lut_mask = 16'h00F0;
defparam \RS1_E~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y90_N27
dffeas \RS1_E[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS1_E~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS1_E[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS1_E[3]~reg0 .is_wysiwyg = "true";
defparam \RS1_E[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y90_N4
cycloneiv_lcell_comb \RS1_E~4 (
// Equation(s):
// \RS1_E~4_combout  = (\RS1_D[4]~input_o  & !\flush~input_o )

	.dataa(\RS1_D[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS1_E~4_combout ),
	.cout());
// synopsys translate_off
defparam \RS1_E~4 .lut_mask = 16'h00AA;
defparam \RS1_E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y90_N5
dffeas \RS1_E[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS1_E~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS1_E[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS1_E[4]~reg0 .is_wysiwyg = "true";
defparam \RS1_E[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N15
cycloneiv_io_ibuf \RS2_D[0]~input (
	.i(RS2_D[0]),
	.ibar(gnd),
	.o(\RS2_D[0]~input_o ));
// synopsys translate_off
defparam \RS2_D[0]~input .bus_hold = "false";
defparam \RS2_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y90_N14
cycloneiv_lcell_comb \RS2_E~0 (
// Equation(s):
// \RS2_E~0_combout  = (\RS2_D[0]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RS2_D[0]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS2_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \RS2_E~0 .lut_mask = 16'h00F0;
defparam \RS2_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y90_N15
dffeas \RS2_E[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS2_E~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS2_E[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS2_E[0]~reg0 .is_wysiwyg = "true";
defparam \RS2_E[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N22
cycloneiv_io_ibuf \RS2_D[1]~input (
	.i(RS2_D[1]),
	.ibar(gnd),
	.o(\RS2_D[1]~input_o ));
// synopsys translate_off
defparam \RS2_D[1]~input .bus_hold = "false";
defparam \RS2_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y90_N8
cycloneiv_lcell_comb \RS2_E~1 (
// Equation(s):
// \RS2_E~1_combout  = (\RS2_D[1]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RS2_D[1]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS2_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \RS2_E~1 .lut_mask = 16'h00F0;
defparam \RS2_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y90_N9
dffeas \RS2_E[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS2_E~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS2_E[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS2_E[1]~reg0 .is_wysiwyg = "true";
defparam \RS2_E[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N8
cycloneiv_io_ibuf \RS2_D[2]~input (
	.i(RS2_D[2]),
	.ibar(gnd),
	.o(\RS2_D[2]~input_o ));
// synopsys translate_off
defparam \RS2_D[2]~input .bus_hold = "false";
defparam \RS2_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y90_N2
cycloneiv_lcell_comb \RS2_E~2 (
// Equation(s):
// \RS2_E~2_combout  = (\RS2_D[2]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RS2_D[2]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS2_E~2_combout ),
	.cout());
// synopsys translate_off
defparam \RS2_E~2 .lut_mask = 16'h00F0;
defparam \RS2_E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y90_N3
dffeas \RS2_E[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS2_E~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS2_E[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS2_E[2]~reg0 .is_wysiwyg = "true";
defparam \RS2_E[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y91_N15
cycloneiv_io_ibuf \RS2_D[3]~input (
	.i(RS2_D[3]),
	.ibar(gnd),
	.o(\RS2_D[3]~input_o ));
// synopsys translate_off
defparam \RS2_D[3]~input .bus_hold = "false";
defparam \RS2_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y90_N20
cycloneiv_lcell_comb \RS2_E~3 (
// Equation(s):
// \RS2_E~3_combout  = (\RS2_D[3]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RS2_D[3]~input_o ),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS2_E~3_combout ),
	.cout());
// synopsys translate_off
defparam \RS2_E~3 .lut_mask = 16'h00F0;
defparam \RS2_E~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y90_N21
dffeas \RS2_E[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS2_E~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS2_E[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS2_E[3]~reg0 .is_wysiwyg = "true";
defparam \RS2_E[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N22
cycloneiv_io_ibuf \RS2_D[4]~input (
	.i(RS2_D[4]),
	.ibar(gnd),
	.o(\RS2_D[4]~input_o ));
// synopsys translate_off
defparam \RS2_D[4]~input .bus_hold = "false";
defparam \RS2_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y90_N30
cycloneiv_lcell_comb \RS2_E~4 (
// Equation(s):
// \RS2_E~4_combout  = (\RS2_D[4]~input_o  & !\flush~input_o )

	.dataa(gnd),
	.datab(\RS2_D[4]~input_o ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\RS2_E~4_combout ),
	.cout());
// synopsys translate_off
defparam \RS2_E~4 .lut_mask = 16'h00CC;
defparam \RS2_E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y90_N31
dffeas \RS2_E[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RS2_E~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegWriteE~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS2_E[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS2_E[4]~reg0 .is_wysiwyg = "true";
defparam \RS2_E[4]~reg0 .power_up = "low";
// synopsys translate_on

assign RegWriteE = \RegWriteE~output_o ;

assign ALUSrcE = \ALUSrcE~output_o ;

assign MemWriteE = \MemWriteE~output_o ;

assign ResultSrcE = \ResultSrcE~output_o ;

assign BranchE = \BranchE~output_o ;

assign ALUControlE[0] = \ALUControlE[0]~output_o ;

assign ALUControlE[1] = \ALUControlE[1]~output_o ;

assign ALUControlE[2] = \ALUControlE[2]~output_o ;

assign RD1_E[0] = \RD1_E[0]~output_o ;

assign RD1_E[1] = \RD1_E[1]~output_o ;

assign RD1_E[2] = \RD1_E[2]~output_o ;

assign RD1_E[3] = \RD1_E[3]~output_o ;

assign RD1_E[4] = \RD1_E[4]~output_o ;

assign RD1_E[5] = \RD1_E[5]~output_o ;

assign RD1_E[6] = \RD1_E[6]~output_o ;

assign RD1_E[7] = \RD1_E[7]~output_o ;

assign RD1_E[8] = \RD1_E[8]~output_o ;

assign RD1_E[9] = \RD1_E[9]~output_o ;

assign RD1_E[10] = \RD1_E[10]~output_o ;

assign RD1_E[11] = \RD1_E[11]~output_o ;

assign RD1_E[12] = \RD1_E[12]~output_o ;

assign RD1_E[13] = \RD1_E[13]~output_o ;

assign RD1_E[14] = \RD1_E[14]~output_o ;

assign RD1_E[15] = \RD1_E[15]~output_o ;

assign RD1_E[16] = \RD1_E[16]~output_o ;

assign RD1_E[17] = \RD1_E[17]~output_o ;

assign RD1_E[18] = \RD1_E[18]~output_o ;

assign RD1_E[19] = \RD1_E[19]~output_o ;

assign RD1_E[20] = \RD1_E[20]~output_o ;

assign RD1_E[21] = \RD1_E[21]~output_o ;

assign RD1_E[22] = \RD1_E[22]~output_o ;

assign RD1_E[23] = \RD1_E[23]~output_o ;

assign RD1_E[24] = \RD1_E[24]~output_o ;

assign RD1_E[25] = \RD1_E[25]~output_o ;

assign RD1_E[26] = \RD1_E[26]~output_o ;

assign RD1_E[27] = \RD1_E[27]~output_o ;

assign RD1_E[28] = \RD1_E[28]~output_o ;

assign RD1_E[29] = \RD1_E[29]~output_o ;

assign RD1_E[30] = \RD1_E[30]~output_o ;

assign RD1_E[31] = \RD1_E[31]~output_o ;

assign RD2_E[0] = \RD2_E[0]~output_o ;

assign RD2_E[1] = \RD2_E[1]~output_o ;

assign RD2_E[2] = \RD2_E[2]~output_o ;

assign RD2_E[3] = \RD2_E[3]~output_o ;

assign RD2_E[4] = \RD2_E[4]~output_o ;

assign RD2_E[5] = \RD2_E[5]~output_o ;

assign RD2_E[6] = \RD2_E[6]~output_o ;

assign RD2_E[7] = \RD2_E[7]~output_o ;

assign RD2_E[8] = \RD2_E[8]~output_o ;

assign RD2_E[9] = \RD2_E[9]~output_o ;

assign RD2_E[10] = \RD2_E[10]~output_o ;

assign RD2_E[11] = \RD2_E[11]~output_o ;

assign RD2_E[12] = \RD2_E[12]~output_o ;

assign RD2_E[13] = \RD2_E[13]~output_o ;

assign RD2_E[14] = \RD2_E[14]~output_o ;

assign RD2_E[15] = \RD2_E[15]~output_o ;

assign RD2_E[16] = \RD2_E[16]~output_o ;

assign RD2_E[17] = \RD2_E[17]~output_o ;

assign RD2_E[18] = \RD2_E[18]~output_o ;

assign RD2_E[19] = \RD2_E[19]~output_o ;

assign RD2_E[20] = \RD2_E[20]~output_o ;

assign RD2_E[21] = \RD2_E[21]~output_o ;

assign RD2_E[22] = \RD2_E[22]~output_o ;

assign RD2_E[23] = \RD2_E[23]~output_o ;

assign RD2_E[24] = \RD2_E[24]~output_o ;

assign RD2_E[25] = \RD2_E[25]~output_o ;

assign RD2_E[26] = \RD2_E[26]~output_o ;

assign RD2_E[27] = \RD2_E[27]~output_o ;

assign RD2_E[28] = \RD2_E[28]~output_o ;

assign RD2_E[29] = \RD2_E[29]~output_o ;

assign RD2_E[30] = \RD2_E[30]~output_o ;

assign RD2_E[31] = \RD2_E[31]~output_o ;

assign Imm_Ext_E[0] = \Imm_Ext_E[0]~output_o ;

assign Imm_Ext_E[1] = \Imm_Ext_E[1]~output_o ;

assign Imm_Ext_E[2] = \Imm_Ext_E[2]~output_o ;

assign Imm_Ext_E[3] = \Imm_Ext_E[3]~output_o ;

assign Imm_Ext_E[4] = \Imm_Ext_E[4]~output_o ;

assign Imm_Ext_E[5] = \Imm_Ext_E[5]~output_o ;

assign Imm_Ext_E[6] = \Imm_Ext_E[6]~output_o ;

assign Imm_Ext_E[7] = \Imm_Ext_E[7]~output_o ;

assign Imm_Ext_E[8] = \Imm_Ext_E[8]~output_o ;

assign Imm_Ext_E[9] = \Imm_Ext_E[9]~output_o ;

assign Imm_Ext_E[10] = \Imm_Ext_E[10]~output_o ;

assign Imm_Ext_E[11] = \Imm_Ext_E[11]~output_o ;

assign Imm_Ext_E[12] = \Imm_Ext_E[12]~output_o ;

assign Imm_Ext_E[13] = \Imm_Ext_E[13]~output_o ;

assign Imm_Ext_E[14] = \Imm_Ext_E[14]~output_o ;

assign Imm_Ext_E[15] = \Imm_Ext_E[15]~output_o ;

assign Imm_Ext_E[16] = \Imm_Ext_E[16]~output_o ;

assign Imm_Ext_E[17] = \Imm_Ext_E[17]~output_o ;

assign Imm_Ext_E[18] = \Imm_Ext_E[18]~output_o ;

assign Imm_Ext_E[19] = \Imm_Ext_E[19]~output_o ;

assign Imm_Ext_E[20] = \Imm_Ext_E[20]~output_o ;

assign Imm_Ext_E[21] = \Imm_Ext_E[21]~output_o ;

assign Imm_Ext_E[22] = \Imm_Ext_E[22]~output_o ;

assign Imm_Ext_E[23] = \Imm_Ext_E[23]~output_o ;

assign Imm_Ext_E[24] = \Imm_Ext_E[24]~output_o ;

assign Imm_Ext_E[25] = \Imm_Ext_E[25]~output_o ;

assign Imm_Ext_E[26] = \Imm_Ext_E[26]~output_o ;

assign Imm_Ext_E[27] = \Imm_Ext_E[27]~output_o ;

assign Imm_Ext_E[28] = \Imm_Ext_E[28]~output_o ;

assign Imm_Ext_E[29] = \Imm_Ext_E[29]~output_o ;

assign Imm_Ext_E[30] = \Imm_Ext_E[30]~output_o ;

assign Imm_Ext_E[31] = \Imm_Ext_E[31]~output_o ;

assign PCE[0] = \PCE[0]~output_o ;

assign PCE[1] = \PCE[1]~output_o ;

assign PCE[2] = \PCE[2]~output_o ;

assign PCE[3] = \PCE[3]~output_o ;

assign PCE[4] = \PCE[4]~output_o ;

assign PCE[5] = \PCE[5]~output_o ;

assign PCE[6] = \PCE[6]~output_o ;

assign PCE[7] = \PCE[7]~output_o ;

assign PCE[8] = \PCE[8]~output_o ;

assign PCE[9] = \PCE[9]~output_o ;

assign PCE[10] = \PCE[10]~output_o ;

assign PCE[11] = \PCE[11]~output_o ;

assign PCE[12] = \PCE[12]~output_o ;

assign PCE[13] = \PCE[13]~output_o ;

assign PCE[14] = \PCE[14]~output_o ;

assign PCE[15] = \PCE[15]~output_o ;

assign PCE[16] = \PCE[16]~output_o ;

assign PCE[17] = \PCE[17]~output_o ;

assign PCE[18] = \PCE[18]~output_o ;

assign PCE[19] = \PCE[19]~output_o ;

assign PCE[20] = \PCE[20]~output_o ;

assign PCE[21] = \PCE[21]~output_o ;

assign PCE[22] = \PCE[22]~output_o ;

assign PCE[23] = \PCE[23]~output_o ;

assign PCE[24] = \PCE[24]~output_o ;

assign PCE[25] = \PCE[25]~output_o ;

assign PCE[26] = \PCE[26]~output_o ;

assign PCE[27] = \PCE[27]~output_o ;

assign PCE[28] = \PCE[28]~output_o ;

assign PCE[29] = \PCE[29]~output_o ;

assign PCE[30] = \PCE[30]~output_o ;

assign PCE[31] = \PCE[31]~output_o ;

assign PCPlus4E[0] = \PCPlus4E[0]~output_o ;

assign PCPlus4E[1] = \PCPlus4E[1]~output_o ;

assign PCPlus4E[2] = \PCPlus4E[2]~output_o ;

assign PCPlus4E[3] = \PCPlus4E[3]~output_o ;

assign PCPlus4E[4] = \PCPlus4E[4]~output_o ;

assign PCPlus4E[5] = \PCPlus4E[5]~output_o ;

assign PCPlus4E[6] = \PCPlus4E[6]~output_o ;

assign PCPlus4E[7] = \PCPlus4E[7]~output_o ;

assign PCPlus4E[8] = \PCPlus4E[8]~output_o ;

assign PCPlus4E[9] = \PCPlus4E[9]~output_o ;

assign PCPlus4E[10] = \PCPlus4E[10]~output_o ;

assign PCPlus4E[11] = \PCPlus4E[11]~output_o ;

assign PCPlus4E[12] = \PCPlus4E[12]~output_o ;

assign PCPlus4E[13] = \PCPlus4E[13]~output_o ;

assign PCPlus4E[14] = \PCPlus4E[14]~output_o ;

assign PCPlus4E[15] = \PCPlus4E[15]~output_o ;

assign PCPlus4E[16] = \PCPlus4E[16]~output_o ;

assign PCPlus4E[17] = \PCPlus4E[17]~output_o ;

assign PCPlus4E[18] = \PCPlus4E[18]~output_o ;

assign PCPlus4E[19] = \PCPlus4E[19]~output_o ;

assign PCPlus4E[20] = \PCPlus4E[20]~output_o ;

assign PCPlus4E[21] = \PCPlus4E[21]~output_o ;

assign PCPlus4E[22] = \PCPlus4E[22]~output_o ;

assign PCPlus4E[23] = \PCPlus4E[23]~output_o ;

assign PCPlus4E[24] = \PCPlus4E[24]~output_o ;

assign PCPlus4E[25] = \PCPlus4E[25]~output_o ;

assign PCPlus4E[26] = \PCPlus4E[26]~output_o ;

assign PCPlus4E[27] = \PCPlus4E[27]~output_o ;

assign PCPlus4E[28] = \PCPlus4E[28]~output_o ;

assign PCPlus4E[29] = \PCPlus4E[29]~output_o ;

assign PCPlus4E[30] = \PCPlus4E[30]~output_o ;

assign PCPlus4E[31] = \PCPlus4E[31]~output_o ;

assign RD_E[0] = \RD_E[0]~output_o ;

assign RD_E[1] = \RD_E[1]~output_o ;

assign RD_E[2] = \RD_E[2]~output_o ;

assign RD_E[3] = \RD_E[3]~output_o ;

assign RD_E[4] = \RD_E[4]~output_o ;

assign RS1_E[0] = \RS1_E[0]~output_o ;

assign RS1_E[1] = \RS1_E[1]~output_o ;

assign RS1_E[2] = \RS1_E[2]~output_o ;

assign RS1_E[3] = \RS1_E[3]~output_o ;

assign RS1_E[4] = \RS1_E[4]~output_o ;

assign RS2_E[0] = \RS2_E[0]~output_o ;

assign RS2_E[1] = \RS2_E[1]~output_o ;

assign RS2_E[2] = \RS2_E[2]~output_o ;

assign RS2_E[3] = \RS2_E[3]~output_o ;

assign RS2_E[4] = \RS2_E[4]~output_o ;

endmodule
