<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>XgUARTClock<br>
<small>
[<a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html">UART I/O Control Functions</a>]</small>
</h1>UART device clock modes.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for XgUARTClock:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_u_a_r_t_clock.png" border="0" alt="" usemap="#group____xg__u__a__r__t__clock_map">
<map name="group____xg__u__a__r__t__clock_map">
<area shape="rect" href="group__xg_u_a_r_t_i_o_c_t_l.html" title="UART _ioctl() commands." alt="UART I/O Control Functions" coords="17,5,191,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g21ebddd6bb3d5548b3f0d998cc364fa4">UART_SYNC</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g2254306f2516e4a26d018ae0a32e64f6">UART_MASTER</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g007b71f882baaeb997b85fb4f484b416">UART_NCLOCK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g658e8c81270f594c2395020fb2386e55">UART_HIGHSPEED</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#ge18a53e814d9df9771d4702e3d30f73d">UART_ASYNC</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Normal asynchronous mode.  <a href="#ge18a53e814d9df9771d4702e3d30f73d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g2d032d9e962707d21020038749e2a8b5">UART_SYNCSLAVE</a>&nbsp;&nbsp;&nbsp;UART_SYNC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous slave mode.  <a href="#g2d032d9e962707d21020038749e2a8b5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#gb2a6fba0d5937f4c335e13bab1418e48">UART_SYNCMASTER</a>&nbsp;&nbsp;&nbsp;(UART_SYNC | UART_MASTER)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous master mode.  <a href="#gb2a6fba0d5937f4c335e13bab1418e48"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g2beefacc8ad13ff3ec6a5d22a2075435">UART_NSYNCSLAVE</a>&nbsp;&nbsp;&nbsp;(UART_SYNC | UART_NCLOCK)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous slave mode, clock negated.  <a href="#g2beefacc8ad13ff3ec6a5d22a2075435"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g146d37d52ba46d6bda0bb7b0064740ee">UART_NSYNCMASTER</a>&nbsp;&nbsp;&nbsp;(UART_SYNC | UART_NCLOCK | UART_MASTER)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous master mode, clock negated.  <a href="#g146d37d52ba46d6bda0bb7b0064740ee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#gbbe8e230032b659e2d946e3d766dadd5">UART_ASYNC_HS</a>&nbsp;&nbsp;&nbsp;UART_HIGHSPEED</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Asynchronous high speed mode.  <a href="#gbbe8e230032b659e2d946e3d766dadd5"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
UART device clock modes. 
<p>
Any of these values may be used by the <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> commands <a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g4285dc19bc88c31c30f3cf41e74ad99f">UART_SETCLOCKMODE</a> and <a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g4da08ec22603ce7a14286dd25d99dc3a">UART_GETCLOCKMODE</a>. Most drivers require to set the bit rate after modifying the clock mode. In order to avoid unknown clock output frequencies in master mode, set the clock mode to <a class="el" href="group__xg_u_a_r_t_clock.html#g2d032d9e962707d21020038749e2a8b5">UART_SYNCSLAVE</a> first, than use <a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g2f1b5053775ad3be83ae499273a04de8">UART_SETSPEED</a> to select the bit rate and finally switch to <a class="el" href="group__xg_u_a_r_t_clock.html#gb2a6fba0d5937f4c335e13bab1418e48">UART_SYNCMASTER</a> or <a class="el" href="group__xg_u_a_r_t_clock.html#g146d37d52ba46d6bda0bb7b0064740ee">UART_NSYNCMASTER</a>. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g21ebddd6bb3d5548b3f0d998cc364fa4"></a><!-- doxytag: member="uart.h::UART_SYNC" ref="g21ebddd6bb3d5548b3f0d998cc364fa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNC&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00532">532</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2254306f2516e4a26d018ae0a32e64f6"></a><!-- doxytag: member="uart.h::UART_MASTER" ref="g2254306f2516e4a26d018ae0a32e64f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MASTER&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00533">533</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g007b71f882baaeb997b85fb4f484b416"></a><!-- doxytag: member="uart.h::UART_NCLOCK" ref="g007b71f882baaeb997b85fb4f484b416" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_NCLOCK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00534">534</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g658e8c81270f594c2395020fb2386e55"></a><!-- doxytag: member="uart.h::UART_HIGHSPEED" ref="g658e8c81270f594c2395020fb2386e55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_HIGHSPEED&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00535">535</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge18a53e814d9df9771d4702e3d30f73d"></a><!-- doxytag: member="uart.h::UART_ASYNC" ref="ge18a53e814d9df9771d4702e3d30f73d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ASYNC&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Normal asynchronous mode. 
<p>

<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00539">539</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2d032d9e962707d21020038749e2a8b5"></a><!-- doxytag: member="uart.h::UART_SYNCSLAVE" ref="g2d032d9e962707d21020038749e2a8b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCSLAVE&nbsp;&nbsp;&nbsp;UART_SYNC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synchronous slave mode. 
<p>
Transmit data changes on rising edge and receive data is sampled on the falling edge of the clock input. 
<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00546">546</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb2a6fba0d5937f4c335e13bab1418e48"></a><!-- doxytag: member="uart.h::UART_SYNCMASTER" ref="gb2a6fba0d5937f4c335e13bab1418e48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCMASTER&nbsp;&nbsp;&nbsp;(UART_SYNC | UART_MASTER)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synchronous master mode. 
<p>
Transmit data changes on rising edge and receive data is sampled on the falling edge of the clock output. 
<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00553">553</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2beefacc8ad13ff3ec6a5d22a2075435"></a><!-- doxytag: member="uart.h::UART_NSYNCSLAVE" ref="g2beefacc8ad13ff3ec6a5d22a2075435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_NSYNCSLAVE&nbsp;&nbsp;&nbsp;(UART_SYNC | UART_NCLOCK)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synchronous slave mode, clock negated. 
<p>
Similar to <a class="el" href="group__xg_u_a_r_t_clock.html#g2d032d9e962707d21020038749e2a8b5">UART_SYNCSLAVE</a>, but transmit data changes on falling edge and receive data is sampled on the rising edge of the clock input. 
<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00560">560</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g146d37d52ba46d6bda0bb7b0064740ee"></a><!-- doxytag: member="uart.h::UART_NSYNCMASTER" ref="g146d37d52ba46d6bda0bb7b0064740ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_NSYNCMASTER&nbsp;&nbsp;&nbsp;(UART_SYNC | UART_NCLOCK | UART_MASTER)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synchronous master mode, clock negated. 
<p>
Similar to <a class="el" href="group__xg_u_a_r_t_clock.html#gb2a6fba0d5937f4c335e13bab1418e48">UART_SYNCMASTER</a>, but transmit data changes on falling edge and receive data is sampled on the rising edge of the clock output. 
<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00567">567</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbbe8e230032b659e2d946e3d766dadd5"></a><!-- doxytag: member="uart.h::UART_ASYNC_HS" ref="gbbe8e230032b659e2d946e3d766dadd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ASYNC_HS&nbsp;&nbsp;&nbsp;UART_HIGHSPEED          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Asynchronous high speed mode. 
<p>
More deviation sensitive than normal mode, but supports higher speed. 
<p>Definition at line <a class="el" href="dev_2uart_8h-source.html#l00573">573</a> of file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
