Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 11 04:56:25 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      6 |            1 |
|      8 |           33 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             268 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+----------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | unrol_2/E[0]         |                               |                1 |              4 |
| ~clk_IBUF_BUFG | unrol_2/CEB2         | unrol_2/addr_in[3]_i_1__0_n_0 |                1 |              4 |
| ~clk_IBUF_BUFG | unroll_1/CEB2        | unroll_1/addr_in[3]_i_1_n_0   |                1 |              4 |
| ~clk_IBUF_BUFG |                      |                               |                4 |              6 |
|  clk_IBUF_BUFG | n_val                |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[26]   |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[2]    |                               |                4 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[42]   |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[50]   |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[106]  |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[82]   |                               |                5 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[74]   |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[58]   |                               |                4 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[34]   |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[10]   |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[90]   |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[122]  |                               |                1 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[18]   |                               |                1 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[98]   |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[26]  |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[66]   |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unrol_2/p_0_in[114]  |                               |                5 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[2]   |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[10]  |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[18]  |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[74]  |                               |                4 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[106] |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[58]  |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[82]  |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[34]  |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[122] |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[114] |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[50]  |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[98]  |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[66]  |                               |                2 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[90]  |                               |                3 |              8 |
| ~clk_IBUF_BUFG | unroll_1/p_0_in[42]  |                               |                2 |              8 |
|  clk_IBUF_BUFG |                      |                               |                5 |             17 |
+----------------+----------------------+-------------------------------+------------------+----------------+


