
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_ppc.sv Cov: 72% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// N:1 arbiter module</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Verilog parameter</pre>
<pre style="margin:0; padding:0 ">//   N:    Number of request ports</pre>
<pre style="margin:0; padding:0 ">//   DW:   Data width</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// This is the original implementation of the arbiter which relies on parallel prefix</pre>
<pre style="margin:0; padding:0 ">// computing optimization to optimize the request / arbiter tree. Not all synthesis tools</pre>
<pre style="margin:0; padding:0 ">// may support this.</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Note that the currently winning request is held if the data sink is not ready.</pre>
<pre style="margin:0; padding:0 ">// This behavior is required by some interconnect protocols (AXI, TL). Note that</pre>
<pre style="margin:0; padding:0 ">// this implies that an asserted request must stay asserted</pre>
<pre style="margin:0; padding:0 ">// until it has been granted. Note that for PPC, this option cannot</pre>
<pre style="margin:0; padding:0 ">// be disabled.</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// See also: prim_arbiter_tree</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module prim_arbiter_ppc #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int unsigned N  = 4,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int unsigned DW = 32,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Configurations</pre>
<pre style="margin:0; padding:0 ">  // EnDataPort: {0, 1}, if 0, input data will be ignored</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int EnDataPort = 1,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Derived parameters</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int unsigned IdxW = $clog2(N)</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre id="id38" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [ N-1:0]        req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [DW-1:0]        data_i [N],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [ N-1:0]        gnt_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [IdxW-1:0]      idx_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic          valid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [DW-1:0] data_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                 ready_i</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(CheckNGreaterZero_A, N > 0)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // this case is basically just a bypass</pre>
<pre style="margin:0; padding:0 ">  if (N == 1) begin : gen_degenerate_case</pre>
<pre id="id53" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign valid_o  = req_i[0];</pre>
<pre id="id55" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign data_o   = data_i[0];</pre>
<pre id="id56" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign gnt_o[0] = valid_o & ready_i;</pre>
<pre id="id57" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign idx_o    = '0;</pre>
<pre id="id58" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  end else begin : gen_normal_case</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    logic [N-1:0] masked_req;</pre>
<pre id="id62" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic [N-1:0] ppc_out;</pre>
<pre id="id63" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic [N-1:0] arb_req;</pre>
<pre id="id64" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic [N-1:0] mask, mask_next;</pre>
<pre id="id65" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic [N-1:0] winner;</pre>
<pre id="id66" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign masked_req = mask & req_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign arb_req = (|masked_req) ? masked_req : req_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // PPC</pre>
<pre style="margin:0; padding:0 ">    //   Even below code looks O(n) but DC optimizes it to O(log(N))</pre>
<pre style="margin:0; padding:0 ">    //   Using Parallel Prefix Computation</pre>
<pre style="margin:0; padding:0 ">    always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      ppc_out[0] = arb_req[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      for (int i = 1 ; i < N ; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        ppc_out[i] = ppc_out[i-1] | arb_req[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // Grant Generation: Leading-One detector</pre>
<pre style="margin:0; padding:0 ">    assign winner = ppc_out ^ {ppc_out[N-2:0], 1'b0};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign gnt_o    = (ready_i) ? winner : '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign valid_o = |req_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    // Mask Generation</pre>
<pre style="margin:0; padding:0 ">    assign mask_next = {ppc_out[N-2:0], 1'b0};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        mask <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else if (valid_o && ready_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        // Latch only when requests accepted</pre>
<pre style="margin:0; padding:0 ">        mask <= mask_next;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else if (valid_o && !ready_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        // Downstream isn't yet ready so, keep current request alive. (First come first serve)</pre>
<pre id="id95" style="background-color: #FFB6C1; margin:0; padding:0 ">        mask <= ppc_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    if (EnDataPort == 1) begin: gen_datapath</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        data_o = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        for (int i = 0 ; i < N ; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          if (winner[i]) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">            data_o = data_i[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          end</pre>
<pre style="margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end else begin: gen_nodatapath</pre>
<pre id="id109" style="background-color: #FFB6C1; margin:0; padding:0 ">      assign data_o = '1;</pre>
<pre id="id110" style="background-color: #FFB6C1; margin:0; padding:0 ">      // TODO: waive data_i from NOT_READ error</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      idx_o = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      for (int i = 0 ; i < N ; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (winner[i]) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          idx_o = i[IdxW-1:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    ////////////////</pre>
<pre style="margin:0; padding:0 ">    // assertions //</pre>
<pre style="margin:0; padding:0 ">    ////////////////</pre>
<pre style="margin:0; padding:0 ">    // grant shall be higher index than prev. unless no higher requests exist</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(RoundRobin_A, valid_o && ready_i && $past(ready_i) && $past(valid_o) &&</pre>
<pre style="margin:0; padding:0 ">        |(masked_req) |-> idx_o > $past(idx_o))</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 ">  // assertions //</pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // we can only grant one requestor at a time</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(CheckHotOne_A, $onehot0(gnt_o))</pre>
<pre style="margin:0; padding:0 ">  // A grant implies that the sink is ready</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(GntImpliesReady_A, |gnt_o |-> ready_i)</pre>
<pre style="margin:0; padding:0 ">  // A grant implies that the arbiter asserts valid as well</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(GntImpliesValid_A, |gnt_o |-> valid_o)</pre>
<pre style="margin:0; padding:0 ">  // A request and a sink that is ready imply a grant</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(ReqAndReadyImplyGrant_A, |req_i && ready_i |-> |gnt_o)</pre>
<pre style="margin:0; padding:0 ">  // A request and a sink that is ready imply a grant</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(ReqImpliesValid_A, |req_i |-> valid_o)</pre>
<pre style="margin:0; padding:0 ">  // Both conditions above combined and reversed</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(ReadyAndValidImplyGrant_A, ready_i && valid_o |-> |gnt_o)</pre>
<pre style="margin:0; padding:0 ">  // Both conditions above combined and reversed</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(NoReadyValidNoGrant_A, !(ready_i || valid_o) |-> gnt_o == 0)</pre>
<pre style="margin:0; padding:0 ">  // check index / grant correspond</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(IndexIsCorrect_A, ready_i && valid_o |-> gnt_o[idx_o] && req_i[idx_o])</pre>
<pre style="margin:0; padding:0 ">  // data flow</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(DataFlow_A, ready_i && valid_o |-> data_o == data_i[idx_o])</pre>
<pre style="margin:0; padding:0 ">  // KNOWN assertions on outputs, except for data as that may be partially X in simulation</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  // e.g. when used on a BUS</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(ValidKnown_A, valid_o)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(GrantKnown_A, gnt_o)</pre>
<pre id="id157" style="background-color: #FFB6C1; margin:0; padding:0 ">  `ASSERT_KNOWN(IdxKnown_A, idx_o)</pre>
<pre id="id158" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre id="id159" style="background-color: #FFB6C1; margin:0; padding:0 ">`ifndef SYNTHESIS</pre>
<pre style="margin:0; padding:0 ">  // A grant implies a request</pre>
<pre style="margin:0; padding:0 ">  int unsigned k; // this is a symbolic variable</pre>
<pre style="margin:0; padding:0 ">  `ASSUME(KStable_M, ##1 $stable(k), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSUME(KRange_M, k < N, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(GntImpliesReq_A, gnt_o[k] |-> req_i[k])</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // requests must stay asserted until they have been granted</pre>
<pre style="margin:0; padding:0 ">  `ASSUME(ReqStaysHighUntilGranted_M, (|req_i) && !ready_i |=></pre>
<pre style="margin:0; padding:0 ">      (req_i & $past(req_i)) == $past(req_i))</pre>
<pre style="margin:0; padding:0 ">  // check that the arbitration decision is held if the sink is not ready</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(LockArbDecision_A, |req_i && !ready_i |=> idx_o == $past(idx_o))</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`endif</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
