{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529745913802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529745913803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 06:25:13 2018 " "Processing started: Sat Jun 23 06:25:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529745913803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529745913803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_lcd_controller -c projeto_lcd_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_lcd_controller -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529745913803 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529745915168 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 Inicializador_LCD.v(148) " "Verilog HDL Expression warning at Inicializador_LCD.v(148): truncated literal to match 24 bits" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1529745915302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Estado estado Inicializador_LCD.v(51) " "Verilog HDL Declaration information at Inicializador_LCD.v(51): object \"Estado\" differs only in case from object \"estado\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745915303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dados dados Inicializador_LCD.v(56) " "Verilog HDL Declaration information at Inicializador_LCD.v(56): object \"Dados\" differs only in case from object \"dados\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745915303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Enable enable Inicializador_LCD.v(52) " "Verilog HDL Declaration information at Inicializador_LCD.v(52): object \"Enable\" differs only in case from object \"enable\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745915303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RS rs Inicializador_LCD.v(53) " "Verilog HDL Declaration information at Inicializador_LCD.v(53): object \"RS\" differs only in case from object \"rs\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745915303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/inicializador_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/inicializador_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inicializador_LCD " "Found entity 1: Inicializador_LCD" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529745915306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529745915306 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte Escritor_LCD.v(33) " "Verilog HDL Declaration warning at Escritor_LCD.v(33): \"byte\" is SystemVerilog-2005 keyword" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 33 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1529745915318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "entrada Entrada Escritor_LCD.v(36) " "Verilog HDL Declaration information at Escritor_LCD.v(36): object \"entrada\" differs only in case from object \"Entrada\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745915319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Estado estado Escritor_LCD.v(57) " "Verilog HDL Declaration information at Escritor_LCD.v(57): object \"Estado\" differs only in case from object \"estado\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745915319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dados dados Escritor_LCD.v(62) " "Verilog HDL Declaration information at Escritor_LCD.v(62): object \"Dados\" differs only in case from object \"dados\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745915319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Enable enable Escritor_LCD.v(58) " "Verilog HDL Declaration information at Escritor_LCD.v(58): object \"Enable\" differs only in case from object \"enable\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745915319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RS rs Escritor_LCD.v(59) " "Verilog HDL Declaration information at Escritor_LCD.v(59): object \"RS\" differs only in case from object \"rs\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745915319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/escritor_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/escritor_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escritor_LCD " "Found entity 1: Escritor_LCD" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529745915320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529745915320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Escritor_LCD " "Elaborating entity \"Escritor_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529745915389 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(111) " "Verilog HDL Always Construct warning at Escritor_LCD.v(111): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915392 "|Escritor_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(115) " "Verilog HDL Always Construct warning at Escritor_LCD.v(115): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915392 "|Escritor_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entrada Escritor_LCD.v(124) " "Verilog HDL Always Construct warning at Escritor_LCD.v(124): variable \"entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915392 "|Escritor_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(124) " "Verilog HDL Always Construct warning at Escritor_LCD.v(124): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915392 "|Escritor_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(126) " "Verilog HDL Always Construct warning at Escritor_LCD.v(126): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte Escritor_LCD.v(126) " "Verilog HDL Always Construct warning at Escritor_LCD.v(126): variable \"byte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(135) " "Verilog HDL Always Construct warning at Escritor_LCD.v(135): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(137) " "Verilog HDL Always Construct warning at Escritor_LCD.v(137): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(141) " "Verilog HDL Always Construct warning at Escritor_LCD.v(141): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(144) " "Verilog HDL Always Construct warning at Escritor_LCD.v(144): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_temp Escritor_LCD.v(104) " "Verilog HDL Always Construct warning at Escritor_LCD.v(104): inferring latch(es) for variable \"index_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contador_delay_temp Escritor_LCD.v(104) " "Verilog HDL Always Construct warning at Escritor_LCD.v(104): inferring latch(es) for variable \"contador_delay_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dados Escritor_LCD.v(104) " "Verilog HDL Always Construct warning at Escritor_LCD.v(104): inferring latch(es) for variable \"dados\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Contador Escritor_LCD.v(61) " "Output port \"Contador\" at Escritor_LCD.v(61) has no driver" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529745915393 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[0\] Escritor_LCD.v(104) " "Inferred latch for \"dados\[0\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[1\] Escritor_LCD.v(104) " "Inferred latch for \"dados\[1\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[2\] Escritor_LCD.v(104) " "Inferred latch for \"dados\[2\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[3\] Escritor_LCD.v(104) " "Inferred latch for \"dados\[3\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[4\] Escritor_LCD.v(104) " "Inferred latch for \"dados\[4\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[5\] Escritor_LCD.v(104) " "Inferred latch for \"dados\[5\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[6\] Escritor_LCD.v(104) " "Inferred latch for \"dados\[6\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[7\] Escritor_LCD.v(104) " "Inferred latch for \"dados\[7\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[0\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[0\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[1\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[1\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[2\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[2\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915394 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[3\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[3\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915395 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[4\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[4\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915395 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[5\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[5\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915395 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[6\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[6\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915395 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[7\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[7\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915395 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[8\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[8\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915395 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[9\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[9\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915395 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[10\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[10\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915395 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[11\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[11\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915396 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[12\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[12\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915399 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[13\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[13\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915399 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[14\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[14\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915399 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[15\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[15\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915400 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[16\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[16\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915400 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[17\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[17\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915401 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[18\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[18\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915401 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[19\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[19\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915401 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[20\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[20\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915401 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[21\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[21\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915401 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[22\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[22\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915401 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[23\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[23\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915401 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[24\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[24\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[25\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[25\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[26\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[26\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[27\] Escritor_LCD.v(104) " "Inferred latch for \"contador_delay_temp\[27\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[0\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[0\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[1\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[1\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[2\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[2\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[3\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[3\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[4\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[4\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[5\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[5\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915402 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[6\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[6\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915403 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[7\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[7\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915403 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[8\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[8\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915403 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[9\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[9\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915403 "|Escritor_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[10\] Escritor_LCD.v(104) " "Inferred latch for \"index_temp\[10\]\" at Escritor_LCD.v(104)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745915403 "|Escritor_LCD"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[27\] " "Latch contador_delay_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916568 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[26\] " "Latch contador_delay_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916568 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[25\] " "Latch contador_delay_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916569 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[24\] " "Latch contador_delay_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916569 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[23\] " "Latch contador_delay_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916569 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[22\] " "Latch contador_delay_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916571 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[21\] " "Latch contador_delay_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916571 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[20\] " "Latch contador_delay_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916571 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[19\] " "Latch contador_delay_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916572 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[18\] " "Latch contador_delay_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916572 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[17\] " "Latch contador_delay_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916572 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[16\] " "Latch contador_delay_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916573 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[15\] " "Latch contador_delay_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916577 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[14\] " "Latch contador_delay_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916582 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[13\] " "Latch contador_delay_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916583 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[12\] " "Latch contador_delay_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916583 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[11\] " "Latch contador_delay_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916584 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[10\] " "Latch contador_delay_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916584 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[9\] " "Latch contador_delay_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916584 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[8\] " "Latch contador_delay_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916585 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[7\] " "Latch contador_delay_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916585 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[6\] " "Latch contador_delay_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916585 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[5\] " "Latch contador_delay_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916586 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[4\] " "Latch contador_delay_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916586 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[3\] " "Latch contador_delay_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916586 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[2\] " "Latch contador_delay_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916587 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[1\] " "Latch contador_delay_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916587 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_delay_temp\[0\] " "Latch contador_delay_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916588 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[10\] " "Latch index_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916588 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[9\] " "Latch index_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916588 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[8\] " "Latch index_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916589 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[7\] " "Latch index_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916589 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[6\] " "Latch index_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916590 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[5\] " "Latch index_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916590 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[4\] " "Latch index_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916590 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[3\] " "Latch index_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916591 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[2\] " "Latch index_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916591 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[1\] " "Latch index_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916591 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[0\] " "Latch index_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745916592 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745916592 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529745916728 "|Escritor_LCD|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "Contador GND " "Pin \"Contador\" is stuck at GND" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529745916728 "|Escritor_LCD|Contador"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529745916728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1529745917021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/output_files/projeto_lcd_controller.map.smsg " "Generated suppressed messages file C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/output_files/projeto_lcd_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529745917728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529745918032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918032 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "65 " "Design contains 65 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inicializado " "No output dependent on input pin \"Inicializado\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Inicializado"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[0\] " "No output dependent on input pin \"Entrada\[0\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[1\] " "No output dependent on input pin \"Entrada\[1\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[2\] " "No output dependent on input pin \"Entrada\[2\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[3\] " "No output dependent on input pin \"Entrada\[3\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[4\] " "No output dependent on input pin \"Entrada\[4\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[5\] " "No output dependent on input pin \"Entrada\[5\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[6\] " "No output dependent on input pin \"Entrada\[6\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[7\] " "No output dependent on input pin \"Entrada\[7\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[8\] " "No output dependent on input pin \"Entrada\[8\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[9\] " "No output dependent on input pin \"Entrada\[9\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[10\] " "No output dependent on input pin \"Entrada\[10\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[11\] " "No output dependent on input pin \"Entrada\[11\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[12\] " "No output dependent on input pin \"Entrada\[12\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[13\] " "No output dependent on input pin \"Entrada\[13\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[14\] " "No output dependent on input pin \"Entrada\[14\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[15\] " "No output dependent on input pin \"Entrada\[15\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[16\] " "No output dependent on input pin \"Entrada\[16\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[17\] " "No output dependent on input pin \"Entrada\[17\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[18\] " "No output dependent on input pin \"Entrada\[18\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[19\] " "No output dependent on input pin \"Entrada\[19\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[20\] " "No output dependent on input pin \"Entrada\[20\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[21\] " "No output dependent on input pin \"Entrada\[21\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[22\] " "No output dependent on input pin \"Entrada\[22\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[23\] " "No output dependent on input pin \"Entrada\[23\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[24\] " "No output dependent on input pin \"Entrada\[24\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[25\] " "No output dependent on input pin \"Entrada\[25\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[26\] " "No output dependent on input pin \"Entrada\[26\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[27\] " "No output dependent on input pin \"Entrada\[27\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[28\] " "No output dependent on input pin \"Entrada\[28\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[29\] " "No output dependent on input pin \"Entrada\[29\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[30\] " "No output dependent on input pin \"Entrada\[30\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[31\] " "No output dependent on input pin \"Entrada\[31\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[32\] " "No output dependent on input pin \"Entrada\[32\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[33\] " "No output dependent on input pin \"Entrada\[33\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[34\] " "No output dependent on input pin \"Entrada\[34\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[35\] " "No output dependent on input pin \"Entrada\[35\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[36\] " "No output dependent on input pin \"Entrada\[36\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[37\] " "No output dependent on input pin \"Entrada\[37\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[38\] " "No output dependent on input pin \"Entrada\[38\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[39\] " "No output dependent on input pin \"Entrada\[39\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[40\] " "No output dependent on input pin \"Entrada\[40\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[41\] " "No output dependent on input pin \"Entrada\[41\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[42\] " "No output dependent on input pin \"Entrada\[42\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[43\] " "No output dependent on input pin \"Entrada\[43\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[44\] " "No output dependent on input pin \"Entrada\[44\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[45\] " "No output dependent on input pin \"Entrada\[45\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[46\] " "No output dependent on input pin \"Entrada\[46\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[47\] " "No output dependent on input pin \"Entrada\[47\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[48\] " "No output dependent on input pin \"Entrada\[48\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[49\] " "No output dependent on input pin \"Entrada\[49\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[50\] " "No output dependent on input pin \"Entrada\[50\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[51\] " "No output dependent on input pin \"Entrada\[51\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[52\] " "No output dependent on input pin \"Entrada\[52\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[53\] " "No output dependent on input pin \"Entrada\[53\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[54\] " "No output dependent on input pin \"Entrada\[54\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[55\] " "No output dependent on input pin \"Entrada\[55\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[56\] " "No output dependent on input pin \"Entrada\[56\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[57\] " "No output dependent on input pin \"Entrada\[57\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[58\] " "No output dependent on input pin \"Entrada\[58\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[59\] " "No output dependent on input pin \"Entrada\[59\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[60\] " "No output dependent on input pin \"Entrada\[60\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[61\] " "No output dependent on input pin \"Entrada\[61\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[62\] " "No output dependent on input pin \"Entrada\[62\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[63\] " "No output dependent on input pin \"Entrada\[63\]\"" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745918202 "|Escritor_LCD|Entrada[63]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1529745918202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529745918211 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529745918211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529745918211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529745918211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529745918366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 06:25:18 2018 " "Processing ended: Sat Jun 23 06:25:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529745918366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529745918366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529745918366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529745918366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529745920702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529745920703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 06:25:19 2018 " "Processing started: Sat Jun 23 06:25:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529745920703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529745920703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto_lcd_controller -c projeto_lcd_controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto_lcd_controller -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529745920703 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529745921066 ""}
{ "Info" "0" "" "Project  = projeto_lcd_controller" {  } {  } 0 0 "Project  = projeto_lcd_controller" 0 0 "Fitter" 0 0 1529745921067 ""}
{ "Info" "0" "" "Revision = projeto_lcd_controller" {  } {  } 0 0 "Revision = projeto_lcd_controller" 0 0 "Fitter" 0 0 1529745921067 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529745921210 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto_lcd_controller EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"projeto_lcd_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529745921235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529745921322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529745921323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529745921323 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529745921515 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529745921553 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529745922275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529745922275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529745922275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529745922275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529745922282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529745922282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529745922282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529745922282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529745922282 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529745922282 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529745922285 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 81 " "No exact pin location assignment(s) for 66 pins of 81 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inicializado " "Pin Inicializado not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inicializado } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inicializado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[0\] " "Pin Entrada\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[0] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[1\] " "Pin Entrada\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[1] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[2\] " "Pin Entrada\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[2] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[3\] " "Pin Entrada\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[3] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[4\] " "Pin Entrada\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[4] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[5\] " "Pin Entrada\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[5] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[6\] " "Pin Entrada\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[6] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[7\] " "Pin Entrada\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[7] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[8\] " "Pin Entrada\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[8] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[9\] " "Pin Entrada\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[9] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[10\] " "Pin Entrada\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[10] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[11\] " "Pin Entrada\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[11] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[12\] " "Pin Entrada\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[12] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[13\] " "Pin Entrada\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[13] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[14\] " "Pin Entrada\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[14] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[15\] " "Pin Entrada\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[15] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[16\] " "Pin Entrada\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[16] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[17\] " "Pin Entrada\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[17] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[18\] " "Pin Entrada\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[18] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[19\] " "Pin Entrada\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[19] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[20\] " "Pin Entrada\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[20] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[21\] " "Pin Entrada\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[21] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[22\] " "Pin Entrada\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[22] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[23\] " "Pin Entrada\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[23] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[24\] " "Pin Entrada\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[24] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[25\] " "Pin Entrada\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[25] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[26\] " "Pin Entrada\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[26] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[27\] " "Pin Entrada\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[27] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[28\] " "Pin Entrada\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[28] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[29\] " "Pin Entrada\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[29] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[30\] " "Pin Entrada\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[30] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[31\] " "Pin Entrada\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[31] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[32\] " "Pin Entrada\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[32] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[33\] " "Pin Entrada\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[33] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[34\] " "Pin Entrada\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[34] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[35\] " "Pin Entrada\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[35] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[36\] " "Pin Entrada\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[36] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[37\] " "Pin Entrada\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[37] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[38\] " "Pin Entrada\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[38] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[39\] " "Pin Entrada\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[39] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[40\] " "Pin Entrada\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[40] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[41\] " "Pin Entrada\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[41] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[42\] " "Pin Entrada\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[42] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[43\] " "Pin Entrada\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[43] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[44\] " "Pin Entrada\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[44] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[45\] " "Pin Entrada\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[45] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[46\] " "Pin Entrada\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[46] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[47\] " "Pin Entrada\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[47] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[48\] " "Pin Entrada\[48\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[48] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[49\] " "Pin Entrada\[49\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[49] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[50\] " "Pin Entrada\[50\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[50] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[51\] " "Pin Entrada\[51\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[51] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[52\] " "Pin Entrada\[52\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[52] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[53\] " "Pin Entrada\[53\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[53] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[54\] " "Pin Entrada\[54\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[54] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[55\] " "Pin Entrada\[55\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[55] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[56\] " "Pin Entrada\[56\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[56] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[57\] " "Pin Entrada\[57\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[57] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[58\] " "Pin Entrada\[58\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[58] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[59\] " "Pin Entrada\[59\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[59] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[60\] " "Pin Entrada\[60\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[60] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[61\] " "Pin Entrada\[61\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[61] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[62\] " "Pin Entrada\[62\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[62] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada\[63\] " "Pin Entrada\[63\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Entrada[63] } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Contador " "Pin Contador not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Contador } } } { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529745922850 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1529745922850 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1529745923264 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_lcd_controller.sdc " "Synopsys Design Constraints File file not found: 'projeto_lcd_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529745923266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529745923267 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux46~0  from: datab  to: combout " "Cell: Mux46~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529745923270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux47~0  from: datad  to: combout " "Cell: Mux47~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529745923270 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1529745923270 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1529745923272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1529745923274 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529745923275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[1\] " "Destination node contador_delay\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[2\] " "Destination node contador_delay\[2\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[3\] " "Destination node contador_delay\[3\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[4\] " "Destination node contador_delay\[4\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[5\] " "Destination node contador_delay\[5\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[6\] " "Destination node contador_delay\[6\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[7\] " "Destination node contador_delay\[7\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[8\] " "Destination node contador_delay\[8\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[9\] " "Destination node contador_delay\[9\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_delay\[10\] " "Destination node contador_delay\[10\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_delay[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1529745923307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529745923307 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529745923307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux46~1  " "Automatically promoted node Mux46~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529745923309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado\[0\] " "Destination node estado\[0\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923309 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529745923309 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux46~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529745923309 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux47~0  " "Automatically promoted node Mux47~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux47~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529745923310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estado\[1\]  " "Automatically promoted node estado\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder0~0 " "Destination node Decoder0~0" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux46~0 " "Destination node Mux46~0" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux46~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux46~1 " "Destination node Mux46~1" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux46~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux45~0 " "Destination node Mux45~0" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux45~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux52~0 " "Destination node Mux52~0" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux52~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux47~0 " "Destination node Mux47~0" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux47~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux51~0 " "Destination node Mux51~0" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 105 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux51~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~20 " "Destination node Add0~20" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 126 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add0~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~21 " "Destination node Add0~21" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 126 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add0~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~22 " "Destination node Add0~22" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 126 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add0~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1529745923310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529745923310 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529745923310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node Reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[10\] " "Destination node index\[10\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[9\] " "Destination node index\[9\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[8\] " "Destination node index\[8\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[7\] " "Destination node index\[7\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[6\] " "Destination node index\[6\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[5\] " "Destination node index\[5\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[4\] " "Destination node index\[4\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[3\] " "Destination node index\[3\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[2\] " "Destination node index\[2\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index\[1\] " "Destination node index\[1\]" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529745923312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1529745923312 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529745923312 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529745923312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529745923851 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529745923852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529745923852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529745923854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529745923855 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529745923855 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529745923856 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529745923856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529745923858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1529745923861 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529745923861 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 65 1 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 65 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1529745923868 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1529745923868 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1529745923868 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 0 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529745923869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529745923869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529745923869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529745923869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 11 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529745923869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529745923869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529745923869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 5 7 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529745923869 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1529745923869 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1529745923869 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Estado\[2\] " "Node \"Estado\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Estado\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529745923948 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1529745923948 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529745923949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529745925703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529745925882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529745925898 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529745927438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529745927439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529745928055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1529745929313 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529745929313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529745931753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1529745931755 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529745931755 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1529745931770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529745931910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529745932245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529745932403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529745932829 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529745933743 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529745934278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/output_files/projeto_lcd_controller.fit.smsg " "Generated suppressed messages file C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/output_files/projeto_lcd_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529745934498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529745935649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 06:25:35 2018 " "Processing ended: Sat Jun 23 06:25:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529745935649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529745935649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529745935649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529745935649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529745937183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529745937184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 06:25:36 2018 " "Processing started: Sat Jun 23 06:25:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529745937184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529745937184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto_lcd_controller -c projeto_lcd_controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto_lcd_controller -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529745937184 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529745939071 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529745939157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529745939943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 06:25:39 2018 " "Processing ended: Sat Jun 23 06:25:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529745939943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529745939943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529745939943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529745939943 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529745940698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529745942182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529745942184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 06:25:41 2018 " "Processing started: Sat Jun 23 06:25:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529745942184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529745942184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto_lcd_controller -c projeto_lcd_controller " "Command: quartus_sta projeto_lcd_controller -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529745942184 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1529745942550 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529745942922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529745942922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529745943055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529745943055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1529745943611 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_lcd_controller.sdc " "Synopsys Design Constraints File file not found: 'projeto_lcd_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1529745943769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1529745943769 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529745943771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador_delay\[0\] contador_delay\[0\] " "create_clock -period 1.000 -name contador_delay\[0\] contador_delay\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529745943771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estado\[1\] estado\[1\] " "create_clock -period 1.000 -name estado\[1\] estado\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529745943771 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529745943771 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux46~0  from: dataa  to: combout " "Cell: Mux46~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529745943967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux47~0  from: datad  to: combout " "Cell: Mux47~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529745943967 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1529745943967 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1529745943969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1529745943972 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1529745943974 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1529745944013 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1529745944071 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529745944071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.662 " "Worst-case setup slack is -4.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.662      -159.450 estado\[1\]  " "   -4.662      -159.450 estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.660      -117.198 contador_delay\[0\]  " "   -4.660      -117.198 contador_delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.752       -81.441 Clock  " "   -3.752       -81.441 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529745944091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.944 " "Worst-case hold slack is -1.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944       -34.544 contador_delay\[0\]  " "   -1.944       -34.544 contador_delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061       -17.710 estado\[1\]  " "   -1.061       -17.710 estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675        -0.825 Clock  " "   -0.675        -0.825 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529745944108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529745944119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529745944133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.967 Clock  " "   -3.000       -63.967 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032        -0.400 estado\[1\]  " "   -0.032        -0.400 estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 contador_delay\[0\]  " "    0.151         0.000 contador_delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745944151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529745944151 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1529745944480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1529745944526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1529745945104 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux46~0  from: dataa  to: combout " "Cell: Mux46~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux47~0  from: datad  to: combout " "Cell: Mux47~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945631 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1529745945631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945634 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1529745945687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529745945687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.504 " "Worst-case setup slack is -4.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.504      -111.529 contador_delay\[0\]  " "   -4.504      -111.529 contador_delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.402      -148.304 estado\[1\]  " "   -4.402      -148.304 estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.424       -71.006 Clock  " "   -3.424       -71.006 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529745945730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.604 " "Worst-case hold slack is -1.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604       -33.399 contador_delay\[0\]  " "   -1.604       -33.399 contador_delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937       -19.668 estado\[1\]  " "   -0.937       -19.668 estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605        -0.645 Clock  " "   -0.605        -0.645 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745945770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529745945770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529745945850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529745945901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745946072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745946072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.967 Clock  " "   -3.000       -63.967 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745946072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146        -6.347 estado\[1\]  " "   -0.146        -6.347 estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745946072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 contador_delay\[0\]  " "    0.156         0.000 contador_delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745946072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529745946072 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1529745946703 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux46~0  from: dataa  to: combout " "Cell: Mux46~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux47~0  from: datad  to: combout " "Cell: Mux47~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947089 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1529745947089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947091 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1529745947097 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529745947097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.781 " "Worst-case setup slack is -1.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.781       -39.774 contador_delay\[0\]  " "   -1.781       -39.774 contador_delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542       -46.496 estado\[1\]  " "   -1.542       -46.496 estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979       -21.151 Clock  " "   -0.979       -21.151 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529745947152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.001 " "Worst-case hold slack is -1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001       -16.852 contador_delay\[0\]  " "   -1.001       -16.852 contador_delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467        -7.749 estado\[1\]  " "   -0.467        -7.749 estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413        -0.686 Clock  " "   -0.413        -0.686 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529745947188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529745947223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529745947259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -45.215 Clock  " "   -3.000       -45.215 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 estado\[1\]  " "    0.182         0.000 estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329         0.000 contador_delay\[0\]  " "    0.329         0.000 contador_delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529745947303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529745947303 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529745949251 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529745949252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529745949618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 06:25:49 2018 " "Processing ended: Sat Jun 23 06:25:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529745949618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529745949618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529745949618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529745949618 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 179 s " "Quartus II Full Compilation was successful. 0 errors, 179 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529745950486 ""}
